#INFO-MSG==>   Setting log file  : ./logs/place.log
#INFO-MSG==>    ALL place substeps :  dont_use tool_constraints cmax_interpolate set_ideal_clock_network cell_spacing_d04 layer_promotion place_opt  check_place derive_pg change_names 
#INFO-MSG==>    Current MW lib  : fdkex_51074_LIB
#INFO-MSG==>    Completed substeps : 
#INFO-MSG==>    Remaining substeps :  dont_use tool_constraints cmax_interpolate set_ideal_clock_network cell_spacing_d04 layer_promotion place_opt  check_place derive_pg change_names  
#INFO-MSG==>  Executing substep dont_use
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/dot3/d04/dont_use.tcl : START Tue Mar 31 01:02:20 MST 2015
#INFO-MSG==>  Setting APR dont_use cells
#INFO-MSG==>  Setting dont_use on seleted cells based on dont_use_default the ASIC flow
#INFO-MSG==>  Setting dont_use on vcc
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on vss
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on d04bfn00*ua5
   because HIGH_COST: Buffer count increases and synthesis uses only this drive strength if allowed
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b3
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b4
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04hgy*
   because SPECIAL:Synchronizers and Metastable Hardened DFFs
#INFO-MSG==>  Setting dont_use on d04hhy*
   because  SPECIAL:Synchronizer Cell
#INFO-MSG==>  Setting dont_use on d04nob03wn0c0
   because  Incorrect transition value is library
#INFO-MSG==>  Setting dont_use on d04bbf*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bca*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bco*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bfy*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bin*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bly*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bmb*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bna*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bno*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bth*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bxo*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bdc*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bgn*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bfn00?nua5
   because LOW_DRIVE CELL
#INFO-MSG==>  Setting dont_use on d04ann04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04con01?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nab03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn03?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04bfn1*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04inn12*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04gbf*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gin*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gan*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gna*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gno*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gor*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gmx22*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04cdc03*
   because RTL_ONLY:RTL instantition required. Clock divider.
#INFO-MSG==>  Setting dont_use on d04cgc00*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc02*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc03*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgm22*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04frt03?d0k0
   because Retention flop : incorrect embedded well tap causes DRC violation 
#INFO-MSG==>  Setting dont_use on d04f2*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04f4*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04qct01*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04qct00*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04cab13?d0b5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04cab13?d0c5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on 
   because SPECIAL: Cells with max_capacitance=0 in the lib file
==>INFORMATION: P_source_if_exists: dont_use.tcl : END Tue Mar 31 01:02:21 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:01 hrs : MEMORY : 2851752 KB
#INFO-MSG==>  Time to run substep dont_use in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep tool_constraints
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/tool_constraints.tcl : START Tue Mar 31 01:02:21 MST 2015
#INFO-MSG==>  Setting min_routing_layer: m2
#INFO-MSG==>  Setting max_routing_layer: m8
#INFO-MSG==>  Setting rc_ignore_layer:   m0 tm1
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
#INFO-MSG==>  Setting Delay Calculation as follows :
 Pre-route : Elmore
 Routed Clock : Arnoldi
 Post-route : Arnoldi
==>INFORMATION: P_source_if_exists: tool_constraints.tcl : END Tue Mar 31 01:02:21 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 2851752 KB
#INFO-MSG==>  Time to run substep tool_constraints in (hh:mm:ss) : 00:00:00 hrs
#INFO-MSG==>  Executing substep cmax_interpolate
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/cmax_interpolate.tcl : START Tue Mar 31 01:02:22 MST 2015
#INFO-MSG==>  Reading Max-Cap LUT file - /p/fdk/fdk73/builds/stdcells/stdcell733_d.0.0/erc/stdcell73_3x1r6u1_d04_rv_allfreq.csv
#INFO-MSG==>  Applying frequency based max-capacitance values...
#WARNING-MSG==>  Lib pin d04ani02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0b7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0h7/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0b6/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04ann02xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0b7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0d7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04ann04xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon01xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0d3/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0c3/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0f5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04aon11xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1d0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf00xn1g0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf12xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bbf13xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bca03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bco03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b4/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xd0o0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0c5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0d5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04bfn00xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn11xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn12xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04bfn13xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04bfy0fxd1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bfy0fxn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bin00xn1g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bly0fxn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bmb22xn1b0/o could not be found
#WARNING-MSG==>  Lib pin d04bmb22xn1d0/o could not be found
#WARNING-MSG==>  Lib pin d04bna02xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bna02xn1c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bna03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno02xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno02xn1c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bno03xn1b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04bxo02xn1b0/out could not be found
#WARNING-MSG==>  Lib pin d04bxo02xn1d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab11xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0c5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cab13xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cak04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b4/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b4/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0e3/o1 could not be found
#WARNING-MSG==>  Lib pin d04can03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can07xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can08xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04can16xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc03xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cdc23xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc01xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0d0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0f0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0h0/so could not be found
#WARNING-MSG==>  Lib pin d04cgc03xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cgm22xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob11xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0b5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04cob13xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04con01xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c3/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con07xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con08xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04con10xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04dly00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00ld0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00nd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00wd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2n00yd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w00yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f2w03yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00ld0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00nd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00wd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4n00yd0c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00ld8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00nd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00wd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd8a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w00yd8b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03ld6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03nd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03wd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6a5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6b0/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6b5/q could not be found
#WARNING-MSG==>  Lib pin d04f4w03yd6c0/q could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn10xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn40xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fkn80xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fky00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frn43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b5/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0k0/so could not be found
#WARNING-MSG==>  Lib pin d04frt00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b5/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0k0/so could not be found
#WARNING-MSG==>  Lib pin d04frt03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0a5/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0e0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0g0/so could not be found
#WARNING-MSG==>  Lib pin d04frt43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0cxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn0fxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn43xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyn8fxd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04fyy03xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan10xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gan30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf10xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gbf30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin20xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0b5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0c5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0d5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0f5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0g5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0h5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0i5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0j5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0k5/clkout could not be found
#WARNING-MSG==>  Lib pin d04gin30xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gmx22xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gna02xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gno02xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04gor00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy20xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy23xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0b0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0c0/so could not be found
#WARNING-MSG==>  Lib pin d04hgy2cxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0o7/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xd0q0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0e3/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0h5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn00xn0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04inn12xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kak01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xd0n5/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04kok01xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04lbn10xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04ltd10ld0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10nd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10wd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/o2 could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04ltd10xd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltd10yd0a5/q could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xd0k0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn00xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ltn80xd0g0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn03xd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0a5/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04lyn0fxd0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbi24xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbi24xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b3/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b4/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0b7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0e3/o could not be found
#WARNING-MSG==>  Lib pin d04mbn22xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn23xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04mbn24xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xd0e5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04mkn22xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0g0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nab02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0d7/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0i5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xd0k5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nab03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xd0j5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak23xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0d3/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nak24xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b6/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c3/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0h0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0a5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0b6/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0k0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xd0k5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan03xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0e5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nan04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0d3/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0g0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nob02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0e0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xd0k5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04nob03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xd0j5/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04nok23xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0f7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0h5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xd0i0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b3/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0c5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0e5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non02xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0d7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0i5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0k0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xd0k5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non03xn0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0b7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0c7/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xd0f5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0b5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0d5/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0e0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04non04xn0g0/o1 could not be found
#WARNING-MSG==>  Lib pin d04oan01xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04oan01xn0e0/o could not be found
#WARNING-MSG==>  Lib pin d04ori02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0c3/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0c5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0d5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn02xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0c7/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0f7/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xd0i0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn03xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xd0d7/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0a5/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0b0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0b5/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0c0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0d0/o could not be found
#WARNING-MSG==>  Lib pin d04orn04xn0f0/o could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8e0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb04xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8a5/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8b0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8c0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8d0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8e0/carryb could not be found
#WARNING-MSG==>  Lib pin d04rrb20xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8b5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8e0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8e0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8g0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8g0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8k0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrb32xd8k0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0a5/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0a5/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b3/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0b3/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0c0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0c0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0d0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0d0/sum could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0f0/carry could not be found
#WARNING-MSG==>  Lib pin d04rrm23xd0f0/sum could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04sca00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04scb00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0b0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0c0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0d0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0e0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0f0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0g0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0h0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0i0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0j0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0k0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sci00xd0l0/clkout could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04sco00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04slcd2nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd2yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd5nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcd5yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn2nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn2yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn5nd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slcn5yd0e5/clkout could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2ld0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2nd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd2yd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5ld0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5nd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0c0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0f0/out could not be found
#WARNING-MSG==>  Lib pin d04slgd5yd0k0/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2ld0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2ld0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2nd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2nd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2wd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2wd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2yd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn2yd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5ld0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5ld0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5nd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5nd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5wd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5wd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5xd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5yd0d5/out could not be found
#WARNING-MSG==>  Lib pin d04slgn5yd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04sva00ld0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00nd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00wd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04sva00yd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svb00ld0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00nd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00wd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svb00yd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04svc00ld0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00nd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00wd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svc00yd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00ld0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00nd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00wd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04svo00yd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swa00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04swb00xd0l0/o could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0b0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0c0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0d0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0f0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0h0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swi00xd0l0/o1 could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0b0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0c0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0d0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0f0/o could not be found
#WARNING-MSG==>  Lib pin d04swo00xd0h0/o could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0f7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0h0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b4/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0b7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0e3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb02xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xd0g3/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xnb03xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xd0e5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xnk04xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0f7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0h0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xd0i0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b3/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b4/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0b7/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0e3/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob02xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xd0g5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0d0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0f0/out could not be found
#WARNING-MSG==>  Lib pin d04xob03xn0g0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xd0c7/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xd0f5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0a5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0b0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0b5/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0c0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0e0/out could not be found
#WARNING-MSG==>  Lib pin d04xok04xn0f0/out could not be found
#INFO-MSG==>  Frequency based max-capacitance values applied successfully!
==>INFORMATION: P_source_if_exists: cmax_interpolate.tcl : END Tue Mar 31 01:02:25 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:03 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:03 hrs : MEMORY : 2851752 KB
#INFO-MSG==>  Time to run substep cmax_interpolate in (hh:mm:ss) : 00:00:03 hrs
#INFO-MSG==>  Executing substep set_ideal_clock_network
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/set_ideal_clock_network.tcl : START Tue Mar 31 01:02:25 MST 2015
Information: Updating graph... (UID-83)
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
==>INFORMATION: P_source_if_exists: set_ideal_clock_network.tcl : END Tue Mar 31 01:02:27 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:02 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:06 hrs : MEMORY : 2851752 KB
#INFO-MSG==>  Time to run substep set_ideal_clock_network in (hh:mm:ss) : 00:00:02 hrs
#INFO-MSG==>  Executing substep cell_spacing_d04
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/cell_spacing_d04.tcl : START Tue Mar 31 01:02:27 MST 2015
Reading reference libraries ...
 spacing label written to library successfully
 set_lib_cell_spacing_label completed successfully
 spacing rule written to library successfully
 set_spacing_label_rule completed successfully

**********************************************
* Report: inter-cell spacing constraints
* Design: fdkex
* Date: Tue Mar 31 01:02:32 2015
**********************************************

       left lib_cell    orient      right lib_cell    orient   illegal spacing
--------------------------------------------------------------------------------
       d04inn00ld0f7         N       d04inn00ld0f7        FN    0-4 
       d04inn00ld0f7        FN       d04inn00ld0f7         N    0-4 
       d04inn00ld0f7         N       d04inn00ld0f7         N    0-4 
-------------------------------------------------------------------------------
Info: 3 inter-cell spacing rules found
 report_spacing_rules completed successfully
 spacing label written to library successfully
 set_lib_cell_spacing_label completed successfully

**********************************************
* Report: inter-cell spacing constraints
* Design: fdkex
* Date: Tue Mar 31 01:02:32 2015
**********************************************

       left lib_cell    orient      right lib_cell    orient   illegal spacing
--------------------------------------------------------------------------------
       d04inn00ld0f7         N       d04inn00ld0f7        FN    0-4 
       d04inn00ld0f7        FN       d04inn00ld0f7         N    0-4 
       d04inn00ld0f7         N       d04inn00ld0f7         N    0-4 
-------------------------------------------------------------------------------
Info: 3 inter-cell spacing rules found
 report_spacing_rules completed successfully
 spacing rule written to library successfully
 set_spacing_label_rule completed successfully

**********************************************
* Report: inter-cell spacing constraints
* Design: fdkex
* Date: Tue Mar 31 01:02:32 2015
**********************************************

       left lib_cell    orient      right lib_cell    orient   illegal spacing
--------------------------------------------------------------------------------
       d04inn00ld0f7         N       d04inn00ld0f7        FN    0-4 
       d04inn00ld0f7        FN       d04inn00ld0f7         N    0-4 
       d04inn00ld0f7         N       d04inn00ld0f7         N    0-4 
-------------------------------------------------------------------------------
Info: 3 inter-cell spacing rules found
 report_spacing_rules completed successfully
==>INFORMATION: P_source_if_exists: cell_spacing_d04.tcl : END Tue Mar 31 01:02:32 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:05 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:05 hrs : MEMORY : 3204520 KB
#INFO-MSG==>  Time to run substep cell_spacing_d04 in (hh:mm:ss) : 00:00:05 hrs
#INFO-MSG==>  Executing substep layer_promotion
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/layer_promotion.tcl : START Tue Mar 31 01:02:32 MST 2015
==>INFORMATION: P_source_if_exists: layer_promotion.tcl : END Tue Mar 31 01:02:32 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 3204520 KB
#INFO-MSG==>  Time to run substep layer_promotion in (hh:mm:ss) : 00:00:00 hrs
#INFO-MSG==>  Executing substep place_opt
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/place_opt.tcl : START Tue Mar 31 01:02:32 MST 2015
Information: The preferred wire track direction hasn't been set in main library, set it according to the wire direction of the "unitTile" in main library or reference library. (DDEFR-054)
Reading Def file '/nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/inputs/fdkex.syn.scandef'. 
Information: Parsing SCANCHAINS section (DDEFR-038)
Information: Completed SCANCHAINS section (DDEFR-040)
GRC reference (-399,-399), dimensions (399, 399)

Summary:
No. of Rows annotated/total number              : 0/0
No. of Tracks annotated/total number            : 0/0
No. of Gcell grids annotated/total number       : 0/0
No. of Vias annotated/total number              : 0/0
No. of Nondefault rules annotated/total number  : 0/0
No. of Components annotated/total number        : 0/0
No. of Pins annotated/total number              : 0/0
No. of Nets annotated/total number              : 0/0
No. of Special Nets annotated/total number      : 0/0
No. of Groups annotated/total number            : 0/0
No. of Regions annotated/total number           : 0/0
No. of Blockages annotated/total number         : 0/0
No. of Slots annotated/total number             : 0/0
No. of Fills annotated/total number             : 0/0
No. of Scanchains annotated/total number        : 19/19
Total of physical objects & wiring : 19
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
 Checking SCANDEF...
   Checking scan cell correspondence between SCANDEF and netlist...
   Start scan chain checking...
  All checks completed.

****************************************

Report : Scan DEF check
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 01:02:33 2015

****************************************


 Information from SCANDEF file:
  Number of SCANCHAINS: 19

 Checking between SCANDEF file and design:
  Total SCANCHAINS checked: 19
  VALIDATED :  19
  FAILED    :  0

Chain name Status  #cells  #bits  PARTITION      Scan IN        Scan OUT
---------- ------  ------  -----  ---------      -------        --------
1          V       749     749    clk_45_45      test_si1       check_ecc_alu0/secded_alu0_flag_ded_reg/si
2          V       751     749    clk_45_45      test_si2       check_ecc_in0_secded_in0_flag_ded_reg/si
3          V       749     749    clk_45_45      test_si3       fifo0/data_mem_reg_16__48_/si
4          V       749     749    clk_45_45      test_si4       fifo0/data_mem_reg_27__6_/si
5          V       749     749    clk_45_45      test_si5       fifo1/data_mem_reg_4__20_/si
6          V       749     749    clk_45_45      test_si6       fifo1/data_mem_reg_14__50_/si
7          V       749     749    clk_45_45      test_si7       fifo1/data_mem_reg_25__8_/si
8          V       751     749    clk_45_45      test_si8       fifo2/data_mem_reg_1__29_/si
9          V       749     749    clk_45_45      test_si9       fifo2/data_mem_reg_6__94_/si
10         V       749     749    clk_45_45      test_si10      fifo2/data_mem_reg_12__22_/si
11         V       749     749    clk_45_45      test_si11      fifo2/data_mem_reg_17__87_/si
12         V       749     749    clk_45_45      test_si12      fifo2/data_mem_reg_23__15_/si
13         V       749     749    clk_45_45      test_si13      fifo2/data_mem_reg_28__80_/si
14         V       749     749    clk_45_45      test_si14      init_mask_alu0_mask_reg_0__120_/si
15         V       749     749    clk_45_45      test_si15      init_mask_alu0_mask_reg_6__102_/si
16         V       749     749    clk_45_45      test_si16      init_mask_alu0_seed4_reg_30_/si
17         V       749     749    clk_45_45      test_si17      init_mask_alu0_seed7_reg_172_/si
18         V       749     749    clk_45_45      test_si18      init_mask_in0_seed3_reg_2_/si
19         V       428     428    clk_45_45      test_si19      init_mask_in0_seed6_reg_127_/si

#INFO-MSG==>  Running: place_opt -congestion -effort medium -optimize_dft
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Information: Using 4 cores for placement. (OPT-1505)

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer m1 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus
TLU+ File = /p/fdk/fdk73/builds/pdk733_r1.7/extraction/icc/techfiles/p1273_3x1r6.tttt.mfill.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minSpacing value of layer "c4" (metal12) does not match : ITF (30.000) vs MW-tech (45.000). (TLUP-005)
Warning: minWidth value of layer "c4" (metal12) does not match : ITF (54.600) vs MW-tech (85.000). (TLUP-004)
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.044 0.04 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Optimize_dft will be needed later. (PSYN-1097)
...14%...29%...43%...57%...71%...86%...100% done.
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Updating database...
Information: Using zrt router.
Placer sets zrt_max_parallel_computations to 1
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    4  Alloctr    4  Proc  826 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m2
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   92  Alloctr   95  Proc  119 
[End of Read DB] Total (MB): Used   97  Alloctr  100  Proc  945 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   35  Alloctr   36  Proc   17 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  136  Proc  963 
Net statistics:
Total number of nets     = 37576
Number of nets to route  = 37125
451 nets are fully connected,
 of which 451 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   17  Proc   18 
[End of Build All Nets] Total (MB): Used  150  Alloctr  153  Proc  981 
Average gCell capacity  0.00     on layer (1)    m0
Average gCell capacity  4.52     on layer (2)    m1
Average gCell capacity  4.52     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.65     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used    0  Alloctr   10  Proc   20 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  164  Proc 1001 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   52  Alloctr   63  Proc   55 
[End of Build Data] Total (MB): Used  150  Alloctr  164  Proc 1001 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc   45 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  164  Proc 1047 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:11 Elapsed real time: 0:00:11
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:16 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[End of Initial Routing] Stage (MB): Used   33  Alloctr   30  Proc  153 
[End of Initial Routing] Total (MB): Used  184  Alloctr  194  Proc 1201 
Initial. Routing result:
Initial. Both Dirs: Overflow = 13889 Max = 11 GRCs = 17753 (1.54%)
Initial. H routing: Overflow = 11031 Max = 11 (GRCs =  1) GRCs = 14877 (2.58%)
Initial. V routing: Overflow =  2857 Max = 9 (GRCs =  1) GRCs =  2876 (0.50%)
Initial. m0         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
Initial. m1         Overflow =   320 Max = 9 (GRCs =  1) GRCs =   259 (0.04%)
Initial. m2         Overflow = 10521 Max = 11 (GRCs =  1) GRCs = 14335 (2.48%)
Initial. m3         Overflow =  2537 Max = 8 (GRCs =  1) GRCs =  2617 (0.45%)
Initial. m4         Overflow =   495 Max = 3 (GRCs =  1) GRCs =   527 (0.09%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =    12 Max = 1 (GRCs = 12) GRCs =    12 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 574835.00
Initial. Layer m0 wire length = 0.82
Initial. Layer m1 wire length = 314.67
Initial. Layer m2 wire length = 107669.41
Initial. Layer m3 wire length = 255045.14
Initial. Layer m4 wire length = 178495.86
Initial. Layer m5 wire length = 21033.77
Initial. Layer m6 wire length = 10237.03
Initial. Layer m7 wire length = 2015.56
Initial. Layer m8 wire length = 22.74
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 435970
Initial. Via VIA0AX count = 7673
Initial. Via VIA1A count = 167072
Initial. Via VIA2A count = 203028
Initial. Via VIA3C_32 count = 53804
Initial. Via VIA4A count = 3444
Initial. Via VIA5B count = 933
Initial. Via VIA6A44 count = 14
Initial. Via VIA7F count = 2
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  197  Proc 1201 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4511 Max = 11 GRCs =  4480 (0.39%)
phase1. H routing: Overflow =  4029 Max = 11 (GRCs =  1) GRCs =  4057 (0.70%)
phase1. V routing: Overflow =   481 Max = 7 (GRCs =  1) GRCs =   423 (0.07%)
phase1. m0         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase1. m1         Overflow =   242 Max = 7 (GRCs =  1) GRCs =   230 (0.04%)
phase1. m2         Overflow =  4027 Max = 11 (GRCs =  1) GRCs =  4053 (0.70%)
phase1. m3         Overflow =   239 Max = 6 (GRCs =  1) GRCs =   193 (0.03%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 577383.85
phase1. Layer m0 wire length = 0.26
phase1. Layer m1 wire length = 325.01
phase1. Layer m2 wire length = 93468.22
phase1. Layer m3 wire length = 248043.03
phase1. Layer m4 wire length = 190292.82
phase1. Layer m5 wire length = 30124.98
phase1. Layer m6 wire length = 13085.73
phase1. Layer m7 wire length = 2021.06
phase1. Layer m8 wire length = 22.74
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 449113
phase1. Via VIA0AX count = 7312
phase1. Via VIA1A count = 165165
phase1. Via VIA2A count = 203203
phase1. Via VIA3C_32 count = 66029
phase1. Via VIA4A count = 5921
phase1. Via VIA5B count = 1465
phase1. Via VIA6A44 count = 16
phase1. Via VIA7F count = 2
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  187  Alloctr  197  Proc 1201 
phase2. Routing result:
phase2. Both Dirs: Overflow =  6333 Max = 10 GRCs =  5183 (0.45%)
phase2. H routing: Overflow =  5923 Max = 10 (GRCs =  1) GRCs =  4880 (0.84%)
phase2. V routing: Overflow =   410 Max = 7 (GRCs =  1) GRCs =   303 (0.05%)
phase2. m0         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase2. m1         Overflow =   214 Max = 7 (GRCs =  1) GRCs =   180 (0.03%)
phase2. m2         Overflow =  5921 Max = 10 (GRCs =  1) GRCs =  4877 (0.84%)
phase2. m3         Overflow =   196 Max = 5 (GRCs =  3) GRCs =   123 (0.02%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 577599.57
phase2. Layer m0 wire length = 0.26
phase2. Layer m1 wire length = 345.87
phase2. Layer m2 wire length = 92661.08
phase2. Layer m3 wire length = 247594.28
phase2. Layer m4 wire length = 190868.95
phase2. Layer m5 wire length = 30738.72
phase2. Layer m6 wire length = 13346.61
phase2. Layer m7 wire length = 2021.06
phase2. Layer m8 wire length = 22.74
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 450669
phase2. Via VIA0AX count = 7278
phase2. Via VIA1A count = 165093
phase2. Via VIA2A count = 203656
phase2. Via VIA3C_32 count = 67027
phase2. Via VIA4A count = 6081
phase2. Via VIA5B count = 1516
phase2. Via VIA6A44 count = 16
phase2. Via VIA7F count = 2
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:28 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[End of Whole Chip Routing] Stage (MB): Used   89  Alloctr   96  Proc  255 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  197  Proc 1201 

Congestion utilization per direction:
Average vertical track utilization   =  6.81 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization = 10.09 %
Peak    horizontal track utilization = 138.46 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -28  Alloctr  -34  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  195  Proc 1201 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:31 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[GR: Done] Stage (MB): Used  186  Alloctr  191  Proc  374 
[GR: Done] Total (MB): Used  191  Alloctr  195  Proc 1201 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:33 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:32
[End of Global Routing] Stage (MB): Used    3  Alloctr    4  Proc  374 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc 1201 
Router separate process finished successfully.
Placer recovers zrt_max_parallel_computations to 0
Warning: Optimize_dft will be needed later. (PSYN-1097)
100% done.
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Optimize_dft will be needed later. (PSYN-1097)
43%...57%...71%...86%...100% done.
Information: Using zrt router.
Placer sets zrt_max_parallel_computations to 1
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    4  Alloctr    4  Proc  826 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m2
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   92  Alloctr   95  Proc  119 
[End of Read DB] Total (MB): Used   97  Alloctr  100  Proc  945 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   35  Alloctr   36  Proc   17 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  136  Proc  963 
Net statistics:
Total number of nets     = 37576
Number of nets to route  = 23215
451 nets are fully connected,
 of which 451 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   15  Alloctr   14  Proc   15 
[End of Build All Nets] Total (MB): Used  148  Alloctr  151  Proc  979 
Average gCell capacity  0.00     on layer (1)    m0
Average gCell capacity  4.52     on layer (2)    m1
Average gCell capacity  4.52     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.65     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used    0  Alloctr   10  Proc   20 
[End of Build Congestion map] Total (MB): Used  147  Alloctr  161  Proc  999 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   50  Alloctr   61  Proc   53 
[End of Build Data] Total (MB): Used  147  Alloctr  161  Proc  999 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc   45 
[End of Blocked Pin Detection] Total (MB): Used  148  Alloctr  161  Proc 1044 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   25  Alloctr   22  Proc  145 
[End of Initial Routing] Total (MB): Used  174  Alloctr  184  Proc 1190 
Initial. Routing result:
Initial. Both Dirs: Overflow =  5808 Max = 7 GRCs =  8881 (0.77%)
Initial. H routing: Overflow =  5123 Max = 7 (GRCs =  2) GRCs =  8014 (1.39%)
Initial. V routing: Overflow =   684 Max = 6 (GRCs =  1) GRCs =   867 (0.15%)
Initial. m0         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
Initial. m1         Overflow =   195 Max = 4 (GRCs =  1) GRCs =   221 (0.04%)
Initial. m2         Overflow =  4974 Max = 7 (GRCs =  2) GRCs =  7859 (1.36%)
Initial. m3         Overflow =   489 Max = 6 (GRCs =  1) GRCs =   646 (0.11%)
Initial. m4         Overflow =   148 Max = 1 (GRCs = 148) GRCs =   153 (0.03%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 371778.62
Initial. Layer m0 wire length = 0.26
Initial. Layer m1 wire length = 250.63
Initial. Layer m2 wire length = 90846.37
Initial. Layer m3 wire length = 168045.73
Initial. Layer m4 wire length = 100002.70
Initial. Layer m5 wire length = 4198.26
Initial. Layer m6 wire length = 6419.93
Initial. Layer m7 wire length = 2014.74
Initial. Layer m8 wire length = 0.00
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 303325
Initial. Via VIA0AX count = 5466
Initial. Via VIA1A count = 119408
Initial. Via VIA2A count = 149714
Initial. Via VIA3C_32 count = 27666
Initial. Via VIA4A count = 699
Initial. Via VIA5B count = 362
Initial. Via VIA6A44 count = 10
Initial. Via VIA7F count = 0
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  175  Alloctr  185  Proc 1190 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1817 Max = 6 GRCs =  2263 (0.20%)
phase1. H routing: Overflow =  1626 Max = 6 (GRCs =  8) GRCs =  2031 (0.35%)
phase1. V routing: Overflow =   191 Max = 6 (GRCs =  1) GRCs =   232 (0.04%)
phase1. m0         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase1. m1         Overflow =   162 Max = 3 (GRCs =  5) GRCs =   198 (0.03%)
phase1. m2         Overflow =  1625 Max = 6 (GRCs =  8) GRCs =  2029 (0.35%)
phase1. m3         Overflow =    28 Max = 6 (GRCs =  1) GRCs =    34 (0.01%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 372834.00
phase1. Layer m0 wire length = 0.26
phase1. Layer m1 wire length = 253.38
phase1. Layer m2 wire length = 81266.45
phase1. Layer m3 wire length = 168194.95
phase1. Layer m4 wire length = 108823.16
phase1. Layer m5 wire length = 5356.26
phase1. Layer m6 wire length = 6923.07
phase1. Layer m7 wire length = 2016.48
phase1. Layer m8 wire length = 0.00
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 308744
phase1. Via VIA0AX count = 5265
phase1. Via VIA1A count = 118536
phase1. Via VIA2A count = 150165
phase1. Via VIA3C_32 count = 33305
phase1. Via VIA4A count = 1021
phase1. Via VIA5B count = 440
phase1. Via VIA6A44 count = 12
phase1. Via VIA7F count = 0
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  175  Alloctr  185  Proc 1190 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2899 Max = 6 GRCs =  2695 (0.23%)
phase2. H routing: Overflow =  2739 Max = 6 (GRCs =  5) GRCs =  2533 (0.44%)
phase2. V routing: Overflow =   159 Max = 4 (GRCs =  1) GRCs =   162 (0.03%)
phase2. m0         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase2. m1         Overflow =   138 Max = 3 (GRCs =  5) GRCs =   149 (0.03%)
phase2. m2         Overflow =  2738 Max = 6 (GRCs =  5) GRCs =  2531 (0.44%)
phase2. m3         Overflow =    21 Max = 4 (GRCs =  1) GRCs =    13 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 372888.74
phase2. Layer m0 wire length = 0.26
phase2. Layer m1 wire length = 258.46
phase2. Layer m2 wire length = 80663.21
phase2. Layer m3 wire length = 168135.89
phase2. Layer m4 wire length = 109374.11
phase2. Layer m5 wire length = 5462.81
phase2. Layer m6 wire length = 6977.52
phase2. Layer m7 wire length = 2016.48
phase2. Layer m8 wire length = 0.00
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 309438
phase2. Via VIA0AX count = 5258
phase2. Via VIA1A count = 118509
phase2. Via VIA2A count = 150339
phase2. Via VIA3C_32 count = 33821
phase2. Via VIA4A count = 1049
phase2. Via VIA5B count = 450
phase2. Via VIA6A44 count = 12
phase2. Via VIA7F count = 0
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:18 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[End of Whole Chip Routing] Stage (MB): Used   77  Alloctr   84  Proc  245 
[End of Whole Chip Routing] Total (MB): Used  175  Alloctr  185  Proc 1190 

Congestion utilization per direction:
Average vertical track utilization   =  4.31 %
Peak    vertical track utilization   = 76.47 %
Average horizontal track utilization =  6.65 %
Peak    horizontal track utilization = 108.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -28  Alloctr  -34  Proc    0 
[GR: Done] Total (MB): Used  179  Alloctr  183  Proc 1190 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:22 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[GR: Done] Stage (MB): Used  174  Alloctr  179  Proc  364 
[GR: Done] Total (MB): Used  179  Alloctr  183  Proc 1190 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:23 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:22
[End of Global Routing] Stage (MB): Used    3  Alloctr    4  Proc  364 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc 1190 
Router separate process finished successfully.
Placer recovers zrt_max_parallel_computations to 0
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Optimize_dft will be needed later. (PSYN-1097)
...14%...29%...43%...57%...71%...86%...100% done.
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Updating database...
Information: Using zrt router.
Placer sets zrt_max_parallel_computations to 1
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    4  Alloctr    4  Proc  826 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m2
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   93  Alloctr   95  Proc  119 
[End of Read DB] Total (MB): Used   97  Alloctr  100  Proc  946 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   35  Alloctr   36  Proc   17 
[End of Build Tech Data] Total (MB): Used  133  Alloctr  136  Proc  963 
Net statistics:
Total number of nets     = 37576
Number of nets to route  = 37107
469 nets are fully connected,
 of which 469 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   17  Proc   18 
[End of Build All Nets] Total (MB): Used  151  Alloctr  153  Proc  981 
Average gCell capacity  0.00     on layer (1)    m0
Average gCell capacity  4.52     on layer (2)    m1
Average gCell capacity  4.52     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.65     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    0  Alloctr   10  Proc   20 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  164  Proc 1001 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   52  Alloctr   63  Proc   55 
[End of Build Data] Total (MB): Used  150  Alloctr  164  Proc 1001 
Warning: Total number of blocked standard cell pins according to global router modelling: 1. With blocked pins, global routing runtime can be higher. (ZRT-129)
Warning: If the placement is not legalized, the presence of blocked standard cell pins might be expected. If the placement is legalized, the number of blocked standard cell pins should be minimized by design entering routing to ensure routing quality. In addition, global routing reported blocked standard cell pins can be different from the set reported by check command because they use different mechanism. (ZRT-137)
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    0  Proc   45 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  164  Proc 1047 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
90% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:16 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[End of Initial Routing] Stage (MB): Used   34  Alloctr   30  Proc  162 
[End of Initial Routing] Total (MB): Used  186  Alloctr  195  Proc 1209 
Initial. Routing result:
Initial. Both Dirs: Overflow = 13750 Max = 11 GRCs = 17590 (1.52%)
Initial. H routing: Overflow = 10941 Max = 11 (GRCs =  3) GRCs = 14707 (2.55%)
Initial. V routing: Overflow =  2808 Max = 8 (GRCs =  1) GRCs =  2883 (0.50%)
Initial. m0         Overflow =     3 Max = 1 (GRCs =  2) GRCs =     4 (0.00%)
Initial. m1         Overflow =   362 Max = 8 (GRCs =  1) GRCs =   258 (0.04%)
Initial. m2         Overflow = 10521 Max = 11 (GRCs =  3) GRCs = 14269 (2.47%)
Initial. m3         Overflow =  2446 Max = 6 (GRCs =  5) GRCs =  2625 (0.45%)
Initial. m4         Overflow =   405 Max = 2 (GRCs =  9) GRCs =   422 (0.07%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =    10 Max = 1 (GRCs = 10) GRCs =    10 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 574810.90
Initial. Layer m0 wire length = 0.84
Initial. Layer m1 wire length = 345.93
Initial. Layer m2 wire length = 107128.17
Initial. Layer m3 wire length = 258644.49
Initial. Layer m4 wire length = 177124.49
Initial. Layer m5 wire length = 19617.05
Initial. Layer m6 wire length = 9939.23
Initial. Layer m7 wire length = 2010.29
Initial. Layer m8 wire length = 0.40
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 434793
Initial. Via VIA0AX count = 7756
Initial. Via VIA1A count = 167101
Initial. Via VIA2A count = 202755
Initial. Via VIA3C_32 count = 53237
Initial. Via VIA4A count = 3058
Initial. Via VIA5B count = 870
Initial. Via VIA6A44 count = 14
Initial. Via VIA7F count = 2
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:04 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  188  Alloctr  197  Proc 1209 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4617 Max = 11 GRCs =  4533 (0.39%)
phase1. H routing: Overflow =  4102 Max = 11 (GRCs =  2) GRCs =  4111 (0.71%)
phase1. V routing: Overflow =   515 Max = 7 (GRCs =  2) GRCs =   422 (0.07%)
phase1. m0         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase1. m1         Overflow =   284 Max = 7 (GRCs =  2) GRCs =   240 (0.04%)
phase1. m2         Overflow =  4099 Max = 11 (GRCs =  2) GRCs =  4107 (0.71%)
phase1. m3         Overflow =   231 Max = 6 (GRCs =  2) GRCs =   182 (0.03%)
phase1. m4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 577506.66
phase1. Layer m0 wire length = 0.15
phase1. Layer m1 wire length = 352.08
phase1. Layer m2 wire length = 92995.51
phase1. Layer m3 wire length = 251412.96
phase1. Layer m4 wire length = 189584.51
phase1. Layer m5 wire length = 28880.01
phase1. Layer m6 wire length = 12270.85
phase1. Layer m7 wire length = 2010.60
phase1. Layer m8 wire length = 0.00
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 448141
phase1. Via VIA0AX count = 7416
phase1. Via VIA1A count = 165231
phase1. Via VIA2A count = 203116
phase1. Via VIA3C_32 count = 65676
phase1. Via VIA4A count = 5390
phase1. Via VIA5B count = 1298
phase1. Via VIA6A44 count = 14
phase1. Via VIA7F count = 0
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  188  Alloctr  197  Proc 1209 
phase2. Routing result:
phase2. Both Dirs: Overflow =  6526 Max = 11 GRCs =  5288 (0.46%)
phase2. H routing: Overflow =  6094 Max = 11 (GRCs =  1) GRCs =  4995 (0.86%)
phase2. V routing: Overflow =   432 Max = 7 (GRCs =  2) GRCs =   293 (0.05%)
phase2. m0         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.00%)
phase2. m1         Overflow =   252 Max = 7 (GRCs =  2) GRCs =   183 (0.03%)
phase2. m2         Overflow =  6092 Max = 11 (GRCs =  1) GRCs =  4992 (0.86%)
phase2. m3         Overflow =   180 Max = 5 (GRCs =  1) GRCs =   110 (0.02%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 577736.15
phase2. Layer m0 wire length = 0.15
phase2. Layer m1 wire length = 372.44
phase2. Layer m2 wire length = 92221.67
phase2. Layer m3 wire length = 251204.92
phase2. Layer m4 wire length = 190233.09
phase2. Layer m5 wire length = 29283.86
phase2. Layer m6 wire length = 12409.42
phase2. Layer m7 wire length = 2010.60
phase2. Layer m8 wire length = 0.00
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 449508
phase2. Via VIA0AX count = 7387
phase2. Via VIA1A count = 165115
phase2. Via VIA2A count = 203532
phase2. Via VIA3C_32 count = 66585
phase2. Via VIA4A count = 5537
phase2. Via VIA5B count = 1338
phase2. Via VIA6A44 count = 14
phase2. Via VIA7F count = 0
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:30 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[End of Whole Chip Routing] Stage (MB): Used   90  Alloctr   97  Proc  263 
[End of Whole Chip Routing] Total (MB): Used  188  Alloctr  197  Proc 1209 

Congestion utilization per direction:
Average vertical track utilization   =  6.85 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 10.03 %
Peak    horizontal track utilization = 158.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -29  Alloctr  -33  Proc    0 
[GR: Done] Total (MB): Used  192  Alloctr  196  Proc 1209 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:33 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[GR: Done] Stage (MB): Used  187  Alloctr  191  Proc  383 
[GR: Done] Total (MB): Used  192  Alloctr  196  Proc 1209 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:35 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:34 total=0:00:34
[End of Global Routing] Stage (MB): Used    3  Alloctr    4  Proc  383 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc 1209 
Router separate process finished successfully.
Placer recovers zrt_max_parallel_computations to 0
Warning: Optimize_dft will be needed later. (PSYN-1097)
100% done.
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Optimize_dft will be needed later. (PSYN-1097)
43%...57%...71%...86%...100% done.

  Coarse Placement Complete
  --------------------------

Information: Updating database...

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer m1 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.044 0.04 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)


  Beginning High Fanout Net Synthesis
  -----------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10   21687.4   4342.14 46531272.0   39590.5                          
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done


 Beginning Buffering Optimizations
 ---------------------------------

 Collecting Buffer Trees ... Found 1070

 Processing Buffer Trees ... 

    [107]  10% ...
    [214]  20% ...
    [321]  30% ...
    [428]  40% ...
Warning: New port 'check_ecc_alu0/IN27' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[122]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN28' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[8]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN29' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[14]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN30' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[67]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN31' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[68]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN32' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[78]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN33' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[60]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN34' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[82]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN35' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[66]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN36' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[83]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN37' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[30]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN38' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[75]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN39' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[71]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN40' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[63]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN41' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[5]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN42' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[65]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN43' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[64]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN44' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[0]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN45' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[84]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN46' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[108]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN47' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[74]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN48' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[76]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN49' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[58]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN50' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[110]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN51' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[15]'. (PSYN-850)
    [535]  50% ...
Warning: New port 'check_ecc_alu0/IN52' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[57]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN53' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[116]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN54' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[44]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN55' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[12]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN56' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[13]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN57' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[32]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN58' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[25]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN59' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[111]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN60' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[26]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN61' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[28]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN62' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[48]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN63' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[72]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN64' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[11]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN65' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[53]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN66' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[34]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN67' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[113]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN68' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[81]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN69' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[89]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN70' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[90]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN71' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[6]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN72' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[51]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN73' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[1]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN74' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[9]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN75' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[54]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN76' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[99]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN77' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[4]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN78' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[59]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN79' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[62]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN80' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[88]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN81' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[43]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN82' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[125]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN83' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[55]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN84' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[109]'. (PSYN-850)
    [642]  60% ...
Warning: New port 'check_ecc_alu0/IN85' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[29]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN86' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[3]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN87' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[96]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN88' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[17]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN89' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[49]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN90' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[85]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN91' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[20]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN92' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[73]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN93' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[50]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN94' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[52]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN95' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[35]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN96' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[41]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN97' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[80]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN98' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[102]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN99' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[38]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN100' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[121]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN101' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[61]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN102' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[79]'. (PSYN-850)
Warning: New port 'check_ecc_alu0/IN103' is generated to sub_module 'check_ecc_alu0' as an additional of original port 'check_ecc_alu0/data_ecc[56]'. (PSYN-850)
Warning: New port 'fifo2/IN216' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/data_wr[32]'. (PSYN-850)
Warning: New port 'fifo2/IN217' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/data_wr[134]'. (PSYN-850)
Warning: New port 'fifo2/IN218' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/data_wr[40]'. (PSYN-850)
    [749]  70% ...
Warning: New port 'fifo2/IN219' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/data_wr[128]'. (PSYN-850)
Warning: New port 'fifo2/IN220' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/data_wr[131]'. (PSYN-850)
Warning: New port 'fifo2/IN221' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/data_wr[35]'. (PSYN-850)
    [856]  80% ...
Warning: New port 'fifo2/IN222' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/data_wr[129]'. (PSYN-850)
    [963]  90% ...
Warning: New port 'fifo2/IN223' is generated to sub_module 'fifo2' as an additional of original port 'fifo2/test_mode'. (PSYN-850)
    [1070] 100% ...
    [1070] 100% Done ...


Information: Automatic high-fanout synthesis deletes 4838 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 2580 new cells. (PSYN-864)

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


 Estimating Design ...... 
 Done


  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    10 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Note - message 'PSYN-069' limit (10) exceeded.  Remainder will be suppressed.
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:09:51 2015
****************************************
Std cell utilization: 23.26%  (752804/(3283200-47272))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        753284   sites, (non-fixed:752804 fixed:480)
                      35300    cells, (non-fixed:35140  fixed:160)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      47272    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       466 
Avg. std cell width:  0.79 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:09:51 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 35117 illegal cells...
Starting legalizer.
Optimizing multi-row cells:(4 sec)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.9 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Legalization complete (7 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:09:58 2015
****************************************

avg cell displacement:    0.213 um ( 0.53 row height)
max cell displacement:    2.484 um ( 6.23 row height)
std deviation:            0.139 um ( 0.35 row height)
number of cell moved:     34873 cells (out of 35140 cells)

Largest displacement cells:
  Cell: fifo1/place227 (d04bfn00nn0e0)
    Input location: (38.745 41.696)
    Legal location: (36.470 42.693)
    Displacement: 2.484 um, e.g. 6.23 row height.
  Cell: fifo1/U734 (d04non02yn0c0)
    Input location: (38.793 41.329)
    Legal location: (36.610 42.294)
    Displacement: 2.387 um, e.g. 5.98 row height.
  Cell: fifo1/U739 (d04non02yn0d0)
    Input location: (38.204 42.034)
    Legal location: (36.050 42.294)
    Displacement: 2.170 um, e.g. 5.44 row height.
  Cell: check_ecc_alu0/U587 (d04xnk04wn0e0)
    Input location: (57.253 195.642)
    Legal location: (57.470 193.515)
    Displacement: 2.138 um, e.g. 5.36 row height.
  Cell: fifo1/U444 (d04nab02yn0f0)
    Input location: (38.208 43.220)
    Legal location: (39.690 44.688)
    Displacement: 2.086 um, e.g. 5.23 row height.
  Cell: fifo2/U579 (d04non02yn0f5)
    Input location: (168.335 193.935)
    Legal location: (170.100 194.712)
    Displacement: 1.928 um, e.g. 4.83 row height.
  Cell: fifo1/place214 (d04bfn00ynud5)
    Input location: (37.765 42.494)
    Legal location: (35.910 42.693)
    Displacement: 1.866 um, e.g. 4.68 row height.
  Cell: check_ecc_alu0/U664 (d04xnk04wn0e0)
    Input location: (56.090 199.717)
    Legal location: (57.260 201.096)
    Displacement: 1.808 um, e.g. 4.53 row height.
  Cell: fifo1/place140 (d04bfn00yn0f0)
    Input location: (39.200 41.696)
    Legal location: (38.150 43.092)
    Displacement: 1.747 um, e.g. 4.38 row height.
  Cell: U18632 (d04xnk04wn0e0)
    Input location: (53.760 112.119)
    Legal location: (52.150 112.518)
    Displacement: 1.659 um, e.g. 4.16 row height.

Total 46 cells has large displacement (e.g. > 1.197 um or 3 row height)

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%

  Placement Legalization Complete
  -------------------------------


  Optimization Complete
  ---------------------
Information: Updating database...
Information: RC extraction has been freed. (PSYN-503)
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m2
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  100  Alloctr  103  Proc  949 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   35  Alloctr   36  Proc   17 
[End of Build Tech Data] Total (MB): Used  136  Alloctr  139  Proc  966 
Net statistics:
Total number of nets     = 35318
Number of nets to route  = 35317
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   15  Alloctr   15  Proc   16 
[End of Build All Nets] Total (MB): Used  152  Alloctr  154  Proc  983 
Average gCell capacity  0.00     on layer (1)    m0
Average gCell capacity  4.53     on layer (2)    m1
Average gCell capacity  5.32     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.65     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    9  Proc   19 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  164  Proc 1002 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   49  Alloctr   61  Proc   53 
[End of Build Data] Total (MB): Used  150  Alloctr  164  Proc 1002 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc   55 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  164  Proc 1058 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   34  Alloctr   31  Proc  140 
[End of Initial Routing] Total (MB): Used  185  Alloctr  195  Proc 1199 
Initial. Routing result:
Initial. Both Dirs: Overflow =  7163 Max = 3 GRCs =  8034 (0.70%)
Initial. H routing: Overflow =  6367 Max = 3 (GRCs =  8) GRCs =  7236 (1.25%)
Initial. V routing: Overflow =   795 Max = 2 (GRCs = 27) GRCs =   798 (0.14%)
Initial. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m1         Overflow =    25 Max = 0 (GRCs = 55) GRCs =    55 (0.01%)
Initial. m2         Overflow =  6364 Max = 3 (GRCs =  8) GRCs =  7233 (1.25%)
Initial. m3         Overflow =   770 Max = 2 (GRCs = 27) GRCs =   743 (0.13%)
Initial. m4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 548369.02
Initial. Layer m0 wire length = 0.00
Initial. Layer m1 wire length = 148.49
Initial. Layer m2 wire length = 204214.19
Initial. Layer m3 wire length = 249614.04
Initial. Layer m4 wire length = 77561.20
Initial. Layer m5 wire length = 14176.77
Initial. Layer m6 wire length = 2430.36
Initial. Layer m7 wire length = 223.97
Initial. Layer m8 wire length = 0.00
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 359003
Initial. Via VIA0AX count = 7699
Initial. Via VIA1A count = 155675
Initial. Via VIA2A count = 180512
Initial. Via VIA3C_32 count = 12910
Initial. Via VIA4A count = 1870
Initial. Via VIA5B count = 329
Initial. Via VIA6A44 count = 8
Initial. Via VIA7F count = 0
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  196  Proc 1199 
phase1. Routing result:
phase1. Both Dirs: Overflow =    94 Max = 1 GRCs =   203 (0.02%)
phase1. H routing: Overflow =    69 Max = 1 (GRCs =  1) GRCs =   148 (0.03%)
phase1. V routing: Overflow =    25 Max = 0 (GRCs = 55) GRCs =    55 (0.01%)
phase1. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m1         Overflow =    25 Max = 0 (GRCs = 55) GRCs =    55 (0.01%)
phase1. m2         Overflow =    69 Max = 1 (GRCs =  1) GRCs =   148 (0.03%)
phase1. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 549481.75
phase1. Layer m0 wire length = 0.00
phase1. Layer m1 wire length = 151.02
phase1. Layer m2 wire length = 182847.19
phase1. Layer m3 wire length = 247442.84
phase1. Layer m4 wire length = 98223.65
phase1. Layer m5 wire length = 17535.79
phase1. Layer m6 wire length = 3057.29
phase1. Layer m7 wire length = 223.97
phase1. Layer m8 wire length = 0.00
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 367612
phase1. Via VIA0AX count = 7613
phase1. Via VIA1A count = 155539
phase1. Via VIA2A count = 182273
phase1. Via VIA3C_32 count = 19221
phase1. Via VIA4A count = 2571
phase1. Via VIA5B count = 387
phase1. Via VIA6A44 count = 8
phase1. Via VIA7F count = 0
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  186  Alloctr  196  Proc 1199 
phase2. Routing result:
phase2. Both Dirs: Overflow =    44 Max = 1 GRCs =    62 (0.01%)
phase2. H routing: Overflow =    38 Max = 1 (GRCs =  1) GRCs =    56 (0.01%)
phase2. V routing: Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase2. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. m2         Overflow =    38 Max = 1 (GRCs =  1) GRCs =    56 (0.01%)
phase2. m3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 549491.06
phase2. Layer m0 wire length = 0.00
phase2. Layer m1 wire length = 151.02
phase2. Layer m2 wire length = 182445.95
phase2. Layer m3 wire length = 247437.65
phase2. Layer m4 wire length = 98616.43
phase2. Layer m5 wire length = 17558.74
phase2. Layer m6 wire length = 3057.29
phase2. Layer m7 wire length = 223.97
phase2. Layer m8 wire length = 0.00
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 367763
phase2. Via VIA0AX count = 7613
phase2. Via VIA1A count = 155538
phase2. Via VIA2A count = 182296
phase2. Via VIA3C_32 count = 19342
phase2. Via VIA4A count = 2579
phase2. Via VIA5B count = 387
phase2. Via VIA6A44 count = 8
phase2. Via VIA7F count = 0
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  186  Alloctr  196  Proc 1199 
phase3. Routing result:
phase3. Both Dirs: Overflow =    34 Max = 1 GRCs =    49 (0.00%)
phase3. H routing: Overflow =    30 Max = 0 (GRCs = 45) GRCs =    45 (0.01%)
phase3. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. m2         Overflow =    30 Max = 0 (GRCs = 45) GRCs =    45 (0.01%)
phase3. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 549496.00
phase3. Layer m0 wire length = 0.00
phase3. Layer m1 wire length = 151.02
phase3. Layer m2 wire length = 182435.25
phase3. Layer m3 wire length = 247394.01
phase3. Layer m4 wire length = 98630.26
phase3. Layer m5 wire length = 17604.19
phase3. Layer m6 wire length = 3057.29
phase3. Layer m7 wire length = 223.97
phase3. Layer m8 wire length = 0.00
phase3. Layer m9 wire length = 0.00
phase3. Layer tm1 wire length = 0.00
phase3. Layer c4 wire length = 0.00
phase3. Total Number of Contacts = 367794
phase3. Via VIA0AX count = 7612
phase3. Via VIA1A count = 155538
phase3. Via VIA2A count = 182306
phase3. Via VIA3C_32 count = 19354
phase3. Via VIA4A count = 2589
phase3. Via VIA5B count = 387
phase3. Via VIA6A44 count = 8
phase3. Via VIA7F count = 0
phase3. Via VIA8A count = 0
phase3. Via VIA9A count = 0
phase3. Via TV1A count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:21 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[End of Whole Chip Routing] Stage (MB): Used   85  Alloctr   92  Proc  249 
[End of Whole Chip Routing] Total (MB): Used  186  Alloctr  196  Proc 1199 

Congestion utilization per direction:
Average vertical track utilization   =  6.23 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  8.97 %
Peak    horizontal track utilization = 81.25 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -28  Alloctr  -33  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  195  Proc 1199 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:21 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[GR: Done] Stage (MB): Used   90  Alloctr   91  Proc  249 
[GR: Done] Total (MB): Used  191  Alloctr  195  Proc 1199 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:24 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[End of Global Routing] Stage (MB): Used   34  Alloctr   33  Proc  249 
[End of Global Routing] Total (MB): Used  134  Alloctr  137  Proc 1199 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


        There were 0 out of 159665 pins with no spots.


[Track Assign: Read routes] Elapsed real time: 0:00:07 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Track Assign: Read routes] Stage (MB): Used   48  Alloctr   48  Proc    0 
[Track Assign: Read routes] Total (MB): Used  183  Alloctr  185  Proc 1199 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

Assign Vertical partitions, iteration 0
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

Number of wires with overlap after iteration 0 = 151147 of 503991


[Track Assign: Iteration 0] Elapsed real time: 0:00:30 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Track Assign: Iteration 0] Stage (MB): Used   51  Alloctr   54  Proc    6 
[Track Assign: Iteration 0] Total (MB): Used  186  Alloctr  191  Proc 1205 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

Assign Vertical partitions, iteration 1
Routed partition 1/13      
Routed partition 2/13      
Routed partition 3/13      
Routed partition 4/13      
Routed partition 5/13      
Routed partition 6/13      
Routed partition 7/13      
Routed partition 8/13      
Routed partition 9/13      
Routed partition 10/13     
Routed partition 11/13     
Routed partition 12/13     
Routed partition 13/13     

[Track Assign: Iteration 1] Elapsed real time: 0:01:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:01:01 total=0:01:01
[Track Assign: Iteration 1] Stage (MB): Used   51  Alloctr   54  Proc    6 
[Track Assign: Iteration 1] Total (MB): Used  186  Alloctr  191  Proc 1205 

Number of wires with overlap after iteration 1 = 48401 of 360395


Wire length and via report:
---------------------------
Number of m0 wires: 52           VCNAX: 0
Number of m1 wires: 39287                VIA0AX: 8095
Number of m2 wires: 187560               VIA1A: 157594
Number of m3 wires: 117167               VIA2A: 190937
Number of m4 wires: 14129                VIA3C_32: 24964
Number of m5 wires: 1901                 VIA4A: 3305
Number of m6 wires: 290                  VIA5B: 481
Number of m7 wires: 9            VIA6A44: 10
Number of m8 wires: 0            VIA7F: 0
Number of m9 wires: 0            VIA8A: 0
Number of tm1 wires: 0           VIA9A: 0
Number of c4 wires: 0            TV1A: 0
Total number of wires: 360395            vias: 385386

Total m0 wire length: 5.0
Total m1 wire length: 2987.9
Total m2 wire length: 181554.7
Total m3 wire length: 241969.9
Total m4 wire length: 104176.9
Total m5 wire length: 18925.2
Total m6 wire length: 3547.1
Total m7 wire length: 224.2
Total m8 wire length: 0.0
Total m9 wire length: 0.0
Total tm1 wire length: 0.0
Total c4 wire length: 0.0
Total wire length: 553390.9

Longest m0 wire length: 0.2
Longest m1 wire length: 0.5
Longest m2 wire length: 107.9
Longest m3 wire length: 109.2
Longest m4 wire length: 113.5
Longest m5 wire length: 115.2
Longest m6 wire length: 91.3
Longest m7 wire length: 52.7
Longest m8 wire length: 0.0
Longest m9 wire length: 0.0
Longest tm1 wire length: 0.0
Longest c4 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:01:06 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:05 total=0:01:05
[Track Assign: Done] Stage (MB): Used   38  Alloctr   39  Proc    6 
[Track Assign: Done] Total (MB): Used  173  Alloctr  176  Proc 1205 
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Router separate process finished successfully.

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer gcn. (RCEX-018)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer m1 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 4 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC1' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'SNPS_LOGIC0' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'clk' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Warning: Net 'check_ecc_alu0/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/-10/-10. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
Warning: Layer "vcn" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.044 0.04 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: End rc update.

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Using CCS timing info. (TIM-025)




Information: The design has 2482 physical cells. (PSYN-105)
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer m1 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.044 0.04 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Done with auto pattern creation
Successfully removed route by type

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : medium
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : Yes
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
POPT:  Skip initial placement               : Yes
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Information: Using 4 cores for placement. (OPT-1505)

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fdkex'




Information: The design has 2482 physical cells. (PSYN-105)
Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ps' 
Information: Design Library and main library timing units are matched - 0.001 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: Layer m0 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer m1 is ignored for resistance and capacitance computation. (RCEX-019)
Warning: Inconsistent library data found for layer m6. (RCEX-018)
Warning: Inconsistent library data found for layer m8. (RCEX-018)
Information: Layer m9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer tm1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer c4 is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer m0 : 0.16 0.16 (RCEX-011)
Information: Library Derived Res for layer m0 : 0.11 0.1 (RCEX-011)
Information: Library Derived Cap for layer m1 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m1 : 0.056 0.052 (RCEX-011)
Information: Library Derived Cap for layer m2 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m2 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m3 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m3 : 0.064 0.059 (RCEX-011)
Information: Library Derived Cap for layer m4 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m4 : 0.05 0.046 (RCEX-011)
Information: Library Derived Cap for layer m5 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m5 : 0.062 0.057 (RCEX-011)
Information: Library Derived Cap for layer m6 : 0.21 0.21 (RCEX-011)
Information: Library Derived Res for layer m6 : 0.013 0.012 (RCEX-011)
Information: Library Derived Cap for layer m7 : 0.2 0.2 (RCEX-011)
Information: Library Derived Res for layer m7 : 0.006 0.0055 (RCEX-011)
Information: Library Derived Cap for layer m8 : 0.19 0.19 (RCEX-011)
Information: Library Derived Res for layer m8 : 0.001 0.00095 (RCEX-011)
Information: Library Derived Cap for layer m9 : 0.33 0.33 (RCEX-011)
Information: Library Derived Res for layer m9 : 2.9e-05 2.7e-05 (RCEX-011)
Information: Library Derived Cap for layer tm1 : 0.51 0.51 (RCEX-011)
Information: Library Derived Res for layer tm1 : 6.5e-07 5.8e-07 (RCEX-011)
Information: Library Derived Cap for layer c4 : 0.7 0.7 (RCEX-011)
Information: Library Derived Res for layer c4 : 0 0 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Horizontal Res : 0.031 0.029 (RCEX-011)
Information: Library Derived Vertical Cap : 0.2 0.2 (RCEX-011)
Information: Library Derived Vertical Res : 0.044 0.04 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.041 0.038 (RCEX-011)
Information: Updating database...

 Start Scan Chain Re-Ordering
  number of valid scan chains :  19
  number of failed scan chains:  0

  Wire Length Before Ordering 143133
    Single-directional repartitioning (horizontal) is employed.
  Wire Length After Ordering 33633
  Routing Scan Chains
 Complete Scan Chain Re-Ordering.
                  Incremental high fanout optimization starts
=============================================================

 Collecting Buffer Trees ... Found 0

               Incremental high fanout optimization completes
=============================================================

  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : m7
    Derived Maximum Upper Layer   : m8
  ------------------------------------------
  Total 3 nets to be assigned.
Information: Updating design information... (UID-85)
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Total 3 nets assigned with min/max constraint.
  Total 3 nets assigned with min/max constraint by tool.




Information: The design has 2482 physical cells. (PSYN-105)

  Design  WNS: 1190.88  TNS: 19388470.00  Number of Violating Paths: 35333

  Nets with DRC Violations: 24
  Total moveable cell area: 21017.2
  Total fixed cell area: 13.4
  Total physical cell area: 21030.6
  Core area: (0 0 302400 303240)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:49   21030.6   1190.88 19615350.0   15400.2                          
    0:00:51   21036.0   1190.88 19613118.0   11247.1                          


  Beginning Phase 1 Design Rule Fixing  (min_capacitance)  (max_fanout)  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:51   21036.0   1190.88 19613118.0   11247.1                          
    0:00:52   21036.6   1190.88 19493874.0   11206.1                          


  Beginning Phase 2 Design Rule Fixing  (max_fanout)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:52   21036.6   1190.88 19493874.0   11206.1                          

  Optimization Complete
  ---------------------
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:54   21036.6   1190.88 19493874.0   13368.1                          
    0:00:57   21047.9    979.48 18644922.0   13366.1 fifo2/clk_gate_data_mem_reg_29__3_latch/en
    0:01:00   21069.8    861.27 18276850.0   13252.1 fifo1/data_mem_reg_4__39_/ss
    0:01:04   21100.5    795.95 17398028.0   13107.1 fifo0/data_mem_reg_31__52_/ssb
    0:01:08   21121.0    791.33 16588767.0   12979.1 fifo0/data_mem_reg_31__48_/ssb
    0:01:10   21144.8    791.33 16294506.0   12818.1 fifo1/data_mem_reg_12__43_/ss
    0:01:13   21166.4    791.33 16162257.0   12641.1 fifo2/data_mem_reg_24__85_/ss
    0:01:16   21184.2    791.33 15885966.0   12495.0 init_mask_in0_seed6_reg_98_/ss
    0:01:19   21206.8    736.82 15748845.0   12326.0 test_so6                 
    0:01:21   21222.0    672.43 15738410.0   12328.4 fifo2/data_rd_reg_134_/d 
    0:01:22   21242.7    672.43 15735268.0   12337.7 gen_ecc_alu0_ecc_reg_5_/d
    0:01:24   21263.7    672.43 15732714.0   12340.8 fifo2/data_rd_reg_75_/d  
    0:01:25   21280.5    672.43 15726036.0   12349.5 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d
    0:01:27   21297.0    672.43 15723838.0   12357.8 gen_ecc_alu0_ecc_reg_1_/d
    0:01:28   21310.6    672.43 15718251.0   12359.1 fifo2/data_rd_reg_55_/d  
    0:01:30   21323.2    672.43 15719235.0   12371.9 gen_ecc_alu0_ecc_reg_1_/d
    0:01:31   21341.7    672.43 15716989.0   12379.9 check_ecc_in0_gen_ecc_in0_ecc_reg_4_/d
    0:01:33   21355.1    672.43 15715964.0   12381.3 fifo2/data_rd_reg_68_/d  
    0:01:34   21366.5    672.43 15708652.0   12383.2 check_ecc_in1_secded_in0_data_tmp_reg_24_/d
    0:01:36   21375.7    672.43 15707770.0   12387.3 fifo1/data_rd_reg_33_/d  
    0:01:38   21391.6    672.43 15707010.0   12401.5 gen_ecc_alu0_ecc_reg_2_/d
    0:01:39   21408.2    672.43 15703117.0   12409.0 fifo2/data_rd_reg_16_/d  
    0:01:41   21420.8    672.43 15700434.0   12413.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d
    0:01:42   21423.8    672.43 15700178.0   12411.2 check_ecc_in0_gen_ecc_in0_ecc_reg_3_/d
    0:01:44   21435.1    672.43 15698412.0   12412.9 fifo2/data_rd_reg_73_/d  
    0:01:45   21445.3    672.43 15697643.0   12412.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_3_/d
    0:01:47   21460.9    672.43 15689491.0   12396.9 fifo2/data_rd_reg_73_/d  
    0:01:49   21469.7    672.43 15688974.0   12404.3 check_ecc_alu0/gen_ecc_alu0_ecc_reg_1_/d
    0:01:50   21478.4    672.43 15687949.0   12406.2 fifo0/data_rd_reg_47_/d  
    0:01:52   21484.5    667.69 15661122.0   12406.2 test_so6                 
    0:01:53   21491.2    667.69 15660753.0   12405.9 fifo1/data_rd_reg_33_/d  
    0:01:54   21496.7    667.69 15659602.0   12402.8 fifo0/data_rd_reg_15_/d  
    0:01:55   21502.9    667.69 15659200.0   12377.0 fifo2/data_rd_reg_10_/d  
    0:01:57   21512.8    667.69 15658533.0   12378.5 fifo2/data_rd_reg_134_/d 
    0:01:58   21523.6    667.69 15657230.0   12351.7 fifo1/data_rd_reg_50_/d  
    0:01:59   21535.8    667.69 15654752.0   12353.9 fifo2/data_rd_reg_134_/d 
    0:02:01   21543.6    667.69 15653248.0   12353.9 check_ecc_in0_gen_ecc_in0_ecc_reg_3_/d
    0:02:02   21553.0    667.69 15647147.0   12354.3 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d
    0:02:05   21556.5    667.69 15633602.0   12357.1 flag_ded0                
    0:02:07   21556.2    667.69 15630832.0   12357.1 flag_ded0                
    0:02:08   21555.7    667.69 15630798.0   12357.1 flag_ded0                
    0:02:09   21555.7    667.69 15678580.0   12357.1 flag_ded0                
    0:02:10   21556.2    667.69 15675704.0   12357.1 fifo2/clk_gate_data_mem_reg_10__3_latch/en
    0:02:11   21556.5    667.69 15641963.0   12349.1 fifo0/data_mem_reg_0__16_/rb
    0:02:13   21558.0    667.69 15636655.0   12324.1 fifo2/data_mem_reg_5__125_/ss
    0:02:14   21558.7    679.41 15640968.0   12300.1 init_mask_in0_seed6_reg_98_/ss
    0:02:16   21560.3    667.69 15638011.0   12291.1 init_mask_in0_seed6_reg_107_/ss
    0:02:17   21561.8    667.69 15628442.0   12281.1 fifo0/data_mem_reg_17__71_/ss
    0:02:18   21563.5    667.69 15623666.0   12257.1 fifo2/data_mem_reg_23__99_/ss
    0:02:22   21564.4    667.69 15502259.0   12257.1 init_mask_in0_seed2_reg_26_/ss
    0:02:23   21565.1    667.69 15510849.0   12226.1 fifo2/data_mem_reg_29__4_/ss
    0:02:25   21569.5    667.69 15493602.0   12190.1 fifo2/data_mem_reg_15__76_/ss
    0:02:26   21569.6    667.69 15492910.0   12189.1 fifo2/data_mem_reg_31__63_/ssb
    0:02:27   21572.2    667.69 15477934.0   12169.1 fifo0/data_mem_reg_5__16_/ss
    0:02:29   21574.9    667.69 15468146.0   12124.1 fifo1/data_mem_reg_27__62_/ss
    0:02:29   21576.3    658.46 15467345.0   12117.1 test_so6                 
    0:02:29   21578.3    648.06 15467122.0   12117.1 check_ecc_alu0/secded_alu0_data_tmp_reg_92_/d
    0:02:30   21580.2    648.06 15463712.0   12111.9 fifo2/data_rd_reg_101_/d 
    0:02:31   21581.3    648.06 15463580.0   12111.9 fifo2/data_rd_reg_119_/d 
    0:02:32   21586.8    648.06 15463330.0   12111.9 fifo0/data_rd_reg_55_/d  
    0:02:33   21590.3    648.06 15462529.0   12111.9 check_ecc_alu0/secded_alu0_data_tmp_reg_20_/d
    0:02:33   21592.4    648.06 15462461.0   12115.9 fifo2/data_rd_reg_74_/d  
    0:02:34   21595.5    648.06 15462206.0   12115.9 fifo0/data_rd_reg_22_/d  
    0:02:35   21598.1    648.06 15455823.0   12107.9 fifo2/data_rd_reg_118_/d 
    0:02:36   21603.9    648.06 15455775.0   12104.7 fifo2/data_rd_reg_119_/d 
    0:02:36   21607.7    648.06 15454526.0   12104.7 fifo0/data_rd_reg_51_/d  
    0:02:37   21609.9    648.06 15454477.0   12112.1 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d
    0:02:38   21612.2    648.06 15453531.0   12114.2 fifo2/data_rd_reg_0_/d   
    0:02:39   21615.6    648.06 15453329.0   12114.2 fifo2/data_rd_reg_134_/d 
    0:02:39   21617.1    648.06 15453091.0   12111.5 fifo2/data_rd_reg_133_/d 
    0:02:40   21618.7    648.06 15452609.0   12111.5 fifo2/data_rd_reg_71_/d  
    0:02:41   21621.1    648.06 15452240.0   12111.5 fifo0/data_rd_reg_22_/d  
    0:02:42   21625.1    648.06 15452351.0   12111.5 fifo2/data_rd_reg_70_/d  
    0:02:42   21628.2    648.06 15450296.0   12109.5 alu_core0_tmp_add_reg_59_/d
    0:02:44   21630.5    648.06 15449637.0   12109.1 check_ecc_alu0/secded_alu0_data_tmp_reg_47_/d
    0:02:44   21633.7    648.06 15449419.0   12110.1 alu_core0_tmp_add_reg_44_/d
    0:02:45   21635.5    648.06 15449266.0   12110.1 fifo2/data_rd_reg_89_/d  
    0:02:46   21639.4    648.06 15449040.0   12112.1 fifo0/data_rd_reg_56_/d  
    0:02:47   21640.8    648.06 15448907.0   12115.1 fifo2/data_rd_reg_72_/d  
    0:02:51   21642.6    647.41 15448669.0   12115.1 fifo2/clk_gate_data_mem_reg_10__3_latch/en
    0:02:52   21642.3    647.40 15448402.0   12114.1 fifo0/data_rd_reg_15_/d  
    0:02:53   21644.5    647.40 15448251.0   12114.1 fifo0/data_rd_reg_56_/d  
    0:02:53   21647.3    647.40 15448021.0   12114.1 fifo2/data_rd_reg_68_/d  
    0:02:54   21649.6    647.40 15447814.0   12114.1 fifo2/data_rd_reg_88_/d  
    0:02:56   21653.8    647.40 15447661.0   12102.4 fifo0/data_rd_reg_51_/d  
    0:02:56   21656.0    647.40 15447032.0   12102.4 fifo2/data_rd_reg_79_/d  
    0:02:57   21658.7    647.40 15446704.0   12100.8 gen_ecc_alu0_ecc_reg_2_/d
    0:02:58   21659.5    647.40 15446265.0   12100.8 alu_core0_tmp_add_reg_47_/d
    0:02:59   21660.6    647.40 15446210.0   12100.8 fifo0/data_rd_reg_32_/d  
    0:03:00   21662.4    647.40 15446082.0   12100.8 fifo2/data_rd_reg_120_/d 
    0:03:01   21664.4    647.40 15445959.0   12100.8 fifo2/data_rd_reg_1_/d   
    0:03:02   21665.7    647.40 15445827.0   12100.8 fifo2/data_rd_reg_68_/d  
    0:03:06   21667.4    647.40 15445755.0   12100.8 fifo0/data_rd_reg_51_/d  
    0:03:08   21667.4    647.40 15445642.0   12100.8 fifo1/data_rd_reg_56_/d  
    0:03:08   21669.2    647.40 15445221.0   12102.5 gen_ecc_alu0_ecc_reg_1_/d
    0:03:09   21672.5    647.40 15444986.0   12104.4 fifo2/data_rd_reg_70_/d  
    0:03:10   21675.9    647.40 15444890.0   12104.4 fifo2/data_rd_reg_126_/d 
    0:03:11   21676.1    647.40 15444798.0   12106.5 fifo0/data_rd_reg_50_/d  
    0:03:11   21676.8    647.40 15443908.0   12106.5 check_ecc_alu0/secded_alu0_data_tmp_reg_85_/d
    0:03:12   21676.4    647.40 15443821.0   12106.7 fifo2/data_rd_reg_70_/d  
    0:03:13   21677.7    647.40 15443200.0   12106.7 check_ecc_alu0/secded_alu0_data_tmp_reg_85_/d
    0:03:14   21678.7    647.40 15442614.0   12106.8 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d
    0:03:15   21681.6    647.40 15442380.0   12106.8 fifo2/data_rd_reg_70_/d  
    0:03:15   21682.7    647.40 15442201.0   12106.8 fifo0/data_rd_reg_27_/d  
    0:03:16   21684.5    647.40 15441998.0   12106.8 fifo2/data_rd_reg_68_/d  
    0:03:17   21685.4    647.40 15441730.0   12108.5 fifo2/data_rd_reg_81_/d  
    0:03:18   21685.5    647.40 15441689.0   12108.5 fifo0/data_rd_reg_51_/d  
    0:03:19   21686.5    647.40 15441437.0   12110.9 fifo1/data_rd_reg_23_/d  
    0:03:24   21688.0    647.40 15439822.0   12110.9                          
    0:03:26   21689.2    644.64 15402291.0   12110.9                          
    0:03:27   21690.4    647.83 15396706.0   12100.9                          
    0:03:29   21695.8    645.39 15386252.0   10065.9                          
    0:03:30   21698.0    642.73 15292545.0   10064.9                          
    0:03:32   21700.5    642.73 15284655.0   10061.9                          
    0:03:34   21703.5    642.73 15198035.0   10046.9                          
    0:03:35   21706.3    642.73 15164001.0   10044.9                          
    0:03:37   21711.0    642.73 15161426.0   10036.9                          
    0:03:38   21714.6    642.73 15149197.0   10031.9                          
    0:03:39   21717.4    642.73 15124908.0   10026.9                          
    0:03:41   21722.4    646.60 15111780.0   10015.9                          
    0:03:42   21723.7    651.84 15117435.0    9993.9                          
    0:03:43   21723.4    651.86 15126012.0    9991.9                          
    0:03:45   21729.5    656.43 15116488.0    9990.9                          
    0:03:46   21734.5    642.73 15065480.0    9990.9                          
    0:03:47   21738.8    642.73 14920159.0    9990.8                          
    0:03:48   21741.0    642.73 14899588.0    9987.8                          
    0:03:49   21741.2    642.73 14881066.0    9986.8                          
    0:03:51   21744.6    642.73 14870511.0    9984.8                          
    0:03:52   21751.3    642.73 14837679.0    9983.8                          
    0:03:53   21754.2    642.73 14826770.0    9971.8                          
    0:03:54   21759.6    642.73 14800472.0    9960.8                          
    0:03:55   21762.6    642.73 14794720.0    9958.7                          
    0:03:56   21765.5    642.73 14790783.0    9955.7                          
    0:03:57   21766.9    642.73 14782354.0    9951.7                          
    0:03:58   21772.7    642.73 14764408.0    9948.7                          
    0:04:00   21776.9    642.73 14758386.0    9945.7                          
    0:04:00   21780.2    642.73 14746350.0    9945.7                          
    0:04:01   21784.3    642.73 14709236.0    9945.7                          
    0:04:02   21787.1    642.73 14704404.0    9944.7                          
    0:04:03   21791.8    642.73 14669789.0    9944.7                          
    0:04:04   21797.1    642.73 14657595.0    9943.7                          
    0:04:05   21803.7    642.73 14659284.0    9942.7                          
    0:04:06   21808.0    642.73 14573501.0    9940.7                          
    0:04:07   21811.5    914.50 14562875.0   10057.6                          
    0:04:08   21816.7    914.50 14566517.0   10043.6                          
    0:04:09   21823.1    914.50 14553500.0   10041.6                          
    0:04:10   21826.3    914.50 14542806.0   10040.6                          
    0:04:11   21830.8    914.50 14536052.0   10020.6                          
    0:04:12   21839.5    914.50 14482128.0   10025.7                          
    0:04:13   21845.5    914.50 14466471.0   10024.7                          
    0:04:14   21851.1    914.50 14446894.0   10023.7                          
    0:04:15   21854.8    914.50 14431288.0   10024.7                          
    0:04:16   21857.5    914.50 14418390.0   10012.7                          
    0:04:17   21860.8    914.50 14398555.0   10011.7                          
    0:04:18   21868.0    914.50 14371536.0   10011.7                          
    0:04:19   21873.9    841.64 14264962.0   10010.7                          
    0:04:20   21877.6    841.64 14233957.0   10009.7                          
    0:04:21   21883.0    841.64 14217172.0   10007.7                          
    0:04:22   21885.4    840.69 14207332.0   10002.7                          
    0:04:23   21889.3    819.51 14017440.0   10000.7                          
    0:04:24   21892.5    819.51 14003774.0   10000.7                          
    0:04:24   21896.6    819.51 13955517.0    9986.7                          
    0:04:25   21896.8    819.51 13962492.0    9981.7                          
    0:04:25   21896.7    819.51 13968364.0    9981.7                          
    0:04:26   21897.5    819.51 13967010.0    9981.7                          
    0:04:27   21897.5    819.51 13967015.0    9980.7                          
    0:04:27   21897.7    819.51 13966742.0    9980.7                          
    0:04:28   21897.3    819.51 13966768.0    9980.7                          
    0:04:28   21898.6    819.51 13966820.0    9980.7                          
    0:04:29   21898.1    819.51 13966281.0    9982.2                          
    0:04:30   21898.0    819.51 13966169.0    9979.9                          
    0:04:30   21897.7    819.51 13966021.0    9978.9                          
    0:04:31   21897.2    819.51 13965392.0    9978.9                          
    0:04:31   21897.2    819.51 13965514.0    9963.9                          
    0:04:32   21896.7    819.51 13965470.0    9962.9                          
    0:04:32   21896.3    819.51 13964924.0    9961.9                          
    0:04:33   21895.6    819.51 13964614.0    9961.9                          
    0:04:34   21897.9    819.51 13964192.0    9961.9                          
    0:04:34   21897.4    819.51 13964206.0    9961.9                          
    0:04:35   21896.7    819.51 13964251.0    9961.9                          
    0:04:36   21896.3    819.51 13964121.0    9961.6                          
    0:04:36   21896.2    819.51 13963676.0    9961.6                          
    0:04:37   21896.9    819.51 13963273.0    9961.6                          
    0:04:38   21897.2    819.51 13962138.0    9961.6                          
    0:04:38   21896.4    819.51 13962051.0    9961.6                          
    0:04:39   21895.9    819.51 13962001.0    9961.6                          
    0:04:39   21895.6    819.51 13961948.0    9961.6                          
    0:04:40   21895.6    819.51 13961595.0    9961.6                          
    0:04:41   21895.3    819.51 13961239.0    9960.6                          
    0:04:42   21895.5    819.51 13960922.0    9960.6                          
    0:04:42   21894.5    819.51 13960773.0    9960.6                          
    0:04:43   21893.7    819.51 13960686.0    9960.6                          
    0:04:43   21893.3    819.51 13960691.0    9960.6                          
    0:04:44   21893.6    819.51 13960644.0    9959.5                          
    0:04:45   21893.6    819.51 13960244.0    9959.5                          
    0:04:46   21894.0    819.51 13959767.0    9959.5                          
    0:04:46   21894.0    819.51 13960099.0    9956.5                          
    0:04:47   21899.2    819.51 13958904.0    9956.5                          
    0:04:47   21898.8    819.51 13958821.0    9956.5                          
    0:04:48   21898.8    819.51 13958052.0    9956.5                          
    0:04:48   21898.3    819.51 13958147.0    9951.5                          
    0:04:49   21898.0    819.51 13958112.0    9951.5                          
    0:04:50   21897.8    819.51 13957823.0    9951.5                          
    0:04:51   21898.6    819.51 13954530.0    9951.5                          
    0:04:51   21897.7    819.51 13954250.0    9951.5                          
    0:04:52   21898.0    819.51 13953421.0    9951.5                          
    0:04:52   21897.3    819.51 13953257.0    9950.5                          
    0:04:53   21897.0    819.51 13952915.0    9950.5                          
    0:04:54   21896.9    819.51 13952671.0    9950.5                          
    0:04:54   21895.7    819.51 13952429.0    9950.5                          
    0:04:55   21894.5    819.51 13952180.0    9950.5                          
    0:04:55   21894.1    819.51 13952009.0    9950.5                          
    0:04:56   21893.7    819.51 13951904.0    9950.5                          
    0:04:56   21893.4    819.51 13950984.0    9950.5                          
    0:04:57   21893.0    819.51 13951185.0    9933.5                          
    0:04:57   21892.7    819.51 13950519.0    9933.5                          
    0:04:58   21894.8    819.51 13949423.0    9933.5                          
    0:04:59   21894.5    819.51 13949238.0    9932.5                          
    0:04:59   21894.1    819.51 13949121.0    9932.5                          
    0:05:00   21893.7    819.51 13949023.0    9931.5                          
    0:05:01   21893.4    819.51 13949084.0    9931.5                          
    0:05:01   21892.1    819.51 13948910.0    9931.5                          
    0:05:01   21891.8    819.51 13947410.0    9925.5                          
    0:05:02   21891.6    819.51 13947375.0    9925.5                          
    0:05:02   21895.8    819.51 13946870.0    9925.5                          
    0:05:03   21895.4    819.51 13946620.0    9925.5                          
    0:05:03   21894.6    819.51 13946659.0    9925.5                          
    0:05:04   21894.7    819.51 13944129.0    9925.5                          
    0:05:05   21893.9    819.51 13944076.0    9925.5                          
    0:05:05   21893.7    819.51 13943657.0    9925.5                          
    0:05:06   21894.6    819.51 13941381.0    9925.5                          
    0:05:06   21896.0    819.51 13940089.0    9925.5                          
    0:05:07   21900.8    819.51 13939156.0    9925.5                          
    0:05:07   21900.2    819.51 13938920.0    9928.5                          
    0:05:08   21900.7    819.51 13938369.0    9929.5                          
    0:05:08   21903.9    819.51 13937607.0    9929.5                          
    0:05:09   21902.9    819.51 13935359.0    9929.5                          
    0:05:09   21901.2    819.51 13935288.0    9928.5                          
    0:05:09   21900.9    819.51 13935058.0    9928.5                          
    0:05:10   21901.9    819.51 13932808.0    9928.5                          
    0:05:10   21901.6    819.51 13932281.0    9928.5                          
    0:05:11   21901.5    819.51 13930342.0    9928.5                          
    0:05:12   21904.3    819.51 13929897.0    9928.5                          
    0:05:12   21904.7    819.51 13928692.0    9928.5                          
    0:05:13   21905.2    819.51 13928115.0    9927.5                          
    0:05:14   21907.5    819.51 13926180.0    9927.5                          
    0:05:14   21908.8    819.51 13924180.0    9927.1                          
    0:05:15   21909.8    819.51 13922708.0    9930.4                          
    0:05:15   21921.2    819.51 13865471.0    9930.4                          
    0:05:17   21920.6    819.51 13863356.0    9930.4                          
    0:05:17   21911.0    819.51 13862976.0    9930.4                          
    0:05:18   21900.1    819.51 13861423.0    9930.4                          
    0:05:19   21898.3    819.51 13874707.0    9930.3                          
    0:05:20   21895.5    819.51 13930073.0    9932.3                          
    0:05:21   21890.3    808.14 14131034.0    9941.3                          
    0:05:21   21879.7    808.14 14131295.0    9941.3                          
    0:05:22   21869.7    808.14 14133693.0    9941.3                          
    0:05:23   21867.0    808.14 14133332.0    9941.3                          
    0:05:23   21860.3    808.14 14148755.0    9941.3                          
    0:05:24   21853.4    808.14 14178939.0    9943.3                          
    0:05:25   21841.5    808.14 14182309.0    9943.3                          
    0:05:26   21837.0    808.14 14189506.0    9944.3                          
    0:05:27   21829.6    808.14 14202209.0    9950.3                          
    0:05:28   21819.8    808.14 14204750.0    9960.3                          
    0:05:29   21816.5    808.14 14203081.0    9969.3                          
    0:05:30   21815.5    808.14 14203019.0    9969.3                          
    0:05:30   21815.5    808.14 14203019.0    9969.3                          
    0:05:30   21815.5    808.14 14203019.0    9969.3                          
    0:05:31   21815.5    808.14 14203019.0    9969.3                          
    0:05:32   21799.6    808.14 14200749.0    9969.4                          
    0:05:32   21799.6    808.14 14200749.0    9969.4                          
    0:05:32   21786.2    808.14 14204868.0    9969.4                          
    0:05:32   21786.2    808.14 14204868.0    9969.4                          
    0:05:32   21786.4    737.13 14145093.0    9845.4                          

  Optimization Complete
  ---------------------

  Design  WNS: 737.13  TNS: 14140526.00  Number of Violating Paths: 34583

  Nets with DRC Violations: 72
  Total moveable cell area: 21773.0
  Total fixed cell area: 13.4
  Total physical cell area: 21786.4
  Core area: (0 0 302400 303240)


  No hold constraints





Information: The design has 2482 physical cells. (PSYN-105)

  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Updating database...
Information: Using zrt router.
Placer sets zrt_max_parallel_computations to 1
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    4  Alloctr    4  Proc  826 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m2
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:05 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used  106  Alloctr  109  Proc  135 
[End of Read DB] Total (MB): Used  111  Alloctr  114  Proc  962 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   35  Alloctr   35  Proc   16 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  150  Proc  978 
Net statistics:
Total number of nets     = 35914
Number of nets to route  = 35854
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-medium = 9
60 nets are fully connected,
 of which 60 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   16  Alloctr   15  Proc   16 
[End of Build All Nets] Total (MB): Used  162  Alloctr  166  Proc  994 
Average gCell capacity  0.00     on layer (1)    m0
Average gCell capacity  4.51     on layer (2)    m1
Average gCell capacity  5.29     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.65     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    9  Proc   19 
[End of Build Congestion map] Total (MB): Used  161  Alloctr  176  Proc 1014 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   50  Alloctr   61  Proc   52 
[End of Build Data] Total (MB): Used  161  Alloctr  176  Proc 1014 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc   56 
[End of Blocked Pin Detection] Total (MB): Used  162  Alloctr  176  Proc 1071 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   34  Alloctr   30  Proc  140 
[End of Initial Routing] Total (MB): Used  196  Alloctr  206  Proc 1211 
Initial. Routing result:
Initial. Both Dirs: Overflow =  7302 Max = 4 GRCs =  8149 (0.71%)
Initial. H routing: Overflow =  6586 Max = 4 (GRCs =  6) GRCs =  7429 (1.29%)
Initial. V routing: Overflow =   715 Max = 2 (GRCs = 29) GRCs =   720 (0.12%)
Initial. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m1         Overflow =    25 Max = 0 (GRCs = 54) GRCs =    54 (0.01%)
Initial. m2         Overflow =  6569 Max = 4 (GRCs =  6) GRCs =  7412 (1.28%)
Initial. m3         Overflow =   690 Max = 2 (GRCs = 29) GRCs =   666 (0.12%)
Initial. m4         Overflow =    17 Max = 1 (GRCs = 17) GRCs =    17 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 465759.54
Initial. Layer m0 wire length = 0.00
Initial. Layer m1 wire length = 132.17
Initial. Layer m2 wire length = 191228.23
Initial. Layer m3 wire length = 211679.22
Initial. Layer m4 wire length = 52679.08
Initial. Layer m5 wire length = 7853.67
Initial. Layer m6 wire length = 1220.91
Initial. Layer m7 wire length = 700.30
Initial. Layer m8 wire length = 265.95
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 356633
Initial. Via VIA0AX count = 8655
Initial. Via VIA1A count = 157236
Initial. Via VIA2A count = 179895
Initial. Via VIA3C_32 count = 9146
Initial. Via VIA4A count = 1318
Initial. Via VIA5B count = 343
Initial. Via VIA6A44 count = 22
Initial. Via VIA7F count = 18
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:02 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Phase1 Routing] Total (MB): Used  197  Alloctr  207  Proc 1211 
phase1. Routing result:
phase1. Both Dirs: Overflow =   452 Max = 4 GRCs =   610 (0.05%)
phase1. H routing: Overflow =   427 Max = 4 (GRCs =  2) GRCs =   556 (0.10%)
phase1. V routing: Overflow =    25 Max = 0 (GRCs = 54) GRCs =    54 (0.01%)
phase1. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m1         Overflow =    25 Max = 0 (GRCs = 54) GRCs =    54 (0.01%)
phase1. m2         Overflow =   427 Max = 4 (GRCs =  2) GRCs =   556 (0.10%)
phase1. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 466930.08
phase1. Layer m0 wire length = 0.00
phase1. Layer m1 wire length = 133.14
phase1. Layer m2 wire length = 172770.59
phase1. Layer m3 wire length = 210356.39
phase1. Layer m4 wire length = 70237.02
phase1. Layer m5 wire length = 10569.18
phase1. Layer m6 wire length = 1897.50
phase1. Layer m7 wire length = 700.30
phase1. Layer m8 wire length = 265.95
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 364711
phase1. Via VIA0AX count = 8473
phase1. Via VIA1A count = 157015
phase1. Via VIA2A count = 182514
phase1. Via VIA3C_32 count = 14310
phase1. Via VIA4A count = 1935
phase1. Via VIA5B count = 424
phase1. Via VIA6A44 count = 22
phase1. Via VIA7F count = 18
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  196  Alloctr  207  Proc 1211 
phase2. Routing result:
phase2. Both Dirs: Overflow =   424 Max = 4 GRCs =   401 (0.03%)
phase2. H routing: Overflow =   419 Max = 4 (GRCs =  2) GRCs =   396 (0.07%)
phase2. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
phase2. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
phase2. m2         Overflow =   419 Max = 4 (GRCs =  2) GRCs =   396 (0.07%)
phase2. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 466969.95
phase2. Layer m0 wire length = 0.00
phase2. Layer m1 wire length = 133.45
phase2. Layer m2 wire length = 172015.00
phase2. Layer m3 wire length = 210368.14
phase2. Layer m4 wire length = 70893.93
phase2. Layer m5 wire length = 10599.02
phase2. Layer m6 wire length = 1994.16
phase2. Layer m7 wire length = 700.30
phase2. Layer m8 wire length = 265.95
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 365132
phase2. Via VIA0AX count = 8469
phase2. Via VIA1A count = 157014
phase2. Via VIA2A count = 182660
phase2. Via VIA3C_32 count = 14570
phase2. Via VIA4A count = 1947
phase2. Via VIA5B count = 432
phase2. Via VIA6A44 count = 22
phase2. Via VIA7F count = 18
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:21 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:21 total=0:00:21
[End of Whole Chip Routing] Stage (MB): Used   85  Alloctr   92  Proc  249 
[End of Whole Chip Routing] Total (MB): Used  196  Alloctr  207  Proc 1211 

Congestion utilization per direction:
Average vertical track utilization   =  5.31 %
Peak    vertical track utilization   = 73.68 %
Average horizontal track utilization =  7.88 %
Peak    horizontal track utilization = 86.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -28  Alloctr  -33  Proc    0 
[GR: Done] Total (MB): Used  201  Alloctr  206  Proc 1211 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:27 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[GR: Done] Stage (MB): Used  196  Alloctr  201  Proc  384 
[GR: Done] Total (MB): Used  201  Alloctr  206  Proc 1211 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:28 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[End of Global Routing] Stage (MB): Used    3  Alloctr    4  Proc  384 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc 1211 
Router separate process finished successfully.
Placer recovers zrt_max_parallel_computations to 0
100% done.
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
50%...60%...70%...80%...90%...100% done.
Information: Using zrt router.
Placer sets zrt_max_parallel_computations to 1
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    4  Alloctr    4  Proc  826 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m2
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:05 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Read DB] Stage (MB): Used  106  Alloctr  109  Proc  135 
[End of Read DB] Total (MB): Used  111  Alloctr  114  Proc  962 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   35  Alloctr   35  Proc   16 
[End of Build Tech Data] Total (MB): Used  146  Alloctr  150  Proc  978 
Net statistics:
Total number of nets     = 35914
Number of nets to route  = 21944
Number of nets with min-layer-mode soft = 6
Number of nets with min-layer-mode soft-cost-medium = 6
60 nets are fully connected,
 of which 60 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   14  Alloctr   13  Proc   14 
[End of Build All Nets] Total (MB): Used  160  Alloctr  164  Proc  992 
Average gCell capacity  0.00     on layer (1)    m0
Average gCell capacity  4.51     on layer (2)    m1
Average gCell capacity  5.29     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.65     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used   -1  Alloctr    9  Proc   19 
[End of Build Congestion map] Total (MB): Used  159  Alloctr  173  Proc 1012 
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Build Data] Stage (MB): Used   48  Alloctr   59  Proc   50 
[End of Build Data] Total (MB): Used  159  Alloctr  173  Proc 1012 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc   55 
[End of Blocked Pin Detection] Total (MB): Used  160  Alloctr  173  Proc 1068 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:08 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[End of Initial Routing] Stage (MB): Used   26  Alloctr   22  Proc  132 
[End of Initial Routing] Total (MB): Used  186  Alloctr  196  Proc 1200 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2801 Max = 5 GRCs =  3506 (0.30%)
Initial. H routing: Overflow =  2516 Max = 5 (GRCs =  1) GRCs =  3202 (0.55%)
Initial. V routing: Overflow =   284 Max = 2 (GRCs =  8) GRCs =   304 (0.05%)
Initial. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m1         Overflow =    25 Max = 0 (GRCs = 52) GRCs =    52 (0.01%)
Initial. m2         Overflow =  2516 Max = 5 (GRCs =  1) GRCs =  3202 (0.55%)
Initial. m3         Overflow =   259 Max = 2 (GRCs =  8) GRCs =   252 (0.04%)
Initial. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 353494.05
Initial. Layer m0 wire length = 0.00
Initial. Layer m1 wire length = 125.30
Initial. Layer m2 wire length = 168231.06
Initial. Layer m3 wire length = 161024.21
Initial. Layer m4 wire length = 20796.38
Initial. Layer m5 wire length = 1717.52
Initial. Layer m6 wire length = 953.50
Initial. Layer m7 wire length = 467.51
Initial. Layer m8 wire length = 178.56
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 252344
Initial. Via VIA0AX count = 7219
Initial. Via VIA1A count = 111405
Initial. Via VIA2A count = 128980
Initial. Via VIA3C_32 count = 4029
Initial. Via VIA4A count = 446
Initial. Via VIA5B count = 237
Initial. Via VIA6A44 count = 16
Initial. Via VIA7F count = 12
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  186  Alloctr  197  Proc 1200 
phase1. Routing result:
phase1. Both Dirs: Overflow =   160 Max = 3 GRCs =   250 (0.02%)
phase1. H routing: Overflow =   135 Max = 3 (GRCs =  2) GRCs =   198 (0.03%)
phase1. V routing: Overflow =    25 Max = 0 (GRCs = 52) GRCs =    52 (0.01%)
phase1. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m1         Overflow =    25 Max = 0 (GRCs = 52) GRCs =    52 (0.01%)
phase1. m2         Overflow =   135 Max = 3 (GRCs =  2) GRCs =   198 (0.03%)
phase1. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 353981.78
phase1. Layer m0 wire length = 0.00
phase1. Layer m1 wire length = 124.90
phase1. Layer m2 wire length = 159386.64
phase1. Layer m3 wire length = 160971.83
phase1. Layer m4 wire length = 29392.60
phase1. Layer m5 wire length = 2497.87
phase1. Layer m6 wire length = 961.86
phase1. Layer m7 wire length = 467.51
phase1. Layer m8 wire length = 178.56
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 255798
phase1. Via VIA0AX count = 7145
phase1. Via VIA1A count = 111329
phase1. Via VIA2A count = 130522
phase1. Via VIA3C_32 count = 5952
phase1. Via VIA4A count = 581
phase1. Via VIA5B count = 241
phase1. Via VIA6A44 count = 16
phase1. Via VIA7F count = 12
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  185  Alloctr  196  Proc 1200 
phase2. Routing result:
phase2. Both Dirs: Overflow =   157 Max = 3 GRCs =   160 (0.01%)
phase2. H routing: Overflow =   153 Max = 3 (GRCs =  1) GRCs =   155 (0.03%)
phase2. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
phase2. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.00%)
phase2. m2         Overflow =   153 Max = 3 (GRCs =  1) GRCs =   155 (0.03%)
phase2. m3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 354005.43
phase2. Layer m0 wire length = 0.00
phase2. Layer m1 wire length = 124.90
phase2. Layer m2 wire length = 158735.27
phase2. Layer m3 wire length = 160950.46
phase2. Layer m4 wire length = 30019.40
phase2. Layer m5 wire length = 2567.46
phase2. Layer m6 wire length = 961.86
phase2. Layer m7 wire length = 467.51
phase2. Layer m8 wire length = 178.56
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 255905
phase2. Via VIA0AX count = 7139
phase2. Via VIA1A count = 111328
phase2. Via VIA2A count = 130547
phase2. Via VIA3C_32 count = 6035
phase2. Via VIA4A count = 587
phase2. Via VIA5B count = 241
phase2. Via VIA6A44 count = 16
phase2. Via VIA7F count = 12
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:19 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:17 total=0:00:19
[End of Whole Chip Routing] Stage (MB): Used   74  Alloctr   81  Proc  238 
[End of Whole Chip Routing] Total (MB): Used  185  Alloctr  196  Proc 1200 

Congestion utilization per direction:
Average vertical track utilization   =  3.91 %
Peak    vertical track utilization   = 62.50 %
Average horizontal track utilization =  5.96 %
Peak    horizontal track utilization = 78.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -27  Alloctr  -33  Proc    0 
[GR: Done] Total (MB): Used  190  Alloctr  195  Proc 1200 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:24 
[GR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:22 total=0:00:24
[GR: Done] Stage (MB): Used  185  Alloctr  190  Proc  373 
[GR: Done] Total (MB): Used  190  Alloctr  195  Proc 1200 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:26 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:23 total=0:00:25
[End of Global Routing] Stage (MB): Used    3  Alloctr    4  Proc  373 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc 1200 
Router separate process finished successfully.
Placer recovers zrt_max_parallel_computations to 0
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Updating database...
Information: Using zrt router.
Placer sets zrt_max_parallel_computations to 1
Running router in separate process ...
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/ln/d04_ln_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/nn/d04_nn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/wn/d04_wn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0_misc/fram/yn/d04_yn_misc_tapcore2h (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn_misc_tapcore2h)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/ln/d04_ln (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_ln)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/nn/d04_nn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_nn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/wn/d04_wn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_wn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /nfs/site/disks/icf_fdk_aocvm001/fdklib/fdk73_build/stdcell733_d.0.0//fram/yn/d04_yn (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        12 (Main Library) <==> 11 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 121
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 197
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 199
        Main Library (fdkex_51074_LIB)    |     Reference Library (d04_yn)
        Upper Layer     m1 (0, 17)        |     m1 (0, 14)       (MWLIBP-324)
Information: The application variable "zrt_max_parallel_computations" overrides the "set_host_options -max_cores" option.  (ZRT-452)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    4  Alloctr    4  Proc  826 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = m2
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   93  Alloctr   97  Proc  123 
[End of Read DB] Total (MB): Used   98  Alloctr  102  Proc  950 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,302.40,303.24)
Number of routing layers = 12
layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   35  Alloctr   35  Proc   16 
[End of Build Tech Data] Total (MB): Used  134  Alloctr  138  Proc  966 
Net statistics:
Total number of nets     = 35914
Number of nets to route  = 35425
Number of nets with min-layer-mode soft = 9
Number of nets with min-layer-mode soft-cost-medium = 9
489 nets are fully connected,
 of which 489 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   17  Alloctr   16  Proc   17 
[End of Build All Nets] Total (MB): Used  151  Alloctr  155  Proc  983 
Average gCell capacity  0.00     on layer (1)    m0
Average gCell capacity  4.52     on layer (2)    m1
Average gCell capacity  4.51     on layer (3)    m2
Average gCell capacity  6.65     on layer (4)    m3
Average gCell capacity  5.75     on layer (5)    m4
Average gCell capacity  6.65     on layer (6)    m5
Average gCell capacity  3.75     on layer (7)    m6
Average gCell capacity  3.08     on layer (8)    m7
Average gCell capacity  0.87     on layer (9)    m8
Average gCell capacity  0.12     on layer (10)   m9
Average gCell capacity  0.00     on layer (11)   tm1
Average gCell capacity  0.00     on layer (12)   c4
Average number of tracks per gCell 6.50  on layer (1)    m0
Average number of tracks per gCell 5.70  on layer (2)    m1
Average number of tracks per gCell 7.00  on layer (3)    m2
Average number of tracks per gCell 7.13  on layer (4)    m3
Average number of tracks per gCell 6.50  on layer (5)    m4
Average number of tracks per gCell 7.13  on layer (6)    m5
Average number of tracks per gCell 4.25  on layer (7)    m6
Average number of tracks per gCell 3.33  on layer (8)    m7
Average number of tracks per gCell 1.26  on layer (9)    m8
Average number of tracks per gCell 0.24  on layer (10)   m9
Average number of tracks per gCell 0.03  on layer (11)   tm1
Average number of tracks per gCell 0.00  on layer (12)   c4
Number of gCells = 6912960
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    0  Alloctr   10  Proc   20 
[End of Build Congestion map] Total (MB): Used  150  Alloctr  165  Proc 1004 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   52  Alloctr   63  Proc   54 
[End of Build Data] Total (MB): Used  150  Alloctr  165  Proc 1004 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc   57 
[End of Blocked Pin Detection] Total (MB): Used  151  Alloctr  165  Proc 1061 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
50% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
60% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
70% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
80% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Initial Routing] Stage (MB): Used   33  Alloctr   29  Proc  140 
[End of Initial Routing] Total (MB): Used  185  Alloctr  195  Proc 1202 
Initial. Routing result:
Initial. Both Dirs: Overflow = 10201 Max = 7 GRCs = 14920 (1.29%)
Initial. H routing: Overflow =  9108 Max = 7 (GRCs =  1) GRCs = 13581 (2.35%)
Initial. V routing: Overflow =  1092 Max = 4 (GRCs =  3) GRCs =  1339 (0.23%)
Initial. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m1         Overflow =   131 Max = 4 (GRCs =  1) GRCs =   164 (0.03%)
Initial. m2         Overflow =  8725 Max = 7 (GRCs =  1) GRCs = 13069 (2.26%)
Initial. m3         Overflow =   960 Max = 4 (GRCs =  2) GRCs =  1175 (0.20%)
Initial. m4         Overflow =   261 Max = 2 (GRCs =  3) GRCs =   274 (0.05%)
Initial. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. m8         Overflow =   121 Max = 1 (GRCs =  4) GRCs =   238 (0.04%)
Initial. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 458546.71
Initial. Layer m0 wire length = 0.00
Initial. Layer m1 wire length = 235.81
Initial. Layer m2 wire length = 102356.72
Initial. Layer m3 wire length = 211808.69
Initial. Layer m4 wire length = 131331.03
Initial. Layer m5 wire length = 7449.78
Initial. Layer m6 wire length = 4361.45
Initial. Layer m7 wire length = 717.91
Initial. Layer m8 wire length = 285.31
Initial. Layer m9 wire length = 0.00
Initial. Layer tm1 wire length = 0.00
Initial. Layer c4 wire length = 0.00
Initial. Total Number of Contacts = 407675
Initial. Via VIA0AX count = 8453
Initial. Via VIA1A count = 165442
Initial. Via VIA2A count = 190785
Initial. Via VIA3C_32 count = 40854
Initial. Via VIA4A count = 1496
Initial. Via VIA5B count = 617
Initial. Via VIA6A44 count = 20
Initial. Via VIA7F count = 8
Initial. Via VIA8A count = 0
Initial. Via VIA9A count = 0
Initial. Via TV1A count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  197  Proc 1202 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3191 Max = 6 GRCs =  4300 (0.37%)
phase1. H routing: Overflow =  3041 Max = 6 (GRCs =  1) GRCs =  4105 (0.71%)
phase1. V routing: Overflow =   149 Max = 4 (GRCs =  1) GRCs =   195 (0.03%)
phase1. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m1         Overflow =   116 Max = 4 (GRCs =  1) GRCs =   155 (0.03%)
phase1. m2         Overflow =  2922 Max = 6 (GRCs =  1) GRCs =  3869 (0.67%)
phase1. m3         Overflow =    32 Max = 3 (GRCs =  3) GRCs =    40 (0.01%)
phase1. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. m8         Overflow =   119 Max = 1 (GRCs =  2) GRCs =   236 (0.04%)
phase1. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 460347.72
phase1. Layer m0 wire length = 0.00
phase1. Layer m1 wire length = 241.95
phase1. Layer m2 wire length = 90719.24
phase1. Layer m3 wire length = 210500.25
phase1. Layer m4 wire length = 141137.61
phase1. Layer m5 wire length = 11006.97
phase1. Layer m6 wire length = 5738.88
phase1. Layer m7 wire length = 717.91
phase1. Layer m8 wire length = 284.91
phase1. Layer m9 wire length = 0.00
phase1. Layer tm1 wire length = 0.00
phase1. Layer c4 wire length = 0.00
phase1. Total Number of Contacts = 418736
phase1. Via VIA0AX count = 8101
phase1. Via VIA1A count = 164069
phase1. Via VIA2A count = 192527
phase1. Via VIA3C_32 count = 50718
phase1. Via VIA4A count = 2441
phase1. Via VIA5B count = 856
phase1. Via VIA6A44 count = 18
phase1. Via VIA7F count = 6
phase1. Via VIA8A count = 0
phase1. Via VIA9A count = 0
phase1. Via TV1A count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  187  Alloctr  197  Proc 1202 
phase2. Routing result:
phase2. Both Dirs: Overflow =  4927 Max = 6 GRCs =  4766 (0.41%)
phase2. H routing: Overflow =  4813 Max = 6 (GRCs =  1) GRCs =  4648 (0.80%)
phase2. V routing: Overflow =   113 Max = 4 (GRCs =  1) GRCs =   118 (0.02%)
phase2. m0         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m1         Overflow =    92 Max = 4 (GRCs =  1) GRCs =   105 (0.02%)
phase2. m2         Overflow =  4813 Max = 6 (GRCs =  1) GRCs =  4648 (0.80%)
phase2. m3         Overflow =    21 Max = 3 (GRCs =  2) GRCs =    13 (0.00%)
phase2. m4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. m9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. tm1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. c4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 460525.10
phase2. Layer m0 wire length = 0.00
phase2. Layer m1 wire length = 252.54
phase2. Layer m2 wire length = 90009.08
phase2. Layer m3 wire length = 210575.44
phase2. Layer m4 wire length = 141782.98
phase2. Layer m5 wire length = 11122.50
phase2. Layer m6 wire length = 5779.74
phase2. Layer m7 wire length = 717.91
phase2. Layer m8 wire length = 284.91
phase2. Layer m9 wire length = 0.00
phase2. Layer tm1 wire length = 0.00
phase2. Layer c4 wire length = 0.00
phase2. Total Number of Contacts = 419987
phase2. Via VIA0AX count = 8068
phase2. Via VIA1A count = 164019
phase2. Via VIA2A count = 192997
phase2. Via VIA3C_32 count = 51537
phase2. Via VIA4A count = 2474
phase2. Via VIA5B count = 868
phase2. Via VIA6A44 count = 18
phase2. Via VIA7F count = 6
phase2. Via VIA8A count = 0
phase2. Via VIA9A count = 0
phase2. Via TV1A count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:25 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[End of Whole Chip Routing] Stage (MB): Used   88  Alloctr   95  Proc  252 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  197  Proc 1202 

Congestion utilization per direction:
Average vertical track utilization   =  5.50 %
Peak    vertical track utilization   = 81.25 %
Average horizontal track utilization =  8.22 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -28  Alloctr  -34  Proc    0 
[GR: Done] Total (MB): Used  191  Alloctr  196  Proc 1202 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:29 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[GR: Done] Stage (MB): Used  186  Alloctr  191  Proc  376 
[GR: Done] Total (MB): Used  191  Alloctr  196  Proc 1202 
Writing out congestion map...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:30 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[End of Global Routing] Stage (MB): Used    3  Alloctr    4  Proc  376 
[End of Global Routing] Total (MB): Used    8  Alloctr    9  Proc 1202 
Router separate process finished successfully.
Placer recovers zrt_max_parallel_computations to 0
100% done.
Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
50%...60%...70%...80%...90%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    10 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:26:11 2015
****************************************
Std cell utilization: 24.09%  (779557/(3283200-47272))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        780037   sites, (non-fixed:779557 fixed:480)
                      35896    cells, (non-fixed:35736  fixed:160)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      47272    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       568 
Avg. std cell width:  0.80 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:26:11 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 35733 illegal cells...
Starting legalizer.
Optimizing multi-row cells:(4 sec)
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.7 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Legalization complete (8 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:26:19 2015
****************************************

avg cell displacement:    0.203 um ( 0.51 row height)
max cell displacement:    3.491 um ( 8.75 row height)
std deviation:            0.126 um ( 0.31 row height)
number of cell moved:     35732 cells (out of 35736 cells)

Largest displacement cells:
  Cell: U18669 (d04xnk04yn0e0)
    Input location: (95.477 172.867)
    Legal location: (95.480 176.358)
    Displacement: 3.491 um, e.g. 8.75 row height.
  Cell: U17833 (d04xnk04yn0e0)
    Input location: (88.072 187.162)
    Legal location: (90.160 187.530)
    Displacement: 2.120 um, e.g. 5.31 row height.
  Cell: U14898 (d04xnk04nn0c0)
    Input location: (68.950 95.343)
    Legal location: (67.550 94.563)
    Displacement: 1.603 um, e.g. 4.02 row height.
  Cell: place308 (d04bfn00nn0e0)
    Input location: (14.758 80.590)
    Legal location: (16.170 80.199)
    Displacement: 1.465 um, e.g. 3.67 row height.
  Cell: check_ecc_alu0/U717 (d04xnk04yn0b0)
    Input location: (50.404 208.480)
    Legal location: (50.400 209.874)
    Displacement: 1.394 um, e.g. 3.49 row height.
  Cell: fifo0/U470 (d04ann02yn0e3)
    Input location: (120.383 72.437)
    Legal location: (119.420 73.416)
    Displacement: 1.373 um, e.g. 3.44 row height.
  Cell: check_ecc_alu0/U1854 (d04xnk04yn0b5)
    Input location: (43.840 211.446)
    Legal location: (45.150 211.071)
    Displacement: 1.363 um, e.g. 3.42 row height.
  Cell: U17366 (d04ann02ln0b5)
    Input location: (74.208 195.630)
    Legal location: (75.390 195.111)
    Displacement: 1.291 um, e.g. 3.24 row height.
  Cell: U17768 (d04xnk04yn0e0)
    Input location: (49.344 190.922)
    Legal location: (50.470 191.520)
    Displacement: 1.275 um, e.g. 3.20 row height.
  Cell: U20105 (d04xob03yn0d0)
    Input location: (43.614 89.335)
    Legal location: (44.520 90.174)
    Displacement: 1.235 um, e.g. 3.09 row height.

Total 12 cells has large displacement (e.g. > 1.197 um or 3 row height)

Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Congestion analysis found 0 buffer-trees to rebuild


Information: Updating database...

 Start Scan Chain Re-Ordering
  number of valid scan chains :  19
  number of failed scan chains:  0

  Wire Length Before Ordering 74539
    Single-directional repartitioning (horizontal) is employed.
  Wire Length After Ordering 33796
  Routing Scan Chains
 Complete Scan Chain Re-Ordering.
Warning: Design 'fdkex' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)




Information: The design has 2482 physical cells. (PSYN-105)

  Design  WNS: 1163.25  TNS: 15342220.00  Number of Violating Paths: 35477

  Nets with DRC Violations: 92
  Total moveable cell area: 21767.8
  Total fixed cell area: 13.4
  Total physical cell area: 21781.2
  Core area: (0 0 302400 303240)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:13:12   21781.2   1163.25 15348308.0   15293.7                          
    0:13:17   21791.2    854.57 14771152.0   14576.8 fifo0/data_mem_reg_31__38_/ssb
    0:13:21   21810.9    747.16 14408132.0   14100.1 fifo2/data_mem_reg_20__38_/ss
    0:13:24   21830.5    704.88 13887103.0   13871.6 fifo2/data_mem_reg_10__16_/ss
    0:13:28   21854.8    673.78 13591891.0   13466.9 fifo1/data_mem_reg_1__40_/ss
    0:13:33   21870.6    617.92 13112541.0   12505.4 test_so6                 
    0:13:35   21883.3    617.92 13093469.0   12498.4 fifo2/data_rd_reg_10_/d  
    0:13:36   21892.5    617.92 13089722.0   12498.1 fifo2/data_rd_reg_14_/d  
    0:13:38   21904.3    617.92 13087721.0   12428.0 fifo2/data_rd_reg_1_/d   
    0:13:39   21911.4    617.92 13084012.0   12409.0 fifo2/data_rd_reg_22_/d  
    0:13:41   21923.1    617.92 13075982.0   12375.0 fifo2/data_mem_reg_24__75_/d
    0:13:43   21933.1    617.92 13072122.0   12278.0 fifo2/data_rd_reg_93_/d  
    0:13:44   21943.4    617.92 13069066.0   12271.0 gen_ecc_alu0_ecc_reg_5_/d
    0:13:46   21953.0    617.92 13067955.0   12251.2 fifo2/data_rd_reg_10_/d  
    0:13:48   21961.5    617.92 13062933.0   12248.2 fifo2/data_rd_reg_10_/d  
    0:13:50   21968.9    617.92 13058400.0   12223.8 fifo1/data_rd_reg_63_/d  
    0:13:51   21977.3    617.92 13057253.0   12225.1 fifo2/data_rd_reg_94_/d  
    0:13:52   21987.7    617.92 13056063.0   12221.6 fifo2/data_rd_reg_72_/d  
    0:13:54   21998.8    617.92 13053865.0   12207.8 fifo2/data_rd_reg_111_/d 
    0:13:55   22005.7    617.92 13052438.0   12188.4 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d
    0:13:57   22013.3    617.92 13051741.0   12181.4 fifo2/data_rd_reg_136_/d 
    0:13:58   22022.3    617.92 13050933.0   12171.0 fifo2/data_rd_reg_68_/d  
    0:13:59   22029.0    617.92 13049542.0   12169.0 fifo2/data_mem_reg_31__111_/d
    0:14:01   22036.2    617.92 13049450.0   12169.6 fifo2/data_rd_reg_68_/d  
    0:14:02   22041.9    617.92 13046666.0   12165.2 fifo2/data_rd_reg_121_/d 
    0:14:04   22051.2    617.92 13046263.0   12140.6 fifo0/data_rd_reg_24_/d  
    0:14:05   22056.0    617.92 13044387.0   12148.3 fifo2/data_rd_reg_68_/d  
    0:14:06   22060.2    617.92 13045295.0   12153.6 gen_ecc_alu0_ecc_reg_5_/d
    0:14:09   22071.6    598.11 12914894.0   11595.9 fifo0/data_mem_reg_6__47_/rb
    0:14:12   22079.1    582.96 12866597.0   11044.7 flag_ded0                
    0:14:18   22078.9    582.06 12846538.0   11044.7 flag_ded0                
    0:14:20   22078.9    582.06 12840683.0   11044.7 flag_ded0                
    0:14:21   22078.9    582.06 12841721.0   11044.7 flag_ded0                
    0:14:22   22079.0    582.06 12842322.0   11044.7 flag_ded_alu             
    0:14:25   22079.1    579.55 12841634.0   11043.7 fifo2/data_mem_reg_20__107_/rb
    0:14:27   22081.1    575.65 12831289.0   11022.7 fifo2/data_mem_reg_15__20_/ss
    0:14:28   22081.5    571.40 12823612.0   11019.7 fifo0/data_mem_reg_17__56_/ss
    0:14:31   22081.9    569.98 12823168.0   11019.7 fifo2/data_mem_reg_0__11_/ss
    0:14:32   22082.6    569.59 12819924.0   11013.7 fifo2/data_mem_reg_4__9_/ss
    0:14:33   22082.7    569.16 12816999.0   11015.7 fifo2/data_mem_reg_14__119_/rb
    0:14:34   22082.4    568.56 12815756.0   11002.0 fifo0/data_mem_reg_1__66_/ss
    0:14:35   22084.0    568.50 12813356.0   11002.0 fifo2/data_mem_reg_10__13_/ss
    0:14:36   22084.8    565.62 12795701.0   10872.1 fifo2/data_mem_reg_24__18_/ss
    0:14:38   22085.3    565.56 12792788.0   10865.1 init_mask_alu0_seed0_reg_107_/ss
    0:14:40   22085.9    564.44 12791033.0   10864.1 init_mask_alu0_seed7_reg_96_/ss
    0:14:41   22086.5    564.43 12788027.0   10864.1 fifo2/data_mem_reg_9__10_/rb
    0:14:42   22086.8    564.01 12787941.0   10864.1 fifo2/data_mem_reg_11__30_/ss
    0:14:43   22087.3    563.75 12786327.0   10864.1 fifo2/data_mem_reg_11__30_/ss
    0:14:45   22089.0    562.32 12778320.0   10848.1 fifo2/data_mem_reg_17__74_/ss
    0:14:46   22089.5    560.97 12772340.0   10843.1 fifo2/data_mem_reg_20__107_/rb
    0:14:47   22089.9    560.60 12768133.0   10843.1 fifo2/data_mem_reg_0__11_/ss
    0:14:48   22089.9    559.81 12767795.0   10843.1 fifo2/data_mem_reg_11__35_/ss
    0:14:49   22090.0    558.38 12766592.0   10843.1 fifo2/data_mem_reg_10__101_/ss
    0:14:50   22092.4    557.71 12765568.0   10818.1 fifo0/data_mem_reg_1__20_/ss
    0:14:52   22094.3    557.52 12761072.0   10801.1 fifo2/data_mem_reg_7__90_/ss
    0:14:53   22096.0    557.21 12755908.0   10801.1 fifo0/data_mem_reg_10__67_/ss
    0:14:54   22096.4    556.91 12752376.0   10794.1 fifo2/data_mem_reg_14__0_/ss
    0:14:55   22096.4    556.71 12750736.0   10794.1 fifo2/data_mem_reg_8__6_/ss
    0:14:56   22096.4    556.00 12750114.0   10794.1 fifo2/data_mem_reg_7__7_/ss
    0:14:57   22096.4    554.77 12749707.0   10795.1 fifo2/data_mem_reg_31__107_/ssb
    0:14:58   22098.2    553.49 12736384.0   10778.4 fifo0/data_mem_reg_20__20_/rb
    0:15:00   22097.3    552.95 12730649.0   10778.4 fifo2/data_mem_reg_10__33_/ss
    0:15:01   22097.3    551.62 12730456.0   10778.4 fifo2/data_mem_reg_7__7_/ss
    0:15:02   22098.0    685.02 12730671.0   10848.9 fifo0/data_mem_reg_3__39_/rb
    0:15:03   22098.2    626.33 12821503.0   10848.9 fifo0/data_mem_reg_3__39_/rb
    0:15:05   22098.5    600.75 13077638.0   10848.9 fifo0/data_mem_reg_3__39_/rb
    0:15:06   22101.0    565.85 13061180.0   10766.4 fifo1/data_mem_reg_14__50_/rb
    0:15:08   22101.0    565.28 13053405.0   10766.4 fifo2/data_mem_reg_27__118_/rb
    0:15:10   22103.0    563.48 12984801.0   10759.4 fifo0/data_mem_reg_14__27_/rb
    0:15:11   22105.6    559.54 12944786.0   10740.4 fifo0/data_mem_reg_12__52_/rb
    0:15:12   22108.0    554.83 12939745.0   10714.4 fifo0/data_mem_reg_2__52_/rb
    0:15:14   22108.5    552.86 12928317.0   10714.4 fifo2/data_mem_reg_10__89_/rb
    0:15:15   22109.0    551.70 12924698.0   10702.4 init_mask_alu0_mask_reg_2__56_/rb
    0:15:16   22111.4    554.73 12909690.0   10655.4 fifo0/data_mem_reg_2__55_/rb
    0:15:17   22112.3    550.40 12889095.0   10655.4 fifo0/data_mem_reg_9__22_/rb
    0:15:19   22112.3    549.77 12886620.0   10654.4 init_mask_alu0_seed0_reg_113_/ss
    0:15:20   22113.4    549.70 12881578.0   10645.4 check_ecc_in0_secded_in0_data_encoded_reg_68_/rb
    0:15:21   22114.1    549.26 12880613.0   10640.4 fifo1/data_mem_reg_17__34_/ss
    0:15:22   22115.1    548.58 12875751.0   10642.4 fifo2/data_mem_reg_7__7_/ss
    0:15:23   22116.2    547.48 12834129.0   10642.4 fifo1/data_mem_reg_17__34_/ss
    0:15:24   22116.5    547.42 12829063.0   10636.4 fifo2/data_mem_reg_19__24_/ss
    0:15:25   22117.4    546.38 12801417.0   10629.4 fifo2/data_mem_reg_26__13_/ss
    0:15:27   22117.5    545.51 12801072.0   10628.4 fifo2/data_mem_reg_9__126_/ss
    0:15:29   22117.9    545.34 12800181.0   10628.4 fifo2/data_mem_reg_31__68_/ssb
    0:15:31   22117.9    545.10 12799841.0   10627.4 fifo2/data_mem_reg_1__18_/ss
    0:15:32   22117.9    545.01 12799152.0   10628.4 fifo2/data_mem_reg_18__31_/ss
    0:15:33   22118.4    544.93 12798444.0   10626.4 fifo2/data_mem_reg_29__24_/ss
    0:15:35   22118.4    544.06 12796898.0   10625.4 fifo2/data_mem_reg_11__50_/ss
    0:15:36   22120.4    543.40 12789661.0   10595.4 fifo2/data_mem_reg_11__12_/ss
    0:15:38   22120.9    543.30 12788061.0   10595.4 init_mask_alu0_seed0_reg_113_/ss
    0:15:39   22121.4    543.20 12787526.0   10595.4 fifo2/data_mem_reg_18__31_/ss
    0:15:40   22123.5    541.42 12779198.0   10563.4 fifo0/data_mem_reg_10__67_/ss
    0:15:42   22123.9    541.01 12778654.0   10563.4 fifo2/data_mem_reg_11__52_/ss
    0:15:43   22130.5    540.83 12721303.0   10538.4 init_mask_in0_seed6_reg_34_/rb
    0:15:45   22131.9    540.15 12720920.0   10533.4 fifo2/data_mem_reg_1__18_/ss
    0:15:46   22132.4    539.99 12718513.0   10525.4 init_mask_alu0_seed2_reg_32_/rb
    0:15:47   22132.9    537.92 12717623.0   10525.4 fifo2/data_mem_reg_16__72_/ss
    0:15:49   22134.4    536.20 12719753.0   10336.0 fifo2/data_mem_reg_4__132_/ss
    0:15:50   22135.6    536.18 12718994.0   10336.0 fifo2/data_mem_reg_4__132_/ss
    0:15:52   22136.2    535.21 12713712.0   10336.0 fifo2/data_mem_reg_23__119_/ss
    0:15:53   22137.4    535.16 12702219.0   10336.0 fifo2/data_mem_reg_7__96_/ss
    0:15:54   22138.1    534.95 12699819.0   10335.0 fifo2/data_mem_reg_10__117_/ss
    0:15:56   22138.6    534.88 12696939.0   10335.0 init_mask_in0_mask_reg_3__46_/ss
    0:15:57   22140.6    533.77 12681630.0   10325.0 fifo0/data_mem_reg_6__49_/ss
    0:15:59   22141.7    532.57 12683040.0   10281.0 fifo2/data_mem_reg_29__24_/ss
    0:16:00   22142.0    532.46 12677775.0   10281.0 init_mask_in0_mask_reg_5__27_/ss
    0:16:02   22142.5    532.37 12674955.0   10281.0 fifo2/data_mem_reg_18__31_/ss
    0:16:04   22145.6    531.05 12659567.0   10243.0 fifo2/data_mem_reg_12__31_/ss
    0:16:05   22145.2    530.94 12655907.0   10243.0 fifo0/data_mem_reg_31__62_/ssb
    0:16:07   22145.4    530.53 12644299.0   10243.0 init_mask_alu0_seed0_reg_123_/ss
    0:16:08   22147.3    530.13 12638641.0   10222.0 fifo2/data_mem_reg_18__77_/rb
    0:16:10   22148.4    529.15 12634643.0   10210.0 init_mask_alu0_seed0_reg_119_/rb
    0:16:11   22149.7    529.04 12628814.0   10204.0 fifo1/data_mem_reg_4__36_/rb
    0:16:12   22151.7    528.40 12593030.0   10198.0 fifo1/data_mem_reg_14__50_/rb
    0:16:14   22153.9    527.64 12587302.0   10193.0 fifo2/data_mem_reg_23__119_/ss
    0:16:15   22153.9    527.60 12587444.0   10194.0 fifo2/data_mem_reg_28__121_/ss
    0:16:17   22154.7    526.83 12582393.0   10181.0 fifo2/data_mem_reg_30__37_/ss
    0:16:19   22155.4    526.26 12582850.0   10174.0 fifo2/data_mem_reg_28__111_/ss
    0:16:20   22155.7    525.27 12579372.0   10173.0 fifo2/data_mem_reg_28__111_/ss
    0:16:22   22156.3    525.02 12578482.0   10166.0 fifo2/data_mem_reg_28__111_/ss
    0:16:23   22157.5    524.90 12577480.0   10166.0 fifo2/data_mem_reg_28__121_/ss
    0:16:24   22158.0    524.51 12575647.0   10152.0 init_mask_alu0_mask_reg_0__34_/rb
    0:16:25   22158.6    524.24 12545997.0   10152.6 fifo2/data_mem_reg_23__119_/ss
    0:16:27   22158.9    523.59 12545754.0   10151.6 init_mask_in0_seed5_reg_1_/ss
    0:16:30   22163.2    520.43 12513034.0   10070.6 init_mask_alu0_seed6_reg_250_/ss
    0:16:32   22164.0    519.58 12495620.0   10070.6 init_mask_alu0_seed0_reg_123_/ss
    0:16:32   22164.4    519.25 12486075.0   10042.6 fifo0/data_mem_reg_0__23_/ss
    0:16:34   22165.4    518.62 12478988.0   10042.6 fifo2/data_mem_reg_30__37_/ss
    0:16:35   22165.0    516.62 12471739.0   10042.0 fifo2/data_mem_reg_23__119_/ss
    0:16:37   22168.0    515.77 12466550.0   10009.0 init_mask_alu0_seed2_reg_32_/ss
    0:16:38   22167.7    515.76 12463886.0   10009.0 fifo2/data_mem_reg_23__119_/ss
    0:16:40   22169.5    515.13 12462201.0    9989.0 init_mask_alu0_seed0_reg_111_/rb
    0:16:40   22171.0    514.49 12456772.0    9980.0 fifo0/data_mem_reg_7__10_/ss
    0:16:42   22171.0    514.43 12425157.0    9979.0 init_mask_in0_seed2_reg_10_/rb
    0:16:43   22172.5    514.37 12424169.0    9975.0 fifo2/data_mem_reg_28__17_/ss
    0:16:44   22174.4    513.77 12418847.0    9953.0 fifo2/data_mem_reg_23__119_/ss
    0:16:45   22174.4    513.74 12428497.0    9954.0 fifo2/data_mem_reg_23__119_/ss
    0:16:48   22175.0    512.54 12405635.0    9954.0 fifo2/data_mem_reg_23__119_/ss
    0:16:49   22176.3    511.63 12389469.0    9946.0 init_mask_in0_seed5_reg_1_/rb
    0:16:50   22177.4    510.41 12385469.0    9921.0 fifo0/data_mem_reg_19__36_/rb
    0:16:52   22179.0    510.38 12379506.0    9891.0 init_mask_alu0_seed6_reg_164_/rb
    0:16:54   22181.3    509.93 12375276.0    9872.0 fifo1/data_mem_reg_27__59_/ss
    0:16:54   22182.2    509.01 12369327.0    9869.6 fifo1/data_mem_reg_4__52_/ss
    0:16:58   22183.9    508.76 12316526.0    9869.6 init_mask_alu0_seed7_reg_4_/ss
    0:16:59   22184.3    508.76 12313834.0    9869.6 init_mask_alu0_seed2_reg_136_/ss
    0:17:00   22185.2    508.13 12312526.0    9860.6 init_mask_alu0_mask_reg_3__71_/rb
    0:17:01   22186.1    507.50 12308372.0    9850.6 fifo2/data_mem_reg_3__96_/rb
    0:17:02   22188.1    507.08 12305223.0    9835.6 fifo2/data_mem_reg_24__39_/rb
    0:17:03   22188.7    506.47 12300813.0    9835.6 fifo0/data_mem_reg_9__51_/ss
    0:17:05   22189.3    506.37 12293908.0    9835.6 init_mask_alu0_seed0_reg_123_/ss
    0:17:05   22191.4    505.76 12283973.0    9830.6 fifo0/data_mem_reg_31__59_/ssb
    0:17:07   22191.4    505.65 12283778.0    9830.6 fifo2/data_mem_reg_13__24_/ss
    0:17:08   22192.5    505.40 12279923.0    9830.6 init_mask_alu0_seed0_reg_123_/ss
    0:17:10   22193.6    505.36 12266176.0    9829.6 fifo2/data_mem_reg_0__97_/ss
    0:17:11   22194.5    504.97 12263262.0    9831.6 fifo2/data_mem_reg_25__71_/ss
    0:17:12   22196.8    504.73 12228826.0    9831.6 fifo1/cnt_data_reg_5_/den
    0:17:14   22197.9    504.34 12225000.0    9816.6 init_mask_alu0_mask_reg_0__5_/rb
    0:17:16   22200.1    503.44 12225267.0    9794.6 init_mask_in0_seed1_reg_10_/ss
    0:17:18   22201.9    503.24 12223014.0    9779.6 fifo2/data_mem_reg_18__73_/ss
    0:17:19   22202.4    503.17 12222830.0    9779.6 fifo2/data_mem_reg_10__10_/ss
    0:17:19   22202.8    503.12 12222508.0    9772.6 fifo1/data_mem_reg_23__4_/ss
    0:17:21   22202.7    503.01 12197236.0    9758.6 init_mask_in0_mask_reg_0__57_/rb
    0:17:23   22204.5    502.96 12194836.0    9745.6 init_mask_alu0_seed2_reg_34_/ss
    0:17:24   22206.4    502.38 12192512.0    9719.6 init_mask_in0_seed6_reg_34_/rb
    0:17:26   22207.5    502.10 12170572.0    9708.6 init_mask_in0_seed2_reg_10_/rb
    0:17:29   22209.8    501.80 12139505.0    9708.6 init_mask_alu0_mask_reg_0__5_/rb
    0:17:30   22209.8    501.75 12138770.0    9708.6 fifo2/data_mem_reg_19__24_/ss
    0:17:31   22210.4    501.67 12123184.0    9708.6 fifo2/data_mem_reg_10__33_/ss
    0:17:32   22211.3    500.40 12117525.0    9683.6 fifo1/data_mem_reg_1__8_/ss
    0:17:33   22212.8    499.10 12115602.0    9674.6 fifo0/data_mem_reg_29__53_/rb
    0:17:34   22214.4    498.81 12059672.0    9674.6 init_mask_in0_mask_reg_5__27_/ss
    0:17:35   22215.5    498.52 12060283.0    9674.6 fifo2/data_mem_reg_17__18_/ss
    0:17:36   22215.5    497.50 12059049.0    9674.6 fifo2/data_mem_reg_1__18_/ss
    0:17:39   22215.2    497.49 12054685.0    9674.6 fifo2/data_mem_reg_23__119_/ss
    0:17:40   22218.2    496.16 12048677.0    9666.6 fifo0/data_mem_reg_16__17_/ss
    0:17:42   22218.9    495.74 12047849.0    9658.6 fifo2/data_mem_reg_11__50_/ss
    0:17:42   22219.5    495.61 12043434.0    9658.6 init_mask_in0_clk_gate_mask_reg_4__0_latch/te
    0:17:43   22221.1    494.16 12038208.0    9633.6 fifo2/data_mem_reg_8__109_/rb
    0:17:45   22221.0    493.87 12037140.0    9633.6 fifo2/data_mem_reg_29__69_/ss
    0:17:47   22221.6    493.10 12034506.0    9632.6 init_mask_alu0_seed1_reg_112_/ss
    0:17:49   22222.2    492.74 12033566.0    9632.6 fifo2/data_mem_reg_29__69_/ss
    0:17:52   22223.8    492.61 12009067.0    9632.6 init_mask_alu0_seed2_reg_32_/rb
    0:17:54   22225.7    492.40 12006731.0    9617.6 init_mask_alu0_seed2_reg_19_/ss
    0:17:55   22225.7    492.05 12005883.0    9617.6 fifo2/data_mem_reg_0__131_/ss
    0:17:57   22226.3    491.72 12001970.0    9617.6 fifo2/data_mem_reg_10__33_/ss
    0:17:58   22227.1    491.72 11982662.0    9617.6 fifo0/data_mem_reg_31__69_/ssb
    0:17:59   22228.0    491.27 11972300.0    9617.6 init_mask_in0_mask_reg_6__0_/rb
    0:18:00   22228.5    490.01 11973301.0    9611.6 fifo1/data_mem_reg_13__41_/ss
    0:18:02   22229.0    489.83 11969628.0    9611.6 fifo0/data_mem_reg_9__22_/rb
    0:18:05   22230.0    489.50 11956904.0    9603.6 fifo2/data_mem_reg_0__97_/ss
    0:18:07   22231.9    489.24 11955848.0    9599.6 fifo2/data_mem_reg_11__105_/ss
    0:18:09   22232.3    489.13 11947670.0    9598.6 fifo2/data_mem_reg_17__87_/ss
    0:18:12   22234.0    506.01 11949854.0    9562.6 init_mask_alu0_seed3_reg_55_/ss
    0:18:16   22234.8    488.67 11924855.0    9562.6 init_mask_alu0_mask_reg_4__56_/ss
    0:18:17   22234.8    488.62 11923939.0    9562.6 fifo2/data_mem_reg_23__119_/ss
    0:18:19   22235.8    488.51 11923547.0    9562.6 fifo2/data_mem_reg_2__132_/ss
    0:18:20   22235.8    488.30 11915331.0    9561.6 fifo1/data_mem_reg_23__4_/ss
    0:18:21   22238.9    487.42 11905319.0    9549.6 fifo0/data_mem_reg_27__4_/rb
    0:18:21   22240.0    487.12 11902727.0    9549.6 gen_ecc_in0_ecc_reg_3_/d 
    0:18:23   22240.5    486.70 11839895.0    9548.6 fifo2/data_mem_reg_3__54_/rb
    0:18:24   22241.3    486.33 11820513.0    9547.6 fifo2/data_mem_reg_10__24_/ss
    0:18:26   22242.7    485.67 11820029.0    9547.6 fifo2/data_mem_reg_29__69_/ss
    0:18:28   22243.5    485.43 11816761.0    9547.6 fifo2/data_mem_reg_10__33_/ss
    0:18:29   22244.8    484.61 11814786.0    9547.6 fifo2/data_mem_reg_10__33_/ss
    0:18:31   22244.8    484.58 11814376.0    9547.6 fifo2/data_mem_reg_30__37_/ss
    0:18:33   22246.7    484.41 11810603.0    9527.6 fifo2/data_mem_reg_23__119_/ss
    0:18:34   22246.7    484.15 11810297.0    9528.6 fifo2/data_mem_reg_1__18_/ss
    0:18:36   22247.3    484.14 11779694.0    9528.6 init_mask_in0_mask_reg_3__46_/ss
    0:18:38   22249.4    484.01 11776010.0    9527.6 fifo2/data_mem_reg_30__37_/ss
    0:18:39   22249.5    482.92 11775392.0    9527.6 fifo2/data_mem_reg_23__119_/ss
    0:18:41   22251.8    482.46 11767354.0    9489.6 fifo2/data_mem_reg_26__13_/ss
    0:18:43   22254.5    482.38 11728403.0    9468.6 init_mask_alu0_mask_reg_0__5_/rb
    0:18:45   22255.7    481.92 11727505.0    9468.6 fifo2/data_mem_reg_10__24_/ss
    0:18:46   22255.7    481.31 11725386.0    9466.6 fifo0/data_mem_reg_11__20_/ss
    0:18:47   22257.0    481.27 11725892.0    9446.6 init_mask_in0_seed6_reg_18_/ss
    0:18:49   22257.0    481.26 11725412.0    9446.6 fifo2/data_mem_reg_18__31_/ss
    0:18:50   22256.9    480.69 11724455.0    9446.6 fifo2/data_mem_reg_10__33_/ss
    0:18:55   22256.9    480.57 11723892.0    9446.6 fifo2/data_mem_reg_10__33_/ss
    0:18:58   22257.1    480.36 11722061.0    9446.6 fifo2/data_mem_reg_10__24_/ss
    0:19:00   22258.7    480.17 11713431.0    9442.6 init_mask_alu0_seed1_reg_51_/ss
    0:19:01   22258.4    479.35 11713404.0    9442.6 fifo2/data_mem_reg_10__33_/ss
    0:19:02   22258.9    478.96 11711615.0    9442.6 fifo1/data_mem_reg_10__70_/rb
    0:19:04   22259.8    478.71 11710878.0    9432.6 fifo2/data_mem_reg_1__18_/ss
    0:19:05   22260.6    478.16 11708343.0    9423.6 fifo2/data_mem_reg_10__33_/ss
    0:19:07   22262.6    477.89 11703456.0    9409.6 check_ecc_in1_secded_in0_data_encoded_reg_1_/ss
    0:19:08   22262.5    477.81 11705836.0    9409.6 fifo2/data_mem_reg_1__18_/ss
    0:19:09   22263.9    477.69 11704842.0    9409.6 fifo2/data_mem_reg_23__119_/ss
    0:19:11   22263.9    477.52 11704356.0    9408.6 fifo2/data_mem_reg_19__18_/ss
    0:19:12   22264.6    477.10 11703109.0    9408.6 fifo2/data_mem_reg_7__96_/ss
    0:19:13   22265.4    476.46 11701043.0    9409.6 fifo0/data_mem_reg_31__18_/ssb
    0:19:13   22266.2    476.04 11698342.0    9393.6 fifo0/data_mem_reg_11__20_/ss
    0:19:15   22266.2    476.02 11694339.0    9392.6 fifo2/data_mem_reg_1__104_/ss
    0:19:16   22267.7    475.77 11687277.0    9392.6 fifo2/data_mem_reg_11__12_/ss
    0:19:19   22268.3    475.12 11685343.0    9392.6 fifo2/data_mem_reg_10__33_/ss
    0:19:21   22268.8    475.02 11682426.0    9392.6 fifo2/data_mem_reg_22__10_/ss
    0:19:22   22268.8    474.91 11680442.0    9391.6 fifo2/data_mem_reg_1__104_/ss
    0:19:23   22269.3    474.72 11676373.0    9391.6 fifo0/data_mem_reg_6__69_/ss
    0:19:24   22271.0    474.43 11674641.0    9380.6 fifo1/cnt_data_reg_5_/d  
    0:19:24   22272.6    474.43 11674613.0    9381.6 gen_ecc_alu0_ecc_reg_2_/d
    0:19:25   22274.4    474.43 11674034.0    9381.6 gen_ecc_alu0_ecc_reg_1_/d
    0:19:26   22275.9    474.43 11673943.0    9381.6 gen_ecc_alu0_ecc_reg_5_/d
    0:19:27   22277.4    474.43 11673857.0    9385.1 fifo2/data_rd_reg_134_/d 
    0:19:28   22280.2    474.43 11673213.0    9384.1 check_ecc_alu0/gen_ecc_alu0_ecc_reg_4_/d
    0:19:29   22282.6    474.43 11673079.0    9384.1 fifo0/data_rd_reg_65_/d  
    0:19:29   22284.5    474.43 11672859.0    9377.1 gen_ecc_alu0_ecc_reg_5_/d
    0:19:30   22288.4    474.43 11672605.0    9378.0 check_ecc_alu0/secded_alu0_data_tmp_reg_62_/d
    0:19:31   22289.6    474.43 11672412.0    9378.0 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d
    0:19:31   22293.1    474.43 11672233.0    9378.0 gen_ecc_alu0_ecc_reg_1_/d
    0:19:32   22295.1    474.43 11672108.0    9378.0 fifo2/data_rd_reg_25_/d  
    0:19:33   22297.4    474.43 11672305.0    9378.0 gen_ecc_alu0_ecc_reg_5_/d
    0:19:34   22299.1    474.43 11672354.0    9378.0 fifo2/data_rd_reg_68_/d  
    0:19:35   22302.9    474.43 11672331.0    9378.0 check_ecc_alu0/secded_alu0_data_tmp_reg_62_/d
    0:19:36   22304.3    474.43 11672294.0    9379.5 fifo2/data_rd_reg_114_/d 
    0:19:37   22304.6    474.43 11672046.0    9379.5 fifo2/data_rd_reg_134_/d 
    0:19:37   22305.5    474.43 11671931.0    9377.5 check_ecc_alu0/gen_ecc_alu0_ecc_reg_3_/d
    0:19:38   22306.3    474.43 11671504.0    9377.5 check_ecc_alu0/secded_alu0_data_tmp_reg_88_/d
    0:19:39   22307.9    474.43 11670950.0    9385.1 fifo0/data_rd_reg_65_/d  
    0:19:40   22309.7    474.43 11670874.0    9383.1 check_ecc_alu0/secded_alu0_data_tmp_reg_88_/d
    0:19:44   22311.2    473.91 11670773.0    9383.1 fifo1/cnt_data_reg_1_/d  
    0:19:45   22311.7    473.91 11668959.0    9383.1 fifo2/data_mem_reg_24__134_/ss
    0:19:47   22312.0    473.66 11667321.0    9383.1 fifo2/data_mem_reg_16__94_/ss
    0:19:48   22311.5    473.55 11665224.0    9380.1 fifo2/data_mem_reg_1__104_/ss
    0:19:50   22314.3    473.24 11660284.0    9327.1 fifo2/data_mem_reg_0__97_/ss
    0:19:51   22315.6    472.44 11658514.0    9324.1 fifo0/data_mem_reg_14__19_/rb
    0:19:53   22315.8    472.30 11657658.0    9324.1 fifo2/data_mem_reg_1__104_/ss
    0:19:54   22316.2    472.19 11656841.0    9323.1 fifo2/data_mem_reg_13__13_/ss
    0:19:56   22317.5    471.73 11656759.0    9320.9 fifo2/data_mem_reg_23__99_/ss
    0:19:58   22319.5    471.55 11651007.0    9305.9 init_mask_alu0_mask_reg_0__22_/ss
    0:19:59   22320.8    471.31 11649503.0    9305.9 fifo2/data_mem_reg_26__4_/ss
    0:20:01   22321.3    471.24 11648779.0    9304.9 fifo2/data_mem_reg_13__13_/ss
    0:20:01   22320.8    470.85 11646901.0    9304.9 fifo2/data_mem_reg_4__44_/ss
    0:20:03   22321.5    470.84 11633503.0    9304.9 init_mask_in0_seed6_reg_72_/ss
    0:20:04   22321.9    470.78 11629938.0    9304.9 init_mask_in0_seed0_reg_28_/ss
    0:20:06   22322.4    470.40 11628384.0    9287.9 fifo1/data_mem_reg_27__59_/ss
    0:20:07   22323.1    469.88 11626308.0    9287.9 fifo1/data_mem_reg_6__33_/rb
    0:20:09   22322.4    469.59 11626184.0    9288.9 fifo0/data_mem_reg_15__25_/ss
    0:20:10   22324.3    469.41 11614916.0    9288.9 fifo0/data_mem_reg_29__9_/ss
    0:20:11   22324.9    469.37 11614279.0    9288.9 fifo2/data_mem_reg_24__134_/ss
    0:20:13   22327.2    469.14 11610359.0    9271.9 init_mask_alu0_seed2_reg_92_/ss
    0:20:15   22329.3    468.92 11606729.0    9233.9 fifo2/data_mem_reg_29__76_/ss
    0:20:17   22330.9    468.75 11598859.0    9233.9 fifo2/data_mem_reg_26__120_/ss
    0:20:19   22332.7    468.64 11598278.0    9221.9 fifo2/data_mem_reg_18__61_/ss
    0:20:20   22333.2    468.44 11595073.0    9211.9 init_mask_alu0_seed3_reg_25_/rb
    0:20:21   22334.5    467.69 11593015.0    9204.9 fifo2/data_mem_reg_25__50_/ss
    0:20:22   22334.5    467.61 11590757.0    9204.9 fifo2/data_mem_reg_29__76_/ss
    0:20:23   22335.0    467.48 11590397.0    9204.9 fifo2/data_mem_reg_17__18_/ss
    0:20:26   22336.8    467.01 11588297.0    9204.9 fifo2/data_mem_reg_31__54_/ssb
    0:20:27   22337.3    466.63 11588187.0    9204.9 fifo2/data_mem_reg_28__69_/ss
    0:20:28   22339.6    466.40 11586729.0    9183.9 fifo2/data_mem_reg_29__76_/ss
    0:20:29   22339.3    466.06 11586425.0    9184.9 fifo1/data_mem_reg_12__43_/ss
    0:20:30   22340.5    464.97 11582925.0    9184.9 fifo0/data_mem_reg_9__22_/rb
    0:20:31   22342.5    464.61 11577919.0    9165.9 init_mask_alu0_seed4_reg_146_/rb
    0:20:32   22342.5    464.41 11577885.0    9165.9 fifo2/data_mem_reg_28__69_/ss
    0:20:34   22343.6    464.19 11576377.0    9169.9 fifo2/data_mem_reg_7__53_/ss
    0:20:35   22346.2    463.82 11574926.0    9168.9 fifo2/data_mem_reg_28__69_/ss
    0:20:37   22347.2    463.80 11571467.0    9162.9 init_mask_alu0_seed1_reg_2_/ss
    0:20:38   22348.1    463.55 11569761.0    9162.9 fifo2/data_mem_reg_10__33_/ss
    0:20:40   22348.5    463.40 11568822.0    9162.9 fifo2/data_mem_reg_30__74_/ss
    0:20:41   22349.4    462.93 11547785.0    9162.9 fifo1/data_mem_reg_21__28_/rb
    0:20:42   22351.1    462.56 11549058.0    9162.9 fifo0/data_mem_reg_11__20_/ss
    0:20:43   22353.0    462.47 11545299.0    9148.9 fifo1/data_mem_reg_23__70_/rb
    0:20:44   22355.6    462.43 11542863.0    9142.9 fifo2/data_mem_reg_6__115_/ss
    0:20:46   22356.3    461.90 11539431.0    9142.9 alu_core0_tmp_add_reg_62_/ss
    0:20:47   22361.1    460.75 11535080.0    9122.9 fifo0/data_mem_reg_8__27_/rb
    0:20:48   22361.4    460.55 11534754.0    9122.9 fifo2/data_mem_reg_17__18_/ss
    0:20:50   22363.4    459.80 11530089.0    9111.9 fifo2/data_mem_reg_10__37_/ss
    0:20:51   22363.6    459.80 11526190.0    9110.9 fifo1/data_mem_reg_19__11_/ss
    0:20:53   22364.1    459.68 11523562.0    9109.9 fifo2/data_mem_reg_15__108_/ss
    0:20:55   22364.7    459.47 11522012.0    9109.9 fifo2/data_mem_reg_0__131_/ss
    0:20:56   22364.8    459.30 11521996.0    9109.9 fifo2/data_mem_reg_28__69_/ss
    0:20:57   22365.1    459.09 11517499.0    9109.9 init_mask_alu0_mask_reg_0__21_/rb
    0:20:58   22366.7    459.03 11516241.0    9107.9 fifo1/data_mem_reg_12__43_/ss
    0:20:59   22367.2    459.00 11515984.0    9107.9 fifo2/data_mem_reg_10__136_/ss
    0:21:00   22368.6    458.64 11510200.0    9091.9 fifo0/data_mem_reg_6__69_/ss
    0:21:00   22370.1    458.45 11508426.0    9091.9 fifo0/data_mem_reg_6__69_/ss
    0:21:02   22371.5    457.93 11507349.0    9092.9 fifo2/data_mem_reg_28__69_/ss
    0:21:03   22371.5    457.87 11506547.0    9092.9 fifo2/data_mem_reg_12__31_/ss
    0:21:04   22375.0    457.56 11503675.0    9090.9 gen_ecc_in0_ecc_reg_6_/d 
    0:21:06   22378.1    457.17 11501703.0    9086.9 init_mask_in0_seed6_reg_16_/ss
    0:21:06   22378.1    457.15 11501490.0    9086.9 fifo1/cnt_data_reg_2_/d  
    0:21:07   22378.1    456.94 11501141.0    9085.9 fifo2/data_mem_reg_19__18_/ss
    0:21:08   22378.7    456.79 11500932.0    9082.9 fifo1/clk_gate_data_rd_reg_latch/en
    0:21:10   22379.2    456.68 11499833.0    9081.9 init_mask_alu0_mask_reg_0__14_/ss
    0:21:10   22381.3    456.37 11496293.0    9081.9 fifo0/data_mem_reg_9__31_/ss
    0:21:11   22385.7    455.37 11494458.0    9064.9 fifo1/data_mem_reg_21__34_/rb
    0:21:12   22385.8    455.19 11494152.0    9062.9 fifo1/cnt_data_reg_2_/d  
    0:21:13   22386.9    454.68 11491828.0    9053.9 fifo0/data_mem_reg_30__34_/ss
    0:21:15   22389.1    454.38 11489071.0    9043.9 fifo0/data_mem_reg_11__20_/ss
    0:21:17   22391.1    454.32 11484380.0    9017.9 fifo2/data_mem_reg_28__50_/ss
    0:21:18   22392.6    454.29 11481619.0    9017.9 init_mask_alu0_mask_reg_4__67_/ss
    0:21:21   22392.6    454.27 11477808.0    9017.9 fifo2/data_mem_reg_13__24_/ss
    0:21:23   22393.0    454.23 11474828.0    9017.9 init_mask_alu0_seed7_reg_52_/ss
    0:21:24   22393.0    454.11 11474007.0    9027.9 fifo0/data_mem_reg_29__68_/ss
    0:21:25   22395.4    453.73 11471838.0    9023.9 fifo0/data_mem_reg_1__11_/ss
    0:21:27   22397.0    453.51 11470608.0    8998.9 fifo2/data_mem_reg_28__69_/ss
    0:21:28   22399.9    452.93 11467797.0    8996.9 fifo2/data_mem_reg_0__8_/ss
    0:21:30   22402.0    452.13 11464847.0    8983.9 fifo2/data_mem_reg_19__18_/ss
    0:21:31   22402.3    452.05 11462477.0    8983.9 fifo0/data_mem_reg_11__20_/ss
    0:21:32   22402.0    452.04 11462364.0    8982.9 fifo2/data_mem_reg_19__18_/ss
    0:21:33   22402.6    452.04 11457192.0    8982.9 fifo0/data_mem_reg_9__31_/ss
    0:21:34   22404.4    451.99 11454958.0    8963.9 fifo2/data_mem_reg_26__59_/rb
    0:21:41   22404.5    451.60 11451315.0    8962.9 fifo2/data_mem_reg_13__24_/ss
    0:21:43   22404.0    451.59 11450871.0    8962.9 fifo2/data_mem_reg_1__18_/ss
    0:21:44   22403.8    451.50 11450516.0    8962.9 fifo2/data_mem_reg_24__134_/ss
    0:21:48   22403.9    451.50 11450511.0    8962.9 fifo1/cnt_data_reg_2_/d  
    0:21:50   22403.7    451.26 11448698.0    8954.9 fifo0/data_mem_reg_22__39_/ss
    0:21:52   22405.3    451.11 11448364.0    8954.9 init_mask_in0_seed6_reg_17_/ss
    0:21:53   22405.4    450.96 11337051.0    8954.9 fifo1/clk_gate_data_mem_reg_31__1_latch/en
    0:21:55   22405.6    450.83 11333190.0    8954.9 init_mask_alu0_seed0_reg_6_/ss
    0:21:58   22407.0    450.62 11324919.0    8942.9 fifo2/data_mem_reg_0__131_/ss
    0:21:59   22407.5    450.52 11324222.0    8942.9 fifo2/data_mem_reg_13__117_/ss
    0:22:00   22408.2    450.46 11323936.0    8942.9 fifo2/data_mem_reg_17__18_/ss
    0:22:03   22411.6    450.04 11319799.0    8915.9 fifo2/data_mem_reg_31__88_/ssb
    0:22:03   22412.6    449.99 11319598.0    8915.9 fifo0/data_mem_reg_6__69_/ss
    0:22:06   22412.8    449.94 11319401.0    8915.9 fifo0/data_mem_reg_11__20_/ss
    0:22:07   22413.3    449.91 11319056.0    8915.9 fifo2/data_mem_reg_29__69_/ss
    0:22:08   22413.2    449.81 11318988.0    8915.9 fifo2/data_mem_reg_12__31_/ss
    0:22:10   22414.3    449.76 11318631.0    8915.9 fifo2/data_mem_reg_27__28_/ss
    0:22:11   22416.3    449.23 11318446.0    8915.9 fifo0/data_mem_reg_11__20_/ss
    0:22:13   22416.3    449.06 11318411.0    8914.9 fifo2/data_mem_reg_29__50_/ss
    0:22:14   22416.3    449.05 11317831.0    8914.9 fifo1/data_mem_reg_28__52_/ss
    0:22:14   22416.3    449.04 11316687.0    8914.9 fifo0/data_mem_reg_12__66_/ss
    0:22:16   22416.3    449.04 11316442.0    8914.9 fifo2/data_mem_reg_18__31_/ss
    0:22:17   22416.3    448.94 11316407.0    8913.9 fifo2/data_mem_reg_29__50_/ss
    0:22:23   22417.4    448.94 11315705.0    6735.5                          
    0:22:24   22411.3    448.94 11315701.0    6643.1                          
    0:22:24   22410.8    448.94 11315701.0    6625.3                          


  Beginning Phase 1 Design Rule Fixing  (min_capacitance)  (max_fanout)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:22:24   22410.8    448.94 11315701.0    6625.3                          


  Beginning Phase 2 Design Rule Fixing  (max_fanout)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:22:25   22410.8    448.94 11315701.0    6625.3                          
    0:22:26   22414.3    448.94 11315290.0    6626.3 gen_ecc_alu0_ecc_reg_2_/d
    0:22:28   22422.0    448.94 11314959.0    6603.3 fifo2/data_rd_reg_75_/d  
    0:22:29   22429.9    448.94 11312353.0    6589.3 gen_ecc_alu0_ecc_reg_1_/d
    0:22:30   22435.1    448.94 11311879.0    6576.5 fifo2/data_rd_reg_10_/d  
    0:22:31   22439.9    448.94 11311697.0    6556.5 fifo2/data_rd_reg_133_/d 
    0:22:32   22445.2    448.94 11309468.0    6553.0 fifo2/data_rd_reg_75_/d  
    0:22:34   22453.5    448.94 11307449.0    6549.0 gen_ecc_alu0_ecc_reg_2_/d
    0:22:35   22457.9    448.94 11306634.0    6549.0 gen_ecc_alu0_ecc_reg_5_/d
    0:22:36   22462.4    448.94 11306341.0    6547.5 gen_ecc_alu0_ecc_reg_5_/d
    0:22:38   22477.1    448.94 11306061.0    6545.5 fifo1/data_rd_reg_10_/d  
    0:22:39   22481.0    448.94 11304720.0    6542.5 gen_ecc_alu0_ecc_reg_5_/d
    0:22:40   22486.1    448.94 11304237.0    6540.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_8_/d
    0:22:42   22493.6    448.94 11303804.0    6528.6 check_ecc_in1_gen_ecc_in0_ecc_reg_6_/d
    0:22:43   22501.8    448.94 11302715.0    6521.6 fifo2/data_mem_reg_7__33_/d
    0:22:45   22507.8    448.94 11302112.0    6505.9 fifo0/data_rd_reg_20_/d  
    0:22:46   22512.8    448.94 11301778.0    6502.8 fifo1/data_rd_reg_10_/d  
    0:22:54   22516.7    448.94 11301222.0    6502.8 gen_ecc_alu0_ecc_reg_2_/d
    0:22:55   22517.7    448.94 11301175.0    6499.8 fifo0/data_rd_reg_29_/d  
    0:22:56   22519.2    448.94 11300930.0    6499.8 check_ecc_alu0/secded_alu0_data_tmp_reg_88_/d
    0:22:57   22521.1    448.94 11300840.0    6499.8 fifo0/data_rd_reg_51_/d  
    0:22:57   22522.0    448.94 11300830.0    6501.0 check_ecc_alu0/gen_ecc_alu0_ecc_reg_5_/d
    0:22:59   22525.3    448.94 11300430.0    6499.0 gen_ecc_alu0_ecc_reg_1_/d
    0:22:59   22526.4    448.94 11300303.0    6499.0 fifo2/data_rd_reg_119_/d 
    0:23:00   22527.4    448.94 11300036.0    6499.0 check_ecc_alu0/gen_ecc_alu0_ecc_reg_2_/d
    0:23:01   22527.8    448.94 11299781.0    6499.0 check_ecc_in1_secded_in0_data_tmp_reg_36_/d
    0:23:01   22530.3    448.94 11299744.0    6499.0 gen_ecc_alu0_ecc_reg_5_/d
    0:23:02   22532.3    448.94 11298985.0    6498.0 gen_ecc_alu0_ecc_reg_2_/d
    0:23:03   22535.0    448.94 11298957.0    6496.0 fifo2/data_rd_reg_115_/d 
    0:23:04   22537.3    448.94 11298845.0    6494.3 fifo2/data_rd_reg_73_/d  
    0:23:05   22540.2    448.94 11298810.0    6494.3 check_ecc_alu0/secded_alu0_data_tmp_reg_27_/d
    0:23:05   22541.8    448.94 11298752.0    6494.3 check_ecc_alu0/secded_alu0_data_tmp_reg_88_/d
    0:23:06   22543.3    448.94 11298786.0    6494.3 check_ecc_alu0/secded_alu0_data_tmp_reg_88_/d
    0:23:07   22545.1    448.94 11298749.0    6488.3 fifo2/data_rd_reg_64_/d  
    0:23:07   22546.0    448.94 11298604.0    6488.3 fifo2/data_rd_reg_91_/d  
    0:23:08   22546.8    448.94 11298512.0    6488.3 check_ecc_in0_gen_ecc_in0_ecc_reg_5_/d
    0:23:15   22549.1    448.94 11295619.0    6486.3                          
    0:23:16   22551.3    448.52 11292664.0    6486.3                          
    0:23:18   22552.3    448.23 11291186.0    6463.1                          
    0:23:18   22553.6    448.23 11287865.0    6463.1                          
    0:23:19   22553.4    448.23 11282749.0    6462.1                          
    0:23:20   22553.6    448.23 11197936.0    6462.1                          
    0:23:21   22553.3    448.23 11196723.0    6463.1                          
    0:23:21   22553.5    448.22 11196373.0    6463.1                          
    0:23:22   22553.5    448.22 11195667.0    6463.1                          
    0:23:22   22553.4    448.22 11195243.0    6463.1                          
    0:23:23   22552.8    448.22 11162200.0    6464.1                          
    0:23:23   22554.9    448.22 11159757.0    6464.1                          
    0:23:24   22555.2    448.22 11155397.0    6464.1                          
    0:23:25   22555.7    447.91 11156103.0    6464.1                          
    0:23:25   22555.8    447.91 11153547.0    6464.1                          
    0:23:26   22555.6    447.91 11142070.0    6465.1                          
    0:23:27   22556.9    447.91 11136880.0    6464.1                          
    0:23:28   22556.8    447.91 11135881.0    6464.1                          
    0:23:29   22556.5    447.91 11134946.0    6465.1                          
    0:23:30   22556.2    447.91 11128130.0    6465.1                          
    0:23:30   22557.8    447.91 11123064.0    6465.1                          
    0:23:31   22557.9    447.91 11120257.0    6465.1                          
    0:23:32   22559.3    447.91 11117834.0    6464.1                          
    0:23:32   22558.7    447.91 11116739.0    6464.1                          
    0:23:33   22558.3    447.91 11113434.0    6463.1                          
    0:23:34   22558.6    447.91 11109702.0    6463.1                          
    0:23:35   22557.9    447.91 11108926.0    6463.1                          
    0:23:35   22559.3    447.91 11105713.0    6463.1                          
    0:23:36   22562.4    447.91 11100834.0    6463.1                          
    0:23:37   22562.5    447.91 11095403.0    6469.1                          
    0:23:38   22562.8    447.91 11092351.0    6470.1                          
    0:23:39   22562.9    447.91 11090266.0    6449.1                          
    0:23:39   22563.9    447.91 11090093.0    6448.1                          
    0:23:40   22564.0    447.91 11086235.0    6448.1                          
    0:23:41   22565.6    447.91 11085757.0    6447.1                          
    0:23:42   22566.0    447.91 11084592.0    6447.1                          
    0:23:43   22565.9    447.91 11084179.0    6447.1                          
    0:23:43   22566.1    447.91 11083795.0    6447.1                          
    0:23:44   22565.7    447.91 11080414.0    6447.1                          
    0:23:45   22585.2    447.91 11077357.0    6447.1                          
    0:23:46   22584.4    447.91 11075637.0    6447.1                          
    0:23:47   22584.4    447.91 11072261.0    6447.1                          
    0:23:47   22584.5    447.91 11071235.0    6446.1                          
    0:23:48   22583.8    447.91 11071057.0    6446.1                          
    0:23:49   22584.6    447.91 11066460.0    6446.1                          
    0:23:50   22603.9    447.91 11065414.0    6445.1                          
    0:23:51   22619.1    447.91 11063704.0    6445.1                          
    0:23:51   22618.6    447.91 11062633.0    6445.1                          
    0:23:52   22639.0    447.91 11061092.0    6444.1                          
    0:23:53   22639.8    447.91 11057959.0    6443.1                          
    0:23:54   22640.0    447.91 11039813.0    6442.1                          
    0:23:54   22639.6    447.91 11037678.0    6442.1                          
    0:23:55   22639.7    447.91 11037146.0    6442.1                          
    0:23:55   22640.2    447.91 11037094.0    6443.0                          
    0:23:56   22639.8    447.91 11036937.0    6443.0                          
    0:23:57   22638.5    447.91 11036809.0    6443.0                          
    0:23:58   22637.8    447.91 11036430.0    6443.0                          
    0:23:59   22637.7    447.91 11036484.0    6443.0                          
    0:23:59   22637.4    447.91 11036476.0    6443.0                          
    0:24:00   22636.0    447.91 11036456.0    6443.0                          
    0:24:01   22635.0    447.91 11035871.0    6441.0                          
    0:24:01   22634.8    447.91 11035882.0    6441.0                          
    0:24:02   22634.0    447.91 11035567.0    6441.0                          
    0:24:03   22633.9    447.91 11035563.0    6441.0                          
    0:24:04   22633.8    447.91 11035526.0    6441.0                          
    0:24:04   22633.2    447.91 11035486.0    6441.0                          
    0:24:05   22631.9    447.91 11035393.0    6441.0                          
    0:24:05   22631.1    447.91 11035364.0    6441.0                          
    0:24:06   22630.6    447.91 11035145.0    6441.0                          
    0:24:07   22629.6    447.91 11035171.0    6441.0                          
    0:24:08   22628.7    447.91 11035208.0    6441.0                          
    0:24:08   22628.2    447.91 11035263.0    6441.0                          
    0:24:09   22628.0    447.91 11035251.0    6441.0                          
    0:24:10   22628.2    447.91 11035028.0    6441.0                          
    0:24:10   22627.7    447.91 11035029.0    6441.0                          
    0:24:11   22626.7    447.91 11034990.0    6441.0                          
    0:24:12   22625.9    447.91 11034886.0    6441.0                          
    0:24:12   22624.9    447.91 11034887.0    6441.0                          
    0:24:13   22624.4    447.91 11034807.0    6441.0                          
    0:24:13   22624.1    447.91 11034665.0    6441.0                          
    0:24:13   22623.3    447.91 11033976.0    6441.0                          
    0:24:14   22622.5    447.91 11033960.0    6441.0                          
    0:24:15   22621.7    447.91 11033954.0    6441.0                          
    0:24:16   22621.5    447.91 11033658.0    6441.0                          
    0:24:16   22621.2    447.91 11033641.0    6441.0                          
    0:24:17   22620.7    447.91 11033628.0    6441.0                          
    0:24:18   22620.3    447.91 11033489.0    6439.3                          
    0:24:19   22620.0    447.91 11033473.0    6439.3                          
    0:24:19   22619.4    447.91 11033441.0    6439.3                          
    0:24:20   22619.0    447.91 11033431.0    6439.3                          
    0:24:20   22618.4    447.91 11033392.0    6439.3                          
    0:24:21   22618.2    447.91 11033373.0    6439.3                          
    0:24:22   22618.0    447.91 11033351.0    6439.3                          
    0:24:22   22617.9    447.91 11033217.0    6439.3                          
    0:24:23   22617.3    447.91 11033144.0    6439.3                          
    0:24:23   22616.6    447.91 11032951.0    6439.3                          
    0:24:24   22616.1    447.91 11032810.0    6439.3                          
    0:24:24   22615.8    447.91 11032803.0    6439.3                          
    0:24:25   22615.6    447.91 11032847.0    6439.3                          
    0:24:26   22615.3    447.91 11032822.0    6439.3                          
    0:24:26   22614.9    447.91 11032776.0    6439.3                          
    0:24:27   22614.4    447.91 11032431.0    6439.3                          
    0:24:27   22613.6    447.91 11032518.0    6439.3                          
    0:24:28   22613.0    447.91 11032577.0    6439.3                          
    0:24:28   22612.7    447.91 11032212.0    6439.3                          
    0:24:29   22613.0    447.91 11031820.0    6438.3                          
    0:24:30   22612.9    447.91 11031803.0    6438.3                          
    0:24:30   22612.0    447.91 11031507.0    6438.3                          
    0:24:31   22611.8    447.91 11031477.0    6438.3                          
    0:24:32   22610.9    447.91 11031454.0    6438.3                          
    0:24:32   22610.8    447.91 11031267.0    6438.3                          
    0:24:33   22610.2    447.91 11031259.0    6438.3                          
    0:24:33   22609.8    447.91 11031286.0    6438.3                          
    0:24:34   22609.5    447.91 11031196.0    6439.3                          
    0:24:35   22609.8    447.91 11031151.0    6440.3                          
    0:24:35   22609.5    447.91 11031099.0    6440.3                          
    0:24:36   22609.1    447.91 11030824.0    6438.3                          
    0:24:36   22608.5    447.91 11030612.0    6439.3                          
    0:24:37   22608.4    447.91 11030628.0    6439.3                          
    0:24:37   22608.3    447.91 11030530.0    6439.3                          
    0:24:38   22607.5    447.91 11030509.0    6439.3                          
    0:24:39   22607.0    447.91 11029592.0    6437.3                          
    0:24:39   22606.3    447.91 11029488.0    6437.3                          
    0:24:39   22605.4    447.91 11029132.0    6437.3                          
    0:24:40   22605.8    447.91 11028807.0    6435.3                          
    0:24:41   22605.5    447.91 11028756.0    6435.3                          
    0:24:41   22605.1    447.91 11028098.0    6434.3                          
    0:24:42   22604.6    447.91 11027401.0    6434.3                          
    0:24:42   22603.4    447.91 11027166.0    6434.3                          
    0:24:43   22603.6    447.91 11026940.0    6434.3                          
    0:24:44   22603.1    447.91 11026851.0    6434.3                          
    0:24:44   22602.0    447.91 11026512.0    6434.3                          
    0:24:45   22601.6    447.91 11026411.0    6434.3                          
    0:24:45   22601.0    447.91 11026391.0    6434.3                          
    0:24:46   22600.4    447.91 11026369.0    6434.3                          
    0:24:47   22600.0    447.91 11026176.0    6434.3                          
    0:24:47   22599.5    447.91 11025751.0    6434.3                          
    0:24:48   22596.0    447.91 11025536.0    6433.3                          
    0:24:49   22595.1    447.91 11025552.0    6433.3                          
    0:24:49   22594.8    447.91 11025509.0    6433.3                          
    0:24:50   22589.3    447.91 11025137.0    6433.3                          
    0:24:51   22588.6    447.91 11024947.0    6433.3                          
    0:24:51   22587.7    447.91 11024886.0    6433.3                          
    0:24:52   22586.5    447.91 11024920.0    6433.3                          
    0:24:54   22587.5    447.20 11024689.0    6433.3 fifo1/cnt_data_reg_5_/d  
    0:24:55   22590.2    446.52 11024410.0    6433.3 gen_ecc_alu0_ecc_reg_2_/d
    0:24:56   22593.6    446.52 11024158.0    6420.3 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d
    0:25:02   22594.0    446.52 11027828.0    6421.3 flag_ded0                
    0:25:03   22593.9    446.21 11026444.0    6421.3 fifo1/cnt_data_reg_5_/d  
    0:25:05   22594.5    445.66 11027307.0    6421.3 fifo2/data_mem_reg_7__13_/ss
    0:25:06   22594.8    445.24 11026169.0    6416.3 fifo1/cnt_data_reg_5_/d  
    0:25:07   22595.6    445.13 11024753.0    6410.3 fifo0/data_mem_reg_13__34_/ss
    0:25:08   22595.3    445.13 11024753.0    6410.3 gen_ecc_alu0_ecc_reg_5_/d
    0:25:08   22597.0    445.13 11024694.0    6410.3 check_ecc_in0_gen_ecc_in0_ecc_reg_1_/d
    0:25:09   22597.3    445.13 11024614.0    6410.3 fifo2/data_rd_reg_120_/d 
    0:25:10   22597.3    445.13 11024538.0    6410.3 fifo2/data_rd_reg_94_/d  
    0:25:15   22597.7    445.06 11024502.0    6410.3 fifo1/cnt_data_reg_5_/d  
    0:25:21   22606.1    443.28 11018393.0    6387.3 fifo1/cnt_data_reg_1_/d  
    0:25:23   22607.8    442.91 11014495.0    6365.3 fifo2/data_mem_reg_6__65_/ss
    0:25:25   22612.4    442.05 11011631.0    6355.3 fifo2/data_mem_reg_7__13_/ss
    0:25:26   22615.3    441.76 11012009.0    6340.3 fifo2/clk_gate_data_mem_reg_31__7_latch/en
    0:25:28   22623.6    440.98 11010460.0    6340.3 fifo2/data_mem_reg_13__13_/ss
    0:25:30   22632.5    440.26 11009547.0    6340.3 fifo0/data_mem_reg_15__20_/ss
    0:25:36   22633.5    440.05 11009494.0    6340.3                          
    0:25:37   22628.5    440.05 11009935.0    6340.3                          
    0:25:38   22626.7    440.05 11013971.0    6340.3                          
    0:25:40   22622.3    440.05 11013214.0    6338.3                          
    0:25:40   22614.1    440.05 11013233.0    6338.3                          
    0:25:41   22608.1    440.05 11012649.0    6339.3                          
    0:25:42   22602.6    440.05 11013773.0    6339.3                          
    0:25:43   22597.2    440.05 11013773.0    6339.3                          
    0:25:44   22591.4    440.05 11014077.0    6340.1                          
    0:25:46   22585.5    440.05 11012656.0    6340.1                          
    0:25:47   22576.3    440.05 11014690.0    6340.1                          
    0:25:48   22568.9    440.05 11017405.0    6345.1                          
    0:25:49   22559.8    440.05 11019562.0    6351.1                          
    0:25:51   22550.5    440.05 11015744.0    6367.1                          
    0:25:52   22538.7    440.05 11016979.0    6374.1                          
    0:25:53   22529.5    440.05 11026384.0    6390.1                          
    0:25:55   22521.9    440.05 11038438.0    6401.1                          
    0:25:57   22518.2    440.05 11038771.0    6405.1                          
    0:25:57   22518.2    440.05 11038771.0    6405.1                          
    0:25:57   22518.2    440.05 11038771.0    6405.1                          
    0:25:58   22518.2    440.05 11038771.0    6405.1                          
    0:25:58   22517.7    440.05 11038299.0    6405.1                          
    0:25:58   22517.7    440.05 11038299.0    6405.1                          
    0:25:58   22501.6    440.05 11037629.0    6405.1                          
    0:25:58   22501.6    440.05 11037629.0    6405.1                          
    0:25:58   22501.6    440.05 11037629.0    6405.1                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    10 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:39:53 2015
****************************************
Std cell utilization: 24.88%  (805225/(3283200-47272))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        805705   sites, (non-fixed:805225 fixed:480)
                      37111    cells, (non-fixed:36951  fixed:160)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      47272    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       619 
Avg. std cell width:  0.81 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:39:53 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 6226 illegal cells...
Starting legalizer.
Optimizing multi-row cells:(3 sec)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.6 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Legalization complete (5 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:39:59 2015
****************************************

avg cell displacement:    0.310 um ( 0.78 row height)
max cell displacement:    1.944 um ( 4.87 row height)
std deviation:            0.245 um ( 0.62 row height)
number of cell moved:      5358 cells (out of 36951 cells)

Largest displacement cells:
  Cell: *cell*26699 (d04inn00ynuh5)
    Input location: (66.197 151.844)
    Legal location: (64.820 153.216)
    Displacement: 1.944 um, e.g. 4.87 row height.
  Cell: *cell*27985 (d04inn00ynue3)
    Input location: (0.798 93.187)
    Legal location: (2.310 94.164)
    Displacement: 1.800 um, e.g. 4.51 row height.
  Cell: fifo0/*cell*26760 (d04inn00ynui5)
    Input location: (55.953 54.488)
    Legal location: (54.250 54.663)
    Displacement: 1.712 um, e.g. 4.29 row height.
  Cell: fifo0/*cell*26751 (d04inn00ynuh5)
    Input location: (56.140 54.470)
    Legal location: (57.120 55.860)
    Displacement: 1.701 um, e.g. 4.26 row height.
  Cell: fifo2/*cell*28213 (d04inn00yduo7)
    Input location: (119.870 177.954)
    Legal location: (120.400 176.358)
    Displacement: 1.682 um, e.g. 4.21 row height.
  Cell: fifo2/*cell*26442 (d04inn00ynuh5)
    Input location: (158.317 204.512)
    Legal location: (157.430 203.091)
    Displacement: 1.675 um, e.g. 4.20 row height.
  Cell: fifo2/U4160 (d04can03ln0a5)
    Input location: (120.260 177.954)
    Legal location: (120.680 179.550)
    Displacement: 1.650 um, e.g. 4.14 row height.
  Cell: U18073 (d04xnk04yn0e0)
    Input location: (56.140 206.682)
    Legal location: (55.860 208.278)
    Displacement: 1.620 um, e.g. 4.06 row height.
  Cell: fifo2/*cell*27961 (d04inn00yduq0)
    Input location: (119.796 177.954)
    Legal location: (120.050 179.550)
    Displacement: 1.616 um, e.g. 4.05 row height.
  Cell: place626 (d04xob03yn0e0)
    Input location: (61.670 207.480)
    Legal location: (61.670 209.076)
    Displacement: 1.596 um, e.g. 4.00 row height.

Total 45 cells has large displacement (e.g. > 1.197 um or 3 row height)

Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 509.43  TNS: 11188759.00  Number of Violating Paths: 34769

  Nets with DRC Violations: 24
  Total moveable cell area: 22489.9
  Total fixed cell area: 13.4
  Total physical cell area: 22503.3
  Core area: (0 0 302400 303240)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------
Information: Critical range constraint is used for TNS optimization. (PSYN-308)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:26:21   22503.3    509.43 11191769.0    8328.1                          
    0:26:25   22507.8    456.40 11186974.0    8304.1 fifo2/data_mem_reg_11__12_/ss
    0:26:26   22514.6    453.11 11175506.0    8287.1 fifo0/data_rd_reg_23_/d  
    0:26:27   22524.5    453.11 11173640.0    8283.1 fifo0/data_rd_reg_63_/d  
    0:26:29   22533.5    453.11 11172051.0    8279.1 fifo0/data_rd_reg_22_/d  
    0:26:30   22541.4    453.11 11170573.0    8279.1 fifo2/data_rd_reg_73_/d  
    0:26:32   22554.1    453.11 11170129.0    8251.1 fifo2/data_rd_reg_71_/d  
    0:26:34   22567.5    453.11 11169315.0    8215.0 fifo2/data_rd_reg_73_/d  
    0:26:36   22575.5    453.11 11169056.0    8196.0 gen_ecc_alu0_ecc_reg_5_/d
    0:26:37   22583.9    453.11 11168495.0    8193.0 gen_ecc_alu0_ecc_reg_5_/d
    0:26:39   22592.1    453.11 11168325.0    8182.0 fifo0/data_rd_reg_50_/d  
    0:26:40   22596.7    453.11 11168125.0    8182.0 gen_ecc_alu0_ecc_reg_2_/d
    0:26:41   22597.6    453.11 11168058.0    8184.1 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d
    0:26:42   22605.0    453.11 11166632.0    8182.1 fifo2/data_mem_reg_10__4_/d
    0:26:44   22611.9    453.11 11166096.0    8173.5 check_ecc_in1_gen_ecc_in0_ecc_reg_6_/d
    0:26:47   22612.0    453.11 11163402.0    8173.5 flag_ded0                
    0:26:51   22612.0    450.69 11163384.0    8173.5 fifo1/cnt_data_reg_5_/d  
    0:26:52   22612.0    450.40 11161319.0    8173.5 fifo2/data_mem_reg_19__132_/ss
    0:26:53   22612.0    450.21 11160579.0    8173.5 fifo2/data_mem_reg_22__10_/ss
    0:26:54   22611.9    449.76 11160191.0    8173.5 fifo2/data_mem_reg_19__132_/ss
    0:26:55   22612.2    449.75 11159299.0    8173.5 fifo2/data_mem_reg_11__12_/ss
    0:26:56   22612.7    447.97 11158237.0    8173.5 fifo0/data_mem_reg_15__16_/ss
    0:26:57   22612.7    447.49 11135178.0    8173.5 fifo2/data_mem_reg_11__12_/ss
    0:27:01   22614.8    446.94 11125367.0    8158.5 fifo2/data_mem_reg_11__12_/ss
    0:27:02   22615.2    446.21 11124779.0    8158.5 fifo2/data_mem_reg_29__17_/ss
    0:27:05   22616.5    445.83 11124262.0    8158.5 fifo0/data_mem_reg_15__16_/ss
    0:27:06   22616.5    445.63 11124032.0    8158.5 fifo2/data_mem_reg_6__28_/ss
    0:27:08   22617.0    445.19 11123131.0    8158.5 fifo2/data_mem_reg_8__109_/ss
    0:27:10   22617.4    444.85 11114083.0    8158.5 fifo2/data_mem_reg_6__28_/ss
    0:27:11   22618.1    444.46 11113425.0    8158.5 fifo2/data_mem_reg_13__76_/ss
    0:27:12   22619.4    444.36 11111499.0    8148.5 fifo2/data_mem_reg_7__78_/ss
    0:27:13   22619.1    444.27 11111191.0    8148.5 fifo2/data_mem_reg_21__92_/ss
    0:27:15   22619.6    444.00 11110715.0    8148.5 fifo2/data_mem_reg_12__26_/ss
    0:27:16   22620.8    443.13 11109235.0    8148.5 fifo2/data_mem_reg_4__129_/ss
    0:27:17   22620.8    443.05 11109110.0    8148.5 fifo2/data_mem_reg_3__129_/ss
    0:27:19   22620.8    442.86 11108212.0    8148.5 fifo2/data_mem_reg_9__104_/ss
    0:27:20   22621.3    442.74 11108165.0    8146.5 fifo2/data_mem_reg_6__25_/ss
    0:27:21   22621.3    442.66 11107951.0    8146.5 fifo2/data_mem_reg_3__133_/ss
    0:27:22   22621.8    442.54 11107811.0    8146.5 fifo2/data_mem_reg_31__70_/ssb
    0:27:23   22621.8    442.47 11107597.0    8146.5 fifo2/data_mem_reg_3__129_/ss
    0:27:25   22621.9    442.38 11106783.0    8146.5 fifo2/data_mem_reg_28__111_/ss
    0:27:26   22622.3    441.72 11105700.0    8146.5 fifo2/data_mem_reg_6__101_/ss
    0:27:27   22621.9    441.52 11105229.0    8146.5 fifo0/data_mem_reg_15__16_/ss
    0:27:29   22623.1    441.36 11104022.0    8140.5 fifo2/data_mem_reg_19__121_/ss
    0:27:29   22623.0    441.20 11103922.0    8140.5 fifo1/data_mem_reg_26__45_/ss
    0:27:30   22623.0    441.13 11103739.0    8140.5 fifo2/data_mem_reg_3__129_/ss
    0:27:31   22623.0    441.00 11102244.0    8140.5 gen_ecc_alu0_ecc_reg_2_/d
    0:27:31   22623.4    441.00 11102049.0    8140.5 fifo2/data_rd_reg_68_/d  
    0:27:32   22624.4    441.00 11101810.0    8140.5 gen_ecc_alu0_ecc_reg_2_/d
    0:27:33   22626.1    441.00 11101476.0    8137.5 check_ecc_in0_secded_in0_data_tmp_reg_46_/d
    0:27:34   22629.7    441.00 11101388.0    8138.8 fifo1/data_rd_reg_24_/d  
    0:27:34   22630.5    441.00 11101356.0    8140.1 fifo2/data_rd_reg_88_/d  
    0:27:35   22632.3    441.00 11101290.0    8143.8 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d
    0:27:40   22633.0    440.99 11101213.0    8145.5 fifo1/cnt_data_reg_5_/d  
    0:27:42   22632.7    440.96 11096261.0    8145.5 fifo2/data_mem_reg_6__25_/ss
    0:27:43   22632.7    440.83 11096154.0    8145.5 fifo2/data_mem_reg_6__25_/ss
    0:27:45   22632.2    440.57 11095866.0    8151.5 fifo0/data_mem_reg_11__20_/ss
    0:27:47   22632.7    440.50 11095803.0    8151.5 fifo2/data_mem_reg_12__91_/ss
    0:27:48   22632.7    440.42 11095289.0    8151.5 fifo2/data_mem_reg_14__111_/ss
    0:27:49   22632.8    440.24 11088984.0    8155.5 fifo2/data_mem_reg_15__20_/ss
    0:27:56   22633.9    440.15 11065798.0    8155.5 fifo2/data_mem_reg_12__31_/ss
    0:27:57   22635.1    440.03 11054604.0    8155.5 fifo1/data_mem_reg_14__35_/ss
    0:27:58   22636.8    439.63 11053287.0    8147.5 fifo1/data_mem_reg_26__45_/ss
    0:27:58   22636.7    439.51 11053180.0    8147.5 fifo0/data_mem_reg_20__52_/ss
    0:27:59   22637.0    439.36 11054862.0    8148.5 fifo0/data_mem_reg_26__20_/ss
    0:28:00   22637.4    439.23 11054326.0    8148.5 fifo0/data_mem_reg_6__69_/ss
    0:28:01   22638.2    439.15 11053789.0    8136.5 fifo1/data_mem_reg_27__66_/ss
    0:28:02   22639.0    438.95 11053088.0    8136.5 fifo0/data_mem_reg_20__52_/ss
    0:28:03   22638.9    438.76 11035220.0    8136.5 fifo1/data_mem_reg_14__35_/ss
    0:28:04   22639.2    438.76 11035084.0    8136.5 fifo0/data_mem_reg_6__52_/ss
    0:28:04   22639.1    438.76 10999464.0    8136.5 fifo0/data_mem_reg_6__52_/ss
    0:28:05   22640.4    438.76 10999291.0    8136.5 gen_ecc_in1_ecc_reg_3_/d 
    0:28:05   22640.7    438.76 10997467.0    8135.5 fifo0/data_mem_reg_6__54_/ss
    0:28:06   22643.0    438.76 10993586.0    8114.5 fifo2/data_mem_reg_5__18_/ss
    0:28:07   22644.6    438.76 10988667.0    8096.5 fifo0/data_mem_reg_6__69_/rb
    0:28:08   22645.0    438.76 10987857.0    8096.5 fifo0/data_mem_reg_24__49_/ss
    0:28:09   22645.6    438.76 10982041.0    8096.5 init_mask_alu0_mask_reg_0__28_/rb
    0:28:10   22645.8    438.76 10981934.0    8096.5 init_mask_in0_seed6_reg_25_/ss
    0:28:13   22645.8    438.76 10981182.0    8096.5 fifo2/data_mem_reg_12__31_/ss
    0:28:16   22645.8    438.76 10980916.0    8096.5 fifo2/data_mem_reg_11__12_/ss
    0:28:18   22648.0    438.76 10978798.0    8096.5 fifo2/data_mem_reg_12__35_/ss
    0:28:20   22649.3    438.76 10976576.0    8085.5 fifo0/data_mem_reg_6__69_/ss
    0:28:20   22649.8    438.76 10954547.0    8085.5 fifo0/clk_gate_data_mem_reg_31__2_latch/en
    0:28:22   22649.8    438.76 10954357.0    8085.5 fifo2/data_mem_reg_6__25_/ss
    0:28:24   22651.7    438.76 10952838.0    8080.5 fifo2/data_mem_reg_28__11_/ss
    0:28:25   22652.1    438.76 10952086.0    8080.5 fifo2/data_mem_reg_14__95_/ss
    0:28:26   22653.6    438.76 10948955.0    8071.5 fifo2/data_mem_reg_12__31_/ss
    0:28:27   22653.9    438.76 10947638.0    8071.5 fifo0/data_mem_reg_6__69_/ss
    0:28:28   22653.9    438.76 10947416.0    8071.5 fifo2/data_mem_reg_28__11_/ss
    0:28:32   22654.5    438.76 10947168.0    8070.5 fifo2/data_mem_reg_29__76_/ss
    0:28:34   22654.5    438.76 10946151.0    8070.5 fifo2/data_mem_reg_28__11_/ss
    0:28:35   22654.5    438.76 10945562.0    8070.5 fifo2/data_mem_reg_21__91_/ss
    0:28:36   22654.5    438.76 10945458.0    8070.5 fifo2/data_mem_reg_11__12_/ss
    0:28:37   22655.0    438.76 10945025.0    8070.5 fifo2/data_mem_reg_14__95_/ss
    0:28:39   22655.0    438.76 10944731.0    8070.5 fifo2/data_mem_reg_23__119_/ss
    0:28:41   22655.5    438.76 10944301.0    8070.5 fifo2/data_mem_reg_22__92_/ss
    0:28:43   22655.5    438.76 10943623.0    8070.5 fifo2/data_mem_reg_22__92_/ss
    0:28:45   22656.7    438.76 10941048.0    8058.5 fifo2/data_mem_reg_16__60_/ss
    0:28:47   22656.7    438.76 10940681.0    8058.5 fifo2/data_mem_reg_8__109_/ss
    0:28:48   22656.7    438.76 10940560.0    8057.5 fifo2/data_mem_reg_3__16_/ss
    0:28:50   22656.7    438.76 10940012.0    8057.5 fifo2/data_mem_reg_8__109_/ss
    0:28:50   22656.7    438.76 10939015.0    8057.5 fifo1/data_mem_reg_11__52_/ss
    0:28:51   22657.7    438.76 10938200.0    8057.5 fifo0/data_mem_reg_6__69_/ss
    0:28:52   22657.9    438.76 10938115.0    8057.5 fifo2/data_mem_reg_3__16_/ss
    0:28:55   22657.9    438.76 10937950.0    8057.5 fifo2/data_mem_reg_23__119_/ss
    0:28:57   22659.6    438.76 10936996.0    8057.5 fifo2/data_mem_reg_8__109_/ss
    0:29:00   22660.2    438.76 10937254.0    8057.5 fifo2/data_mem_reg_4__81_/ss
    0:29:01   22662.3    438.76 10934607.0    8030.5 fifo1/data_mem_reg_3__70_/rb
    0:29:01   22662.4    438.76 10934054.0    8024.5 fifo0/data_mem_reg_30__18_/ss
    0:29:02   22663.5    438.76 10933537.0    8016.5 fifo0/data_mem_reg_23__57_/rb
    0:29:04   22665.2    438.76 10931953.0    8001.5 fifo2/data_mem_reg_3__129_/ss
    0:29:05   22665.2    438.76 10931896.0    8001.5 fifo2/data_mem_reg_10__70_/ss
    0:29:07   22665.2    438.76 10931534.0    8001.5 fifo2/data_mem_reg_8__109_/ss
    0:29:07   22667.0    438.76 10926623.0    8001.5 fifo1/data_mem_reg_25__57_/ss
    0:29:09   22667.5    438.76 10923928.0    8001.5 init_mask_in0_seed1_reg_10_/ss
    0:29:09   22667.9    438.76 10923872.0    8001.5 fifo0/data_mem_reg_6__69_/ss
    0:29:11   22667.9    438.76 10923822.0    8001.5 fifo2/data_mem_reg_10__70_/ss
    0:29:12   22667.9    438.76 10923618.0    8001.5 fifo2/data_mem_reg_8__109_/ss
    0:29:13   22667.9    438.76 10923310.0    8001.5 fifo2/data_mem_reg_22__92_/ss
    0:29:15   22669.7    438.76 10921549.0    8001.5 fifo1/data_mem_reg_24__32_/ss
    0:29:17   22671.9    438.76 10919203.0    7983.5 fifo2/data_mem_reg_22__92_/ss
    0:29:18   22672.2    438.76 10919137.0    7982.5 fifo2/data_mem_reg_1__104_/ss
    0:29:20   22672.2    438.76 10918815.0    7982.5 fifo2/data_mem_reg_2__132_/ss
    0:29:22   22672.1    438.76 10918802.0    7982.5 fifo2/data_mem_reg_13__76_/ss
    0:29:26   22672.5    438.76 10918732.0    7982.5 fifo2/data_mem_reg_22__17_/ss
    0:29:28   22673.0    438.76 10918693.0    7982.5 fifo2/data_mem_reg_10__70_/ss
    0:29:31   22673.2    438.76 10917733.0    7982.5 fifo2/data_mem_reg_1__115_/ss
    0:29:34   22673.7    438.76 10917510.0    7982.5 fifo2/data_mem_reg_3__129_/ss
    0:29:36   22675.4    438.76 10915912.0    7968.5 fifo2/data_mem_reg_6__25_/ss
    0:29:37   22675.9    438.76 10915766.0    7968.5 fifo2/data_mem_reg_11__131_/ss
    0:29:39   22677.6    438.76 10914926.0    7968.5 fifo2/data_mem_reg_14__56_/ss
    0:29:40   22677.6    438.76 10914823.0    7968.5 fifo2/data_mem_reg_21__91_/ss
    0:29:42   22679.2    438.76 10914272.0    7968.5 fifo2/data_mem_reg_18__50_/ss
    0:29:43   22679.2    438.76 10914248.0    7968.5 fifo2/data_mem_reg_10__70_/ss
    0:29:45   22679.2    438.76 10913571.0    7968.5 fifo2/data_mem_reg_1__115_/ss
    0:29:47   22679.7    438.76 10913254.0    7968.5 fifo2/data_mem_reg_16__94_/ss
    0:29:50   22679.7    438.76 10913089.0    7968.5 fifo2/data_mem_reg_4__107_/ss
    0:29:51   22679.7    438.76 10913043.0    7968.5 fifo2/data_mem_reg_14__51_/ss
    0:29:53   22679.6    438.76 10912192.0    7968.5 fifo2/data_mem_reg_2__132_/ss
    0:29:55   22680.0    438.76 10911267.0    7968.5 fifo2/data_mem_reg_15__45_/ss
    0:29:56   22682.4    438.76 10908241.0    7950.5 fifo2/data_mem_reg_5__104_/rb
    0:29:57   22683.0    438.76 10904702.0    7950.5 fifo0/data_mem_reg_25__18_/ss
    0:29:58   22683.0    438.76 10904599.0    7950.5 fifo2/data_mem_reg_11__30_/ss
    0:30:00   22683.0    438.76 10903795.0    7950.5 init_mask_in0_seed1_reg_10_/ss
    0:30:01   22683.0    438.76 10903750.0    7950.5 fifo2/data_mem_reg_10__70_/ss
    0:30:03   22683.6    438.76 10895500.0    7950.5 fifo2/data_mem_reg_4__81_/ss
    0:30:04   22683.0    438.76 10895326.0    7950.5 fifo2/data_mem_reg_22__92_/ss
    0:30:08   22683.0    438.76 10895235.0    7950.5 fifo2/data_mem_reg_13__76_/ss
    0:30:10   22683.2    438.76 10894984.0    7950.5 fifo2/data_mem_reg_7__16_/ss
    0:30:11   22683.2    438.76 10894932.0    7950.5 fifo2/data_mem_reg_14__56_/ss
    0:30:13   22683.5    438.76 10894838.0    7950.5 fifo2/data_mem_reg_11__30_/ss
    0:30:14   22683.5    438.76 10894412.0    7950.5 fifo2/data_mem_reg_2__132_/ss
    0:30:15   22684.0    438.76 10894185.0    7950.5 fifo2/data_mem_reg_22__17_/ss
    0:30:17   22684.0    438.76 10894169.0    7950.5 fifo2/data_mem_reg_10__70_/ss
    0:30:19   22684.0    438.76 10894057.0    7950.5 fifo2/data_mem_reg_3__133_/ss
    0:30:20   22684.5    438.76 10893539.0    7950.5 fifo2/data_mem_reg_23__117_/ss
    0:30:22   22685.8    438.76 10892058.0    7944.5 fifo2/data_mem_reg_7__16_/ss
    0:30:55   22687.5    438.76 10890595.0    5998.8                          
    0:30:55   22687.3    438.76 10890595.0    5991.9                          


  Beginning Phase 1 Design Rule Fixing  (min_capacitance)  (max_fanout)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:30:55   22687.3    438.76 10890595.0    5991.9                          
    0:30:58   22688.1    438.76 10890349.0    5991.9 fifo2/data_mem_reg_24__91_/ss
    0:31:11   22688.1    438.76 10890230.0    5991.9 fifo2/data_mem_reg_29__76_/ss
    0:31:14   22688.4    438.76 10887828.0    5991.9 fifo0/data_mem_reg_26__20_/ss
    0:31:15   22688.4    438.76 10887581.0    5991.9 fifo2/data_mem_reg_11__35_/ss
    0:31:20   22688.9    438.76 10887440.0    5991.9 fifo2/data_mem_reg_2__132_/ss
    0:31:30   22688.8    438.76 10887158.0    5991.9 fifo2/data_mem_reg_14__56_/ss
    0:31:33   22689.0    438.76 10887157.0    5991.9 gen_ecc_alu0_ecc_reg_5_/d
    0:31:50   22688.8    438.76 10887157.0    5991.9 gen_ecc_alu0_ecc_reg_2_/d
    0:31:53   22689.1    438.76 10886794.0    5991.9 fifo2/data_mem_reg_14__56_/ss
    0:31:54   22689.2    438.76 10882399.0    5980.9 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d
    0:31:56   22693.4    438.76 10880814.0    5976.9 fifo0/data_rd_reg_5_/d   
    0:31:57   22698.3    438.76 10879850.0    5976.9 check_ecc_alu0/gen_ecc_alu0_ecc_reg_3_/d
    0:31:59   22698.6    438.76 10879848.0    5976.9 fifo2/data_rd_reg_116_/d 
    0:32:00   22700.7    438.76 10879705.0    5976.9 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d
    0:32:07   22702.1    438.76 10878629.0    5976.9 fifo1/cnt_data_reg_5_/d  
    0:32:09   22703.9    438.76 10877809.0    5976.9 fifo2/data_mem_reg_19__132_/ss
    0:32:11   22704.3    438.76 10877761.0    5976.9 fifo2/data_mem_reg_18__81_/ss
    0:32:12   22704.6    438.76 10877021.0    5976.9 gen_ecc_alu0_ecc_reg_5_/d
    0:32:13   22706.0    438.76 10876847.0    5976.9 check_ecc_alu0/secded_alu0_data_tmp_reg_78_/d
    0:32:24   22705.7    438.76 10876100.0    5976.9                          
    0:32:26   22707.6    438.76 10863817.0    5976.9                          
    0:32:28   22705.9    438.76 10859230.0    5976.9                          
    0:32:29   22697.3    438.76 10849472.0    5975.9                          
    0:32:30   22695.6    438.76 10843746.0    5975.9                          
    0:32:31   22695.5    438.76 10840925.0    5975.9                          
    0:32:32   22694.5    438.76 10833171.0    5975.9                          
    0:32:33   22694.0    438.76 10829824.0    5975.9                          
    0:32:34   22694.3    438.76 10815332.0    5975.9                          
    0:32:34   22693.0    438.76 10803000.0    5975.9                          
    0:32:36   22692.4    438.76 10769464.0    5967.9                          
    0:32:37   22688.2    438.76 10759070.0    5967.9                          
    0:32:38   22687.0    438.76 10737342.0    5967.9                          
    0:32:38   22686.0    438.76 10714734.0    5966.9                          
    0:32:39   22685.0    438.76 10706395.0    5966.9                          
    0:32:40   22682.6    438.76 10699533.0    5966.9                          
    0:32:41   22680.0    438.76 10640946.0    5966.9                          
    0:32:42   22677.0    438.76 10632798.0    5966.9                          
    0:32:43   22676.4    438.76 10627700.0    5966.9                          
    0:32:44   22675.0    438.76 10624807.0    5965.9                          
    0:32:45   22674.3    438.76 10615159.0    5965.8                          
    0:32:46   22673.1    438.76 10604468.0    5965.8                          
    0:32:47   22666.2    438.76 10569501.0    5965.8                          
    0:32:48   22664.2    438.76 10558713.0    5965.8                          
    0:32:49   22663.4    438.76 10541230.0    5964.8                          
    0:32:49   22659.7    438.76 10533934.0    5963.1                          
    0:32:51   22657.8    438.76 10525147.0    5966.1                          
    0:32:51   22658.1    438.76 10513066.0    5966.1                          
    0:32:52   22657.0    438.76 10504743.0    5965.1                          
    0:32:53   22656.2    438.76 10496225.0    5965.1                          
    0:32:54   22654.6    438.76 10489760.0    5954.1                          
    0:32:56   22653.6    438.76 10476761.0    5954.1                          
    0:32:56   22646.5    438.76 10471053.0    5954.1                          
    0:32:58   22648.4    438.76 10450933.0    5954.1                          
    0:32:59   22648.6    438.76 10445883.0    5953.1                          
    0:33:00   22649.7    438.76 10435163.0    5953.1                          
    0:33:01   22648.9    438.76 10429724.0    5953.1                          
    0:33:01   22647.1    438.76 10423745.0    5953.1                          
    0:33:02   22647.0    438.76 10421262.0    5952.1                          
    0:33:03   22645.6    438.76 10415488.0    5952.1                          
    0:33:04   22640.3    438.76 10407273.0    5951.1                          
    0:33:05   22637.0    438.76 10400754.0    5950.1                          
    0:33:06   22635.9    438.76 10396639.0    5950.1                          
    0:33:07   22634.6    438.76 10393780.0    5951.1                          
    0:33:08   22633.7    438.76 10390241.0    5951.1                          
    0:33:09   22631.9    438.76 10378132.0    5936.1                          
    0:33:10   22629.6    438.76 10376791.0    5935.1                          
    0:33:11   22629.0    438.76 10368725.0    5935.1                          
    0:33:12   22628.1    438.76 10366429.0    5934.1                          
    0:33:13   22627.1    438.76 10364710.0    5934.1                          
    0:33:15   22627.9    438.76 10358460.0    5934.1                          
    0:33:16   22627.4    438.76 10353996.0    5933.1                          
    0:33:17   22628.0    438.76 10344619.0    5933.1                          
    0:33:18   22627.2    438.76 10338029.0    5933.1                          
    0:33:19   22623.8    438.76 10332079.0    5933.1                          
    0:33:20   22623.2    438.76 10326436.0    5931.1                          
    0:33:22   22621.9    438.76 10320281.0    5931.1                          
    0:33:24   22602.4    438.76 10316583.0    5930.1                          
    0:33:24   22602.1    438.76 10313675.0    5914.1                          
    0:33:26   22599.3    438.76 10310524.0    5912.1                          
    0:33:27   22596.6    438.76 10305545.0    5912.1                          
    0:33:28   22593.9    438.76 10294605.0    5911.1                          
    0:33:29   22593.9    438.76 10288430.0    5911.1                          
    0:33:30   22593.6    438.76 10277770.0    5920.1                          
    0:33:31   22594.1    438.76 10276951.0    5913.1                          
    0:33:32   22593.4    438.76 10270812.0    5913.1                          
    0:33:33   22592.9    438.76 10270240.0    5913.1                          
    0:33:34   22592.1    438.76 10270177.0    5913.1                          
    0:33:35   22591.9    438.76 10270194.0    5913.1                          
    0:33:36   22591.1    438.76 10270175.0    5913.1                          
    0:33:36   22589.7    438.76 10270067.0    5913.1                          
    0:33:37   22589.4    438.76 10270055.0    5913.1                          
    0:33:38   22588.3    438.76 10269887.0    5913.1                          
    0:33:38   22588.0    438.76 10269926.0    5913.1                          
    0:33:40   22587.8    438.76 10269892.0    5912.1                          
    0:33:40   22587.5    438.76 10269856.0    5912.1                          
    0:33:41   22587.5    438.76 10269845.0    5910.3                          
    0:33:42   22586.9    438.76 10269785.0    5910.3                          
    0:33:42   22586.5    438.76 10269810.0    5913.3                          
    0:33:43   22586.3    438.76 10269563.0    5913.3                          
    0:33:43   22585.3    438.76 10269498.0    5913.3                          
    0:33:44   22584.1    438.76 10269181.0    5911.0                          
    0:33:45   22583.6    438.76 10269131.0    5911.0                          
    0:33:45   22582.8    438.76 10268785.0    5912.0                          
    0:33:46   22582.1    438.76 10268759.0    5912.0                          
    0:33:47   22582.0    438.76 10268709.0    5912.0                          
    0:33:47   22581.7    438.76 10268699.0    5912.0                          
    0:33:48   22580.8    438.76 10268684.0    5912.0                          
    0:33:48   22580.7    438.76 10268666.0    5912.0                          
    0:33:49   22580.3    438.76 10268645.0    5912.0                          
    0:33:49   22579.3    438.76 10268537.0    5912.0                          
    0:33:50   22578.9    438.76 10268511.0    5912.0                          
    0:33:50   22578.6    438.76 10268474.0    5912.0                          
    0:33:51   22578.3    438.76 10268368.0    5912.0                          
    0:33:52   22577.6    438.76 10268311.0    5912.0                          
    0:33:53   22577.2    438.76 10268285.0    5912.0                          
    0:33:54   22576.7    438.76 10268182.0    5912.0                          
    0:33:54   22576.7    438.76 10268177.0    5912.0                          
    0:33:54   22576.2    438.76 10268175.0    5912.0                          
    0:33:55   22576.0    438.76 10268181.0    5912.0                          
    0:33:55   22575.9    438.76 10268167.0    5912.0                          
    0:33:56   22575.5    438.76 10268080.0    5912.0                          
    0:33:56   22575.5    438.76 10268076.0    5912.0                          
    0:33:57   22574.8    438.76 10268038.0    5912.0                          
    0:33:57   22574.1    438.76 10268036.0    5912.0                          
    0:33:58   22573.2    438.76 10267956.0    5912.0                          
    0:33:58   22572.5    438.76 10267889.0    5912.1                          
    0:33:58   22572.1    438.76 10267818.0    5912.1                          
    0:33:59   22571.5    438.76 10267930.0    5911.1                          
    0:34:00   22570.5    438.76 10267745.0    5911.1                          
    0:34:00   22569.6    438.76 10267641.0    5911.1                          
    0:34:00   22568.5    438.76 10267634.0    5911.1                          
    0:34:01   22568.1    438.76 10267311.0    5910.1                          
    0:34:02   22567.6    438.76 10267159.0    5910.1                          
    0:34:02   22566.7    438.76 10267082.0    5910.1                          
    0:34:03   22566.4    438.76 10267090.0    5910.1                          
    0:34:03   22565.8    438.76 10267116.0    5910.1                          
    0:34:04   22565.5    438.76 10267085.0    5909.1                          
    0:34:05   22564.8    438.76 10266894.0    5909.1                          
    0:34:05   22564.9    438.76 10266767.0    5908.1                          
    0:34:06   22563.9    438.76 10266691.0    5908.1                          
    0:34:06   22563.1    438.76 10266582.0    5908.1                          
    0:34:07   22562.4    438.76 10266462.0    5908.8                          
    0:34:08   22562.3    438.76 10266403.0    5908.8                          
    0:34:09   22561.9    438.76 10266380.0    5908.8                          
    0:34:09   22561.8    438.76 10266325.0    5908.8                          
    0:34:09   22561.1    438.76 10266091.0    5908.8                          
    0:34:10   22561.0    438.76 10266021.0    5908.8                          
    0:34:11   22560.6    438.76 10265833.0    5908.8                          
    0:34:12   22563.6    438.76 10265520.0    5907.8                          
    0:34:12   22563.5    438.76 10265496.0    5907.8                          
    0:34:13   22562.6    438.76 10265441.0    5907.8                          
    0:34:14   22561.4    438.76 10265116.0    5907.8                          
    0:34:15   22562.6    438.76 10264891.0    5907.8 fifo2/data_rd_reg_50_/d  
    0:34:21   22564.8    438.76 10264840.0    5907.8                          
    0:34:22   22548.9    438.76 10263233.0    5907.8                          
    0:34:23   22544.3    438.76 10265261.0    5907.8                          
    0:34:24   22542.0    438.76 10277888.0    5907.8                          
    0:34:24   22538.4    438.76 10291109.0    5907.1                          
    0:34:25   22535.2    438.76 10303830.0    5907.1                          
    0:34:25   22531.3    438.76 10303433.0    5907.1                          
    0:34:26   22529.3    438.76 10303624.0    5907.1                          
    0:34:27   22526.3    438.76 10303588.0    5912.1                          
    0:34:28   22519.7    438.76 10312409.0    5921.1                          
    0:34:29   22511.0    438.76 10315647.0    5934.1                          
    0:34:30   22504.4    438.76 10319536.0    5938.1                          
    0:34:31   22498.2    438.76 10323021.0    5938.1                          
    0:34:32   22489.0    438.76 10339477.0    5940.1                          
    0:34:33   22482.2    438.76 10344607.0    5940.1                          
    0:34:34   22475.7    438.76 10351574.0    5940.1                          
    0:34:35   22473.1    438.76 10355055.0    5941.1                          
    0:34:36   22470.0    438.76 10357626.0    5942.1                          
    0:34:36   22470.0    438.76 10357626.0    5942.1                          
    0:34:37   22470.0    438.76 10357626.0    5942.1                          
    0:34:37   22469.0    438.76 10357507.0    5942.1                          
    0:34:37   22469.0    438.76 10357507.0    5942.1                          
    0:34:37   22468.6    438.76 10357523.0    5942.1                          
    0:34:37   22468.6    438.76 10357523.0    5942.1                          
    0:34:37   22468.6    438.76 10357523.0    5942.1                          

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    10 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary (Region mode)
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:48:29 2015
****************************************
Std cell utilization: 24.85%  (803982/(3283200-47272))
(Non-fixed only)
Chip area:            3283200  sites, bbox (0.00 0.00 302.40 303.24) um
Std cell area:        804462   sites, (non-fixed:803982 fixed:480)
                      37200    cells, (non-fixed:37040  fixed:160)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      47272    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       593 
Avg. std cell width:  0.80 um 
Site array:           core     (width: 0.070 um, height: 0.399 um, rows: 760)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:48:29 2015
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
m1         none          ---         ---       via additive      ---
m2         none          ---         ---       via additive      ---
m3         none          ---         ---       via additive      ---
m4         none          ---         ---       via additive      ---
m5         none          ---         ---       via additive      ---
m6         none          ---         ---       via additive      ---
m7         none          ---         ---       via additive      ---
m8         none          ---         ---       via additive      ---
tm1        none          ---         ---       via additive      ---
m9         none          ---         ---       via additive      ---
m0         none          ---         ---       via additive      ---
c4         none          ---         ---       via additive      ---
Legalizing 2481 illegal cells...
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Starting legalizer.
Optimizing multi-row cells:(2 sec)
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.3 sec)
Legalization complete (3 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fdkex
  Version: J-2014.09-SP1
  Date   : Tue Mar 31 01:48:33 2015
****************************************

avg cell displacement:    0.302 um ( 0.76 row height)
max cell displacement:    2.805 um ( 7.03 row height)
std deviation:            0.277 um ( 0.69 row height)
number of cell moved:      2080 cells (out of 37040 cells)

Largest displacement cells:
  Cell: fifo2/*cell*40103 (d04inn00ynuh5)
    Input location: (119.446 178.752)
    Legal location: (119.700 181.545)
    Displacement: 2.805 um, e.g. 7.03 row height.
  Cell: fifo2/*cell*38587 (d04inn00ynuh5)
    Input location: (119.327 178.976)
    Legal location: (118.790 181.545)
    Displacement: 2.625 um, e.g. 6.58 row height.
  Cell: fifo2/*cell*40102 (d04inn00ynuh5)
    Input location: (119.327 178.976)
    Legal location: (117.880 181.146)
    Displacement: 2.608 um, e.g. 6.54 row height.
  Cell: fifo2/*cell*40781 (d04inn00ynuh5)
    Input location: (119.446 178.752)
    Legal location: (118.790 181.146)
    Displacement: 2.482 um, e.g. 6.22 row height.
  Cell: fifo2/*cell*40056 (d04inn00ynuh5)
    Input location: (118.697 178.178)
    Legal location: (117.740 175.959)
    Displacement: 2.417 um, e.g. 6.06 row height.
  Cell: fifo2/*cell*40282 (d04inn00ynuh5)
    Input location: (119.446 178.752)
    Legal location: (119.700 181.146)
    Displacement: 2.407 um, e.g. 6.03 row height.
  Cell: fifo2/*cell*40066 (d04inn00ynuh5)
    Input location: (118.697 178.178)
    Legal location: (118.650 175.959)
    Displacement: 2.219 um, e.g. 5.56 row height.
  Cell: fifo2/*cell*40199 (d04inn00ynuh5)
    Input location: (119.607 177.779)
    Legal location: (119.560 175.560)
    Displacement: 2.219 um, e.g. 5.56 row height.
  Cell: fifo2/*cell*40200 (d04inn00ynuh5)
    Input location: (119.607 177.779)
    Legal location: (119.560 175.959)
    Displacement: 1.821 um, e.g. 4.56 row height.
  Cell: fifo0/*cell*38601 (d04inn00ynui5)
    Input location: (55.940 54.495)
    Legal location: (57.120 55.860)
    Displacement: 1.804 um, e.g. 4.52 row height.

Total 23 cells has large displacement (e.g. > 1.197 um or 3 row height)

Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
...100%

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 488.39  TNS: 10438330.00  Number of Violating Paths: 34430

  Nets with DRC Violations: 23
  Total moveable cell area: 22455.2
  Total fixed cell area: 13.4
  Total physical cell area: 22468.6
  Core area: (0 0 302400 303240)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 12 routable metal layers
    Top most routable layer is set to be metal9
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
Warning: Limited std master d04bfn00nd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bfn00yd0b3: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02yd0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04bar01nnz64: orientation(s) = { R0 R0_MY }.  (APL-082)
Warning: Limited std master d04xnb02ld0i0: orientation(s) = { R0 R0_MX }.  (APL-082)
Warning: Limited std master d04xnb02wd0h0: orientation(s) = { R0 R0_MX }.  (APL-082)
  Reading misc information ...
    array <core> has 0 vertical and 760 horizontal rows
    array <bonuscore> has 0 vertical and 760 horizontal rows
    array <core2h> has 0 vertical and 760 horizontal rows
    GRC ref loc X corrected
    GRC ref loc Y corrected
    1140 rows didn't pass legal unit tile check and skipped
    10 route guides
    4385 pre-routes for placement blockage/checking
    3085 pre-routes for map congestion calculation
    tracks of layer 1 are not even
    tracks of layer 3 are not even
    tracks of layer 4 are not even
    tracks of layer 5 are not even
    tracks of layer 6 are not even
    tracks of layer 7 are not even
    tracks of layer 8 are not even
    tracks of layer 9 are not even
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
(fixed placement) Spacing Rule Violations     : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
Number of Spacing Rule Violations     : 0
******************************************** 
Information: Updating database...
==>INFORMATION: P_source_if_exists: place_opt.tcl : END Tue Mar 31 01:48:56 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:46:24 hrs : CPU RUNTIME in (hh:mm:ss) : 00:43:11 hrs : MEMORY : 3204520 KB
#INFO-MSG==>  Time to run substep place_opt in (hh:mm:ss) : 00:46:24 hrs
#INFO-MSG==>  Executing substep check_place
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/dot3/d04/check_place.tcl : START Tue Mar 31 01:48:56 MST 2015
#INFO-MSG==>   Checking for cell overlap 
0
#INFO-MSG==>   There is no overlapped cells 
#INFO-MSG==>   Done: Checking for cell overlap 
#INFO-MSG==>  CHECK_PLACE.tcl: dont_use cells except clock cells
#INFO-MSG==>  Checking cells in the design...
#INFO-MSG==>  No dont_use cells found in your design
#INFO-MSG==>  Done: Checking cells in the design...
==>INFORMATION: P_source_if_exists: check_place.tcl : END Tue Mar 31 01:49:03 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:07 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:05 hrs : MEMORY : 3204520 KB
#INFO-MSG==>  Time to run substep check_place in (hh:mm:ss) : 00:00:07 hrs
#INFO-MSG==>  Executing substep derive_pg
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/derive_pg.tcl : START Tue Mar 31 01:49:03 MST 2015
Information: connected 5665 power ports and 5665 ground ports
==>INFORMATION: P_source_if_exists: derive_pg.tcl : END Tue Mar 31 01:49:04 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 3204520 KB
#INFO-MSG==>  Time to run substep derive_pg in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep change_names
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/change_names.tcl : START Tue Mar 31 01:49:04 MST 2015
==>INFORMATION: Running default verilog rule , check log file ./logs/place.change_names.log
==>INFORMATION: Running name rule 'standard_netnames_verilog', check log file ./logs/place.change_names.log
==>INFORMATION: P_source_if_exists: change_names.tcl : END Tue Mar 31 01:49:07 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:03 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:03 hrs : MEMORY : 3204520 KB
#INFO-MSG==>  Time to run substep change_names in (hh:mm:ss) : 00:00:03 hrs
#INFO-MSG==>  Time to run step place in (hh:mm:ss) : 00:46:47 hrs
#INFO-MSG==>  Saving design fdkex ...
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fdkex. (UIG-5)
==>INFORMATION: Generating qor report...
==>INFORMATION: Generating physical report...
#INFO-MSG==>  Runtime for reports: 0.15 minutes
#INFO-MSG==>   No report requirement specified INTEL_OUTPUTS(place) 
#INFO-MSG==>  Saving/rsync-ing  fdkex_51074_LIB into ./mwdb/fdkex_place_LIB
sending incremental file list
created directory ./mwdb/fdkex_place_LIB
./
lib
lib_1
lib_2
lib_3
lib_bck
CEL/
CEL/fdkex:1
CEL/fdkex:1_100
CEL/fdkex:1_101
CEL/fdkex:1_102
CEL/fdkex:1_103
CEL/fdkex:1_104
CEL/fdkex:1_106
CEL/fdkex:1_7
CEL/fdkex:1_8
CEL/fdkex:1_9
CEL/fdkex:1_92
CEL/fdkex:1_93
CEL/fdkex:1_94
CEL/fdkex:1_95
CEL/fdkex:1_96
CEL/fdkex:1_97
CEL/fdkex:1_98
CEL/fdkex:1_99
ROUTE/

sent 30388843 bytes  received 460 bytes  60778606.00 bytes/sec
total size is 30383846  speedup is 1.00
#INFO-MSG==>  Time to create reports and outputs for place in (hh:mm:ss) : 00:00:16 hrs

