Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_xcvr_fpll_a10_0.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_xcvr_fpll_a10_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: mcu_subsystem_xcvr_fpll_a10_0.xcvr_fpll_a10_0: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: mcu_subsystem_xcvr_fpll_a10_0.xcvr_fpll_a10_0: Selected device is 10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_xcvr_fpll_a10_0.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_xcvr_fpll_a10_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: mcu_subsystem_xcvr_fpll_a10_0.xcvr_fpll_a10_0: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: mcu_subsystem_xcvr_fpll_a10_0.xcvr_fpll_a10_0: Selected device is 10CX220YF780I5G
Info: mcu_subsystem_xcvr_fpll_a10_0: "Transforming system: mcu_subsystem_xcvr_fpll_a10_0"
Info: mcu_subsystem_xcvr_fpll_a10_0: "Naming system components in system: mcu_subsystem_xcvr_fpll_a10_0"
Info: mcu_subsystem_xcvr_fpll_a10_0: "Processing generation queue"
Info: mcu_subsystem_xcvr_fpll_a10_0: "Generating: mcu_subsystem_xcvr_fpll_a10_0"
Info: mcu_subsystem_xcvr_fpll_a10_0: "Generating: altera_xcvr_fpll_a10"
Info: xcvr_fpll_a10_0: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_fpll_a10_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: mcu_subsystem_xcvr_fpll_a10_0: Done "mcu_subsystem_xcvr_fpll_a10_0" with 2 modules, 9 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
