Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: CellScoreFilter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CellScoreFilter.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/" "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/" }

---- Target Parameters
Output File Name                   : "CellScoreFilter"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : CellScoreFilter
Verilog Macros                     : { PICO_DDR3 PICO_DDR3_NETLIST }
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"source" "../ipcore_dir" "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ISE_m505lx325/source/"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_dir/cellscorefilter_fifo.v" into library work
Parsing module <cellscorefilter_fifo>.
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/CellScoreFilter.v" into library work
Parsing module <CellScoreFilter>.
Analyzing Verilog file "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_dir/system_clk_gen/example_design/system_clk_gen_exdes.v" into library work
Parsing module <system_clk_gen_exdes>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CellScoreFilter>.
WARNING:HDLCompiler:413 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/CellScoreFilter.v" Line 198: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/CellScoreFilter.v" Line 203: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <cellscorefilter_fifo>.
WARNING:HDLCompiler:1499 - "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/ipcore_dir/cellscorefilter_fifo.v" Line 39: Empty module <cellscorefilter_fifo> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CellScoreFilter>.
    Related source file is "/home/albertng/Documents/SmithWaterman/SmithWatermanAccelerator/firmware/CellScoreFilter.v".
        NUM_PES = 64
        WIDTH = 10
WARNING:Xst:647 - Input <cell_score_threshold_in<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <buffer_sel<2>>.
    Found 1-bit register for signal <buffer_sel<3>>.
    Found 1-bit register for signal <buffer_sel<4>>.
    Found 1-bit register for signal <buffer_sel<5>>.
    Found 1-bit register for signal <buffer_sel<6>>.
    Found 1-bit register for signal <buffer_sel<7>>.
    Found 1-bit register for signal <buffer_sel<8>>.
    Found 1-bit register for signal <buffer_sel<9>>.
    Found 1-bit register for signal <buffer_sel<10>>.
    Found 1-bit register for signal <buffer_sel<11>>.
    Found 1-bit register for signal <buffer_sel<12>>.
    Found 1-bit register for signal <buffer_sel<13>>.
    Found 1-bit register for signal <buffer_sel<14>>.
    Found 1-bit register for signal <buffer_sel<15>>.
    Found 1-bit register for signal <buffer_sel<16>>.
    Found 1-bit register for signal <buffer_sel<17>>.
    Found 1-bit register for signal <buffer_sel<18>>.
    Found 1-bit register for signal <buffer_sel<19>>.
    Found 1-bit register for signal <buffer_sel<20>>.
    Found 1-bit register for signal <buffer_sel<21>>.
    Found 1-bit register for signal <buffer_sel<22>>.
    Found 1-bit register for signal <buffer_sel<23>>.
    Found 1-bit register for signal <buffer_sel<24>>.
    Found 1-bit register for signal <buffer_sel<25>>.
    Found 1-bit register for signal <buffer_sel<26>>.
    Found 1-bit register for signal <buffer_sel<27>>.
    Found 1-bit register for signal <buffer_sel<28>>.
    Found 1-bit register for signal <buffer_sel<29>>.
    Found 1-bit register for signal <buffer_sel<30>>.
    Found 1-bit register for signal <buffer_sel<31>>.
    Found 1-bit register for signal <buffer_sel<32>>.
    Found 1-bit register for signal <buffer_sel<33>>.
    Found 1-bit register for signal <buffer_sel<34>>.
    Found 1-bit register for signal <buffer_sel<35>>.
    Found 1-bit register for signal <buffer_sel<36>>.
    Found 1-bit register for signal <buffer_sel<37>>.
    Found 1-bit register for signal <buffer_sel<38>>.
    Found 1-bit register for signal <buffer_sel<39>>.
    Found 1-bit register for signal <buffer_sel<40>>.
    Found 1-bit register for signal <buffer_sel<41>>.
    Found 1-bit register for signal <buffer_sel<42>>.
    Found 1-bit register for signal <buffer_sel<43>>.
    Found 1-bit register for signal <buffer_sel<44>>.
    Found 1-bit register for signal <buffer_sel<45>>.
    Found 1-bit register for signal <buffer_sel<46>>.
    Found 1-bit register for signal <buffer_sel<47>>.
    Found 1-bit register for signal <buffer_sel<48>>.
    Found 1-bit register for signal <buffer_sel<49>>.
    Found 1-bit register for signal <buffer_sel<50>>.
    Found 1-bit register for signal <buffer_sel<51>>.
    Found 1-bit register for signal <buffer_sel<52>>.
    Found 1-bit register for signal <buffer_sel<53>>.
    Found 1-bit register for signal <buffer_sel<54>>.
    Found 1-bit register for signal <buffer_sel<55>>.
    Found 1-bit register for signal <buffer_sel<56>>.
    Found 1-bit register for signal <buffer_sel<57>>.
    Found 1-bit register for signal <buffer_sel<58>>.
    Found 1-bit register for signal <buffer_sel<59>>.
    Found 1-bit register for signal <buffer_sel<60>>.
    Found 1-bit register for signal <buffer_sel<61>>.
    Found 1-bit register for signal <buffer_sel<62>>.
    Found 1-bit register for signal <buffer_sel<63>>.
    Found 1-bit register for signal <write_buffer>.
    Found 26-bit register for signal <ref_block_cnt0>.
    Found 26-bit register for signal <ref_block_cnt1>.
    Found 16-bit register for signal <query_id0>.
    Found 16-bit register for signal <query_id1>.
    Found 10-bit register for signal <cell_score_threshold0>.
    Found 10-bit register for signal <cell_score_threshold1>.
    Found 5-bit register for signal <state0>.
    Found 5-bit register for signal <state1>.
    Found 1-bit register for signal <fifo_din_sel>.
    Found 1-bit register for signal <buffer_sel<1>>.
    Found finite state machine <FSM_0> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 24                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit comparator lessequal for signal <n0012> created at line 143
    Found 10-bit comparator lessequal for signal <n0028> created at line 143
    Found 10-bit comparator lessequal for signal <n0044> created at line 143
    Found 10-bit comparator lessequal for signal <n0060> created at line 143
    Found 10-bit comparator lessequal for signal <n0076> created at line 143
    Found 10-bit comparator lessequal for signal <n0092> created at line 143
    Found 10-bit comparator lessequal for signal <n0108> created at line 143
    Found 10-bit comparator lessequal for signal <n0124> created at line 143
    Found 10-bit comparator lessequal for signal <n0140> created at line 143
    Found 10-bit comparator lessequal for signal <n0156> created at line 143
    Found 10-bit comparator lessequal for signal <n0172> created at line 143
    Found 10-bit comparator lessequal for signal <n0188> created at line 143
    Found 10-bit comparator lessequal for signal <n0204> created at line 143
    Found 10-bit comparator lessequal for signal <n0220> created at line 143
    Found 10-bit comparator lessequal for signal <n0236> created at line 143
    Found 10-bit comparator lessequal for signal <n0252> created at line 143
    Found 10-bit comparator lessequal for signal <n0268> created at line 143
    Found 10-bit comparator lessequal for signal <n0284> created at line 143
    Found 10-bit comparator lessequal for signal <n0300> created at line 143
    Found 10-bit comparator lessequal for signal <n0316> created at line 143
    Found 10-bit comparator lessequal for signal <n0332> created at line 143
    Found 10-bit comparator lessequal for signal <n0348> created at line 143
    Found 10-bit comparator lessequal for signal <n0364> created at line 143
    Found 10-bit comparator lessequal for signal <n0380> created at line 143
    Found 10-bit comparator lessequal for signal <n0396> created at line 143
    Found 10-bit comparator lessequal for signal <n0412> created at line 143
    Found 10-bit comparator lessequal for signal <n0428> created at line 143
    Found 10-bit comparator lessequal for signal <n0444> created at line 143
    Found 10-bit comparator lessequal for signal <n0460> created at line 143
    Found 10-bit comparator lessequal for signal <n0476> created at line 143
    Found 10-bit comparator lessequal for signal <n0492> created at line 143
    Found 10-bit comparator lessequal for signal <n0508> created at line 143
    Found 10-bit comparator lessequal for signal <n0524> created at line 143
    Found 10-bit comparator lessequal for signal <n0540> created at line 143
    Found 10-bit comparator lessequal for signal <n0556> created at line 143
    Found 10-bit comparator lessequal for signal <n0572> created at line 143
    Found 10-bit comparator lessequal for signal <n0588> created at line 143
    Found 10-bit comparator lessequal for signal <n0604> created at line 143
    Found 10-bit comparator lessequal for signal <n0620> created at line 143
    Found 10-bit comparator lessequal for signal <n0636> created at line 143
    Found 10-bit comparator lessequal for signal <n0652> created at line 143
    Found 10-bit comparator lessequal for signal <n0668> created at line 143
    Found 10-bit comparator lessequal for signal <n0684> created at line 143
    Found 10-bit comparator lessequal for signal <n0700> created at line 143
    Found 10-bit comparator lessequal for signal <n0716> created at line 143
    Found 10-bit comparator lessequal for signal <n0732> created at line 143
    Found 10-bit comparator lessequal for signal <n0748> created at line 143
    Found 10-bit comparator lessequal for signal <n0764> created at line 143
    Found 10-bit comparator lessequal for signal <n0780> created at line 143
    Found 10-bit comparator lessequal for signal <n0796> created at line 143
    Found 10-bit comparator lessequal for signal <n0812> created at line 143
    Found 10-bit comparator lessequal for signal <n0828> created at line 143
    Found 10-bit comparator lessequal for signal <n0844> created at line 143
    Found 10-bit comparator lessequal for signal <n0860> created at line 143
    Found 10-bit comparator lessequal for signal <n0876> created at line 143
    Found 10-bit comparator lessequal for signal <n0892> created at line 143
    Found 10-bit comparator lessequal for signal <n0908> created at line 143
    Found 10-bit comparator lessequal for signal <n0924> created at line 143
    Found 10-bit comparator lessequal for signal <n0940> created at line 143
    Found 10-bit comparator lessequal for signal <n0956> created at line 143
    Found 10-bit comparator lessequal for signal <n0972> created at line 143
    Found 10-bit comparator lessequal for signal <n0988> created at line 143
    Found 10-bit comparator lessequal for signal <n1004> created at line 143
    Found 10-bit comparator lessequal for signal <n1020> created at line 143
    Summary:
	inferred 169 D-type flip-flop(s).
	inferred  64 Comparator(s).
	inferred 823 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <CellScoreFilter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 71
 1-bit register                                        : 65
 10-bit register                                       : 2
 16-bit register                                       : 2
 26-bit register                                       : 2
# Comparators                                          : 64
 10-bit comparator lessequal                           : 64
# Multiplexers                                         : 823
 1-bit 2-to-1 multiplexer                              : 822
 48-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipcore_dir/cellscorefilter_fifo.ngc>.
Loading core <cellscorefilter_fifo> for timing and area information for instance <output_fifo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 169
 Flip-Flops                                            : 169
# Comparators                                          : 64
 10-bit comparator lessequal                           : 64
# Multiplexers                                         : 823
 1-bit 2-to-1 multiplexer                              : 822
 48-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state0[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state1[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------

Optimizing unit <CellScoreFilter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CellScoreFilter, actual ratio is 0.

Pipelining and Register Balancing Report ...

Processing Unit <CellScoreFilter> :
	Register(s) state0_FSM_FFd3 has(ve) been backward balanced into : state0_FSM_FFd3_BRB0 state0_FSM_FFd3_BRB1 state0_FSM_FFd3_BRB2 state0_FSM_FFd3_BRB3 state0_FSM_FFd3_BRB4 state0_FSM_FFd3_BRB5.
	Register(s) state1_FSM_FFd3 has(ve) been backward balanced into : state1_FSM_FFd3_BRB0 state1_FSM_FFd3_BRB1 state1_FSM_FFd3_BRB2 state1_FSM_FFd3_BRB3 state1_FSM_FFd3_BRB4 state1_FSM_FFd3_BRB5.
Unit <CellScoreFilter> processed.
FlipFlop cell_score_threshold0_0 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_0 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_1 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_1 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_2 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_2 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_3 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_4 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_4 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_5 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_5 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_6 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_6 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_7 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_8 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_8 connected to a primary input has been replicated
FlipFlop cell_score_threshold0_9 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold0_9 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_0 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_0 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_1 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_1 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_2 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_2 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_3 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_4 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_4 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_5 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_5 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_6 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_6 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_8 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_8 connected to a primary input has been replicated
FlipFlop cell_score_threshold1_9 has been replicated 3 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop cell_score_threshold1_9 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 235
 Flip-Flops                                            : 235

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CellScoreFilter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1955
#      GND                         : 3
#      INV                         : 6
#      LUT2                        : 34
#      LUT3                        : 655
#      LUT4                        : 673
#      LUT5                        : 49
#      LUT6                        : 102
#      MUXCY                       : 430
#      VCC                         : 3
# FlipFlops/Latches                : 414
#      FD                          : 11
#      FDC                         : 76
#      FDCE                        : 39
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 8
#      FDRE                        : 266
#      FDS                         : 2
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 890
#      IBUF                        : 760
#      OBUF                        : 130

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:             414  out of  407600     0%  
 Number of Slice LUTs:                 1519  out of  203800     0%  
    Number used as Logic:              1519  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1821
   Number with an unused Flip Flop:    1407  out of   1821    77%  
   Number with an unused LUT:           302  out of   1821    16%  
   Number of fully used LUT-FF pairs:   112  out of   1821     6%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                         914
 Number of bonded IOBs:                 892  out of    500   178% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    200     1%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 303   |
so_clk                             | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                                                                       | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.552ns (Maximum Frequency: 219.704MHz)
   Minimum input arrival time before clock: 3.739ns
   Maximum output required time after clock: 0.968ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.552ns (frequency: 219.704MHz)
  Total number of paths / destination ports: 219615 / 442
-------------------------------------------------------------------------
Delay:               4.552ns (Levels of Logic = 45)
  Source:            cell_score_threshold1_0_1 (FF)
  Destination:       output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cell_score_threshold1_0_1 to output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.236   0.523  cell_score_threshold1_0_1 (cell_score_threshold1_0_1)
     LUT3:I0->O            2   0.043   0.527  Mmux_cell_score_threshold<28><0>11 (cell_score_threshold<28><0>)
     LUT4:I0->O            1   0.043   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_lut<0> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<0> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<1> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<2> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<3> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<3>)
     MUXCY:CI->O           2   0.151   0.410  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<4> (V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o)
     LUT6:I4->O            1   0.043   0.000  out5_wg_lut<0> (out5_wg_lut<0>)
     MUXCY:S->O            1   0.238   0.000  out5_wg_cy<0> (out5_wg_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<1> (out5_wg_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<2> (out5_wg_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<3> (out5_wg_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<4> (out5_wg_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<5> (out5_wg_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<6> (out5_wg_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<7> (out5_wg_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<8> (out5_wg_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<9> (out5_wg_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<10> (out5_wg_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<11> (out5_wg_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<12> (out5_wg_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<13> (out5_wg_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<14> (out5_wg_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<15> (out5_wg_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<16> (out5_wg_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<17> (out5_wg_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<18> (out5_wg_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<19> (out5_wg_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<20> (out5_wg_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<21> (out5_wg_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<22> (out5_wg_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<23> (out5_wg_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<24> (out5_wg_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<25> (out5_wg_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<26> (out5_wg_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<27> (out5_wg_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<28> (out5_wg_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<29> (out5_wg_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<30> (out5_wg_cy<30>)
     MUXCY:CI->O           2   0.013   0.000  out5_wg_cy<31> (high_score1)
     MUXCY:CI->O           1   0.013   0.000  fifo_wr_en_SW0_cy (high_score1_l1)
     MUXCY:CI->O           1   0.150   0.350  fifo_wr_en_SW0_cy1 (N2)
     LUT6:I5->O            2   0.043   0.410  fifo_wr_en (fifo_wr_en)
     begin scope: 'output_fifo:wr_en'
     LUT2:I0->O           33   0.043   0.469  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.161          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      4.552ns (1.861ns logic, 2.690ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'so_clk'
  Clock period: 1.695ns (frequency: 589.866MHz)
  Total number of paths / destination ports: 437 / 226
-------------------------------------------------------------------------
Delay:               1.695ns (Levels of Logic = 7)
  Source:            output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:       output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      so_clk rising
  Destination Clock: so_clk rising

  Data Path: output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.236   0.539  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>)
     LUT4:I0->O            1   0.043   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1<0>)
     MUXCY:S->O            1   0.238   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.013   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.013   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.013   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.150   0.405  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0)
     LUT6:I4->O            1   0.043   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                    -0.000          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      1.695ns (0.751ns logic, 0.944ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 74469 / 574
-------------------------------------------------------------------------
Offset:              3.739ns (Levels of Logic = 45)
  Source:            V_out_in<281> (PAD)
  Destination:       output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 (FF)
  Destination Clock: clk rising

  Data Path: V_out_in<281> to output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.527  V_out_in_281_IBUF (V_out_in_281_IBUF)
     LUT4:I0->O            0   0.043   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_lutdi (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_lutdi)
     MUXCY:DI->O           1   0.228   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<0> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<1> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<2> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<3> (Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<3>)
     MUXCY:CI->O           2   0.151   0.410  Mcompar_V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o_cy<4> (V_out_in[289]_cell_score_threshold1[9]_LessThan_29_o)
     LUT6:I4->O            1   0.043   0.000  out5_wg_lut<0> (out5_wg_lut<0>)
     MUXCY:S->O            1   0.238   0.000  out5_wg_cy<0> (out5_wg_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<1> (out5_wg_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<2> (out5_wg_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<3> (out5_wg_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<4> (out5_wg_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<5> (out5_wg_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<6> (out5_wg_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<7> (out5_wg_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<8> (out5_wg_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<9> (out5_wg_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<10> (out5_wg_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<11> (out5_wg_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<12> (out5_wg_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<13> (out5_wg_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<14> (out5_wg_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<15> (out5_wg_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<16> (out5_wg_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<17> (out5_wg_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<18> (out5_wg_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<19> (out5_wg_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<20> (out5_wg_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<21> (out5_wg_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<22> (out5_wg_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<23> (out5_wg_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<24> (out5_wg_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<25> (out5_wg_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<26> (out5_wg_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<27> (out5_wg_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<28> (out5_wg_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<29> (out5_wg_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  out5_wg_cy<30> (out5_wg_cy<30>)
     MUXCY:CI->O           2   0.013   0.000  out5_wg_cy<31> (high_score1)
     MUXCY:CI->O           1   0.013   0.000  fifo_wr_en_SW0_cy (high_score1_l1)
     MUXCY:CI->O           1   0.150   0.350  fifo_wr_en_SW0_cy1 (N2)
     LUT6:I5->O            2   0.043   0.410  fifo_wr_en (fifo_wr_en)
     begin scope: 'output_fifo:wr_en'
     LUT2:I0->O           33   0.043   0.469  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     FDPE:CE                   0.161          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
    ----------------------------------------
    Total                      3.739ns (1.572ns logic, 2.167ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'so_clk'
  Total number of paths / destination ports: 71 / 71
-------------------------------------------------------------------------
Offset:              1.205ns (Levels of Logic = 3)
  Source:            so_rdy_in (PAD)
  Destination:       output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47 (FF)
  Destination Clock: so_clk rising

  Data Path: so_rdy_in to output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_47
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.000   0.529  so_rdy_in_IBUF (so_rdy_in_IBUF)
     begin scope: 'output_fifo:rd_en'
     LUT3:I0->O           48   0.043   0.472  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en)
     FDRE:CE                   0.161          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0
    ----------------------------------------
    Total                      1.205ns (0.204ns logic, 1.001ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'so_clk'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              0.968ns (Levels of Logic = 3)
  Source:            output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       so_valid_out (PAD)
  Source Clock:      so_clk rising

  Data Path: output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to so_valid_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.236   0.339  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (empty)
     end scope: 'output_fifo:empty'
     INV:I->O              1   0.054   0.339  so_valid_out1_INV_0 (so_valid_out_OBUF)
     OBUF:I->O                 0.000          so_valid_out_OBUF (so_valid_out)
    ----------------------------------------
    Total                      0.968ns (0.290ns logic, 0.678ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.625ns (Levels of Logic = 2)
  Source:            output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:       stall_out (PAD)
  Source Clock:      clk rising

  Data Path: output_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to stall_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.236   0.389  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (full)
     end scope: 'output_fifo:full'
     OBUF:I->O                 0.000          stall_out_OBUF (stall_out)
    ----------------------------------------
    Total                      0.625ns (0.236ns logic, 0.389ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.552|         |         |         |
so_clk         |    0.575|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock so_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.575|         |         |         |
so_clk         |    1.695|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.54 secs
 
--> 


Total memory usage is 518184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   19 (   0 filtered)

