# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## qemu-system-riscv64 only executing every other instruction.
 - [https://www.reddit.com/r/RISCV/comments/1fxsvr5/qemusystemriscv64_only_executing_every_other](https://www.reddit.com/r/RISCV/comments/1fxsvr5/qemusystemriscv64_only_executing_every_other)
 - RSS feed: $source
 - date published: 2024-10-06T22:36:11+00:00

<!-- SC_OFF --><div class="md"><p><code>qemu-riscv64 -g 1234 outmain</code> with gdb executes instructions one by one, whereas</p> <p><code>qemu-system-riscv64 -s -S -nographic -M virt</code> executes every other instruction.</p> <p>The same binary is used for both.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/grobblefip746"> /u/grobblefip746 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1fxsvr5/qemusystemriscv64_only_executing_every_other/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fxsvr5/qemusystemriscv64_only_executing_every_other/">[comments]</a></span>

## Is china the way to go in riscv right now?
 - [https://www.reddit.com/r/RISCV/comments/1fxiuou/is_china_the_way_to_go_in_riscv_right_now](https://www.reddit.com/r/RISCV/comments/1fxiuou/is_china_the_way_to_go_in_riscv_right_now)
 - RSS feed: $source
 - date published: 2024-10-06T15:18:49+00:00

<!-- SC_OFF --><div class="md"><p>I wanted to run some trials in riscV chips that I am worried would do poorly when it would come to regulations. Anyone got any expertise in this area?</p> <p>I have heard of the troubles in SiFive boards, but they seem to be the only good alternative with US based sales in mind.</p> <p>Edit: I am specifically looking for riscV chips that will do well in reliability certifications, let&#39;s say for an intended Healthcare market.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/Important_Vehicle_46"> /u/Important_Vehicle_46 </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1fxiuou/is_china_the_way_to_go_in_riscv_right_now/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fxiuou/is_china_the_way_to_go_in_riscv_right_now/">[comments]</a></span>

## When LLVM scalable vector meets RISC-V: RVVBitsPerBlock
 - [https://www.reddit.com/r/RISCV/comments/1fxgcm9/when_llvm_scalable_vector_meets_riscv](https://www.reddit.com/r/RISCV/comments/1fxgcm9/when_llvm_scalable_vector_meets_riscv)
 - RSS feed: $source
 - date published: 2024-10-06T13:21:12+00:00

&#32; submitted by &#32; <a href="https://www.reddit.com/user/fullouterjoin"> /u/fullouterjoin </a> <br/> <span><a href="https://myhsu.xyz/llvm-riscv-bits-per-block/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1fxgcm9/when_llvm_scalable_vector_meets_riscv/">[comments]</a></span>

