/** ==================================================================
 *  @file   slimbus_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   SLIMBUS
 *
 *  @Filename:    slimbus_cred.h
 *
 *  @Description: General-purpose SLIMbus controller registers 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __SLIMBUS_CRED_H
#define __SLIMBUS_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance SLIMBUS1 of component SLIMBUS mapped in MONICA at address 0x4902C000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component SLIMBUS
     *
     */

    /* 
     *  List of bundle arrays for component SLIMBUS
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_SET
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_SET                                   0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_SET__ELSIZE
 *
 * @BRIEF        DEV_SET bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_SET__ELSIZE                           0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_SET__NELEMS
 *
 * @BRIEF        DEV_SET bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_SET__NELEMS                           7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_SET
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_SET                                   0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_SET__ELSIZE
 *
 * @BRIEF        DCT_SET bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_SET__ELSIZE                           0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_SET__NELEMS
 *
 * @BRIEF        DCT_SET bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_SET__NELEMS                           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_SET
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_SET                                   0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_SET__ELSIZE
 *
 * @BRIEF        DCR_SET bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_SET__ELSIZE                           0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_SET__NELEMS
 *
 * @BRIEF        DCR_SET bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_SET__NELEMS                           8

    /* 
     *  List of bundles for component SLIMBUS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__OFFSET
 *
 * @BRIEF        Register DEV_LA offset in bundle DEV_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__OFFSET                            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_LO__OFFSET
 *
 * @BRIEF        Register DEV_EA_LO offset in bundle DEV_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_LO__OFFSET                         0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_HI__OFFSET
 *
 * @BRIEF        Register DEV_EA_HI offset in bundle DEV_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_HI__OFFSET                         0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__OFFSET
 *
 * @BRIEF        Register DCT_INFO offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__OFFSET                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__OFFSET
 *
 * @BRIEF        Register DCT_FIFO_SETUP1 offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__OFFSET                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__OFFSET
 *
 * @BRIEF        Register DCT_FIFO_SETUP2 offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__OFFSET                   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__OFFSET
 *
 * @BRIEF        Register DCT_FIFO_STATUS offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__OFFSET                   0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_MAP__OFFSET
 *
 * @BRIEF        Register DCT_MAP offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_MAP__OFFSET                           0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__OFFSET
 *
 * @BRIEF        Register DCT_CONFIG1 offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__OFFSET                       0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG2__OFFSET
 *
 * @BRIEF        Register DCT_CONFIG2 offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG2__OFFSET                       0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_DATA__OFFSET
 *
 * @BRIEF        Register DCT_DATA offset in bundle DCT_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_DATA__OFFSET                          0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__OFFSET
 *
 * @BRIEF        Register DCR_INFO offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__OFFSET                          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__OFFSET
 *
 * @BRIEF        Register DCR_FIFO_SETUP1 offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__OFFSET                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__OFFSET
 *
 * @BRIEF        Register DCR_FIFO_SETUP2 offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__OFFSET                   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__OFFSET
 *
 * @BRIEF        Register DCR_FIFO_STATUS offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__OFFSET                   0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_MAP__OFFSET
 *
 * @BRIEF        Register DCR_MAP offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_MAP__OFFSET                           0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__OFFSET
 *
 * @BRIEF        Register DCR_CONFIG1 offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__OFFSET                       0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG2__OFFSET
 *
 * @BRIEF        Register DCR_CONFIG2 offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG2__OFFSET                       0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_DATA__OFFSET
 *
 * @BRIEF        Register DCR_DATA offset in bundle DCR_SET 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_DATA__OFFSET                          0x1Cul

    /* 
     * List of registers for component SLIMBUS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION                              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_HWINFO
 *
 * @BRIEF        Those read-only, hardcoded fields display the values of the 
 *               eponymous hardware configuration generics used in the 
 *               current IP module instantiation. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_HWINFO                                0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG
 *
 * @BRIEF        This register allows controlling various parameters of the 
 *               OCP interface 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG                             0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQ_EOI
 *
 * @BRIEF        Software End-Of-Interrupt: Allows the generation of further 
 *               pulses on the interrupt line, if an new interrupt event is 
 *               pending, when using the pulsed output. 
 *               Unused when using the level interrupt line (depending on 
 *               module integration). 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQ_EOI                               0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW                         0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS
 *
 * @BRIEF        Component (i.e. main) interrupt request status. 
 *               Check the corresponding secondary status register. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS                             0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET                         0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR
 *
 * @BRIEF        Component (i.e. main) interrupt request enable 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR                         0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET
 *
 * @BRIEF        Components DMA enable (1 bit per DMA-capable channel)\ 
 *               Write 1 to set (enable DMA). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET                         0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR
 *
 * @BRIEF        Components DMA enable (1 bit per DMA-capable channel)\ 
 *               Write 1 to clear (disable DMA). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR                         0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IV
 *
 * @BRIEF        Component IV field, used as lower 8 bits of the devices' 
 *               Enumeration Address (EA[47:0]). Identical for all devices of 
 *               the component. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IV                                    0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_MI_PC
 *
 * @BRIEF        Component MI and PC fields, used as upper 32 bits of the 
 *               devices' Enumeration Address (EA[47:0]). Identical for all 
 *               devices of the component. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_MI_PC                                 0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO
 *
 * @BRIEF        IRQ status for Shared Message Transmit channel. Write 1 to a 
 *               bit to clear it. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO                                  0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_MESSAGE
 *
 * @BRIEF        Shared Message Transmit FIFO input 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_MESSAGE                               0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_CONTROL
 *
 * @BRIEF        Control of Shared Message channel Transmission. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_CONTROL                               0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP
 *
 * @BRIEF        Shared Message Transmit channel configuration. To be kept 
 *               static during operation. 
 *               Note that message segment word size is 2 slots = 1 byte (= 
 *               message size granularity) and that message FIFO base address 
 *               is always 0x0. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP                            0x5Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO
 *
 * @BRIEF        IRQ status for Shared Message Receive channel. Write 1 to a 
 *               bit to clear it. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO                                  0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_MESSAGE
 *
 * @BRIEF        Shared Message Receive channel FIFO output. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_MESSAGE                               0x64ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP
 *
 * @BRIEF        Shared Message Receive channel setup. To be kept static 
 *               during operation. 
 *               Note that message segment word size is 2 slots = 1 byte (= 
 *               message size granularity) and that message FIFO base address 
 *               is always 0x0. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP                            0x6Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO
 *
 * @BRIEF        Frame Layer IRQ status. Write 1 to a bit to clear it. 
 *               Note: FS loss implies SFS loss, and SFS loss implies MS 
 *               loss, but only the "strongest" loss event is logged for a 
 *               given event. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO                                   0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL
 *
 * @BRIEF        Frame Layer control. 
 *               (Self-cleared bits) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL                                0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM
 *
 * @BRIEF        Subframe mode (SM: defines control vs. data space partition) 
 *               control & status 
 *               SW shall write in values : 
 *                 a) to use when booting in active framer mode. 
 *                 b) extracted from NEXT_SUBFRAME_MODE(SM), to use at 
 *               following reconfiguration boundary.  
 *               HW-updated upon superframe sync acquisition, when booting in 
 *               clock receiver mode. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM                                     0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG
 *
 * @BRIEF        Clock Gear (CG) control & status 
 *               SW shall write in values : 
 *                 a) to use when booting in active framer mode. 
 *                 b) extracted from NEXT_CLOCK_GEAR(CG), to use at following 
 *               reconfiguration boundary.  
 *               HW-updated upon superframe sync acquisition, when booting in 
 *               clock receiver mode. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG                                     0x7Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF
 *
 * @BRIEF        Root frequency (RF = SLIMbus clock frequency when in gear 
 *               10) control & status 
 *               SW shall write in values : 
 *                 a) to use when booting in active framer mode. 
 *                 b) extracted from NEXT_ROOT_FREQUENCY(RF), to use at 
 *               following reconfiguration boundary.  
 *               HW-updated upon superframe sync acquisition, when booting in 
 *               clock receiver mode. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF                                     0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO
 *
 * @BRIEF        Framer device status (when active). Write 1 to a bit to 
 *               clear it. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO                                   0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE
 *
 * @BRIEF        Root clock configuration for active framer mode, used at 
 *               next reconfiguration boundary. 
 *               Unused when not active framer. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE                           0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL
 *
 * @BRIEF        Framer Device control. Unused when not active framer. 
 *               (Self-cleared bits) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL                                0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_FRAMER_HANDOVER
 *
 * @BRIEF        Framer handover control (outgoing if currently active, 
 *               incoming if currently inactive) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_FRAMER_HANDOVER                        0x9Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE
 *
 * @BRIEF        Clock pause & restart control. Applied at following 
 *               reconfiguration boundary, i.e. where the clock is paused. 
 *               Note that programming is indentical for an active framer 
 *               (clock source) and a clock receiver. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE                            0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA
 *
 * @BRIEF        Device Logical Address control 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA                                    0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_LO
 *
 * @BRIEF        Device's Enumeration Address (EA[47:0]), lower 32 bits. For 
 *               reference. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_LO                                 0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_HI
 *
 * @BRIEF        Device's Enumeration Address (EA[47:0]), upper 16 bits. For 
 *               reference. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_HI                                 0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO
 *
 * @BRIEF        Tx data agent status. Write 1 to a bit to clear it. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO                                  0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1
 *
 * @BRIEF        Tx data agent FIFO setup. 
 *               To be kept static during channel operation. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1                           0x204ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2
 *
 * @BRIEF        Tx data agent FIFO setup, continued. 
 *               To be kept static during channel operation. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2                           0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS
 *
 * @BRIEF        Tx data agent FIFO status, for SW (non-DMA) FIFO management. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS                           0x20Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_MAP
 *
 * @BRIEF        Associates a device and port to the tx data agent. 
 *               Write to field FL_CONTROL.validate_dcmap to validate 
 *               changes. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_MAP                                   0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1
 *
 * @BRIEF        Tx data agent configuration, applied at the next 
 *               reconfiguration boundary 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1                               0x214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG2
 *
 * @BRIEF        Tx data agent configuration (continued), applied at the next 
 *               reconfiguration boundary 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG2                               0x218ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_DATA
 *
 * @BRIEF        Tx data agent DATA FIFO input. Reads have no effect on FIFO. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_DATA                                  0x21Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO
 *
 * @BRIEF        Rx data agent status. Write 1 to a bit to clear it. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO                                  0x300ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1
 *
 * @BRIEF        Rx data agent FIFO setup. 
 *               To be kept static during channel operation. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1                           0x304ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2
 *
 * @BRIEF        Rx data agent FIFO setup, continued. 
 *               To be kept static during channel operation. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2                           0x308ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS
 *
 * @BRIEF        Rx data agent FIFO status, for SW (non-DMA) FIFO management. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS                           0x30Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_MAP
 *
 * @BRIEF        Associates a device and port to the rx data agent. 
 *               Write to field FL_CONTROL.validate_dcmap to validate 
 *               changes. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_MAP                                   0x310ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1
 *
 * @BRIEF        Rx data agent configuration, applied at the next 
 *               reconfiguration boundary 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1                               0x314ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG2
 *
 * @BRIEF        Rx data agent configuration (continued), applied at the next 
 *               reconfiguration boundary 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG2                               0x318ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_DATA
 *
 * @BRIEF        Rx data agent DATA FIFO output. Writes have no effect on 
 *               FIFO. 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_DATA                                  0x31Cul

    /* 
     * List of register bitfields for component SLIMBUS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__SCHEME                 BITFIELD(31, 30)
#define SLIMBUS__CMP_REVISION__SCHEME__POS            30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__FUNC                   BITFIELD(27, 16)
#define SLIMBUS__CMP_REVISION__FUNC__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__R_RTL                  BITFIELD(15, 11)
#define SLIMBUS__CMP_REVISION__R_RTL__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__X_MAJOR                BITFIELD(10, 8)
#define SLIMBUS__CMP_REVISION__X_MAJOR__POS           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__CUSTOM                 BITFIELD(7, 6)
#define SLIMBUS__CMP_REVISION__CUSTOM__POS            6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__Y_MINOR                BITFIELD(5, 0)
#define SLIMBUS__CMP_REVISION__Y_MINOR__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_HWINFO__DEVCNT   
 *
 * @BRIEF        Device count: number of devices supported by the component, 
 *               most notably through the automatically reception of the 
 *               messages addressed to them. 
 *               Sets the number of instances of the "DEV_XYZ" registers. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_HWINFO__DEVCNT                   BITFIELD(31, 28)
#define SLIMBUS__CMP_HWINFO__DEVCNT__POS              28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_HWINFO__TDCCNT   
 *
 * @BRIEF        Transmit Data agent Count: Number of transmit hardware data 
 *               agents (FIFO and associated logic) 
 *               Sets the number of instances of the "DCT_XYZ" registers. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_HWINFO__TDCCNT                   BITFIELD(27, 24)
#define SLIMBUS__CMP_HWINFO__TDCCNT__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_HWINFO__RDCCNT   
 *
 * @BRIEF        Receive Data agent Count: Number of receive hardware data 
 *               agents (FIFO and associated logic) 
 *               Sets the number of instances of the "DCR_XYZ" registers. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_HWINFO__RDCCNT                   BITFIELD(23, 20)
#define SLIMBUS__CMP_HWINFO__RDCCNT__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_HWINFO__RRSZ   
 *
 * @BRIEF        Size of receive FIFO RAM, in 32-bit words. 
 *               Rx message FIFO and all Rx data FIFOs map to that shared 
 *               RAM. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_HWINFO__RRSZ                     BITFIELD(19, 12)
#define SLIMBUS__CMP_HWINFO__RRSZ__POS                12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_HWINFO__TRSZ   
 *
 * @BRIEF        Size of transmit FIFO RAM, in 32-bit words. 
 *               Tx message FIFO and all Tx data FIFOs map to that shared 
 *               RAM. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_HWINFO__TRSZ                     BITFIELD(11, 4)
#define SLIMBUS__CMP_HWINFO__TRSZ__POS                4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_HWINFO__PSZ   
 *
 * @BRIEF        Size of (both Tx and Rx) FIFO segment word pointers, in 
 *               bits. 
 *               Determines the maximum number of (variable-sized) segment 
 *               words a data agent FIFO can contain. 
 *               Sets the width of FIFO control and status fields: size, 
 *               threshold, level. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_HWINFO__PSZ                      BITFIELD(3, 0)
#define SLIMBUS__CMP_HWINFO__PSZ__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. 
 *               By definition, target can handle read/write transaction as 
 *               long as it is out of IDLE state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__IDLEMODE              BITFIELD(3, 2)
#define SLIMBUS__CMP_SYSCONFIG__IDLEMODE__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. (Optional) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__SOFTRESET             BITFIELD(0, 0)
#define SLIMBUS__CMP_SYSCONFIG__SOFTRESET__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Write the number of the interrupt line to apply a SW EOI to 
 *               it.  
 *               Note that there is only a single line (i.e. number 0). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER             BITFIELD(0, 0)
#define SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7   
 *
 * @BRIEF        IRQ status for Rx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7        BITFIELD(19, 19)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__POS   19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6   
 *
 * @BRIEF        IRQ status for Rx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6        BITFIELD(18, 18)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__POS   18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5   
 *
 * @BRIEF        IRQ status for Rx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5        BITFIELD(17, 17)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__POS   17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4   
 *
 * @BRIEF        IRQ status for Rx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4        BITFIELD(16, 16)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3   
 *
 * @BRIEF        IRQ status for Rx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3        BITFIELD(15, 15)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__POS   15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2   
 *
 * @BRIEF        IRQ status for Rx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2        BITFIELD(14, 14)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__POS   14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1   
 *
 * @BRIEF        IRQ status for Rx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1        BITFIELD(13, 13)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__POS   13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0   
 *
 * @BRIEF        IRQ status for Rx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0        BITFIELD(12, 12)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__POS   12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7   
 *
 * @BRIEF        IRQ status for Tx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7        BITFIELD(11, 11)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6   
 *
 * @BRIEF        IRQ status for Tx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6        BITFIELD(10, 10)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__POS   10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5   
 *
 * @BRIEF        IRQ status for Tx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5        BITFIELD(9, 9)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__POS   9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4   
 *
 * @BRIEF        IRQ status for Tx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4        BITFIELD(8, 8)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3   
 *
 * @BRIEF        IRQ status for Tx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3        BITFIELD(7, 7)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2   
 *
 * @BRIEF        IRQ status for Tx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2        BITFIELD(6, 6)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__POS   6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1   
 *
 * @BRIEF        IRQ status for Tx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1        BITFIELD(5, 5)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1__POS   5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0   
 *
 * @BRIEF        IRQ status for Tx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0        BITFIELD(4, 4)
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__POS   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO   
 *
 * @BRIEF        IRQ status for message receive - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO          BITFIELD(3, 3)
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__POS     3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO   
 *
 * @BRIEF        IRQ status for message transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO          BITFIELD(2, 2)
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO   
 *
 * @BRIEF        IRQ status for Framer device, when active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO           BITFIELD(1, 1)
#define SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO   
 *
 * @BRIEF        IRQ status for Frame Layer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO           BITFIELD(0, 0)
#define SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7   
 *
 * @BRIEF        IRQ status for Rx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7            BITFIELD(19, 19)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__POS       19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6   
 *
 * @BRIEF        IRQ status for Rx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6            BITFIELD(18, 18)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__POS       18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5   
 *
 * @BRIEF        IRQ status for Rx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5            BITFIELD(17, 17)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__POS       17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4   
 *
 * @BRIEF        IRQ status for Rx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4            BITFIELD(16, 16)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3   
 *
 * @BRIEF        IRQ status for Rx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3            BITFIELD(15, 15)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__POS       15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2   
 *
 * @BRIEF        IRQ status for Rx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2            BITFIELD(14, 14)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__POS       14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1   
 *
 * @BRIEF        IRQ status for Rx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1            BITFIELD(13, 13)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__POS       13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0   
 *
 * @BRIEF        IRQ status for Rx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0            BITFIELD(12, 12)
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__POS       12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7   
 *
 * @BRIEF        IRQ status for Tx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7            BITFIELD(11, 11)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__POS       11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6   
 *
 * @BRIEF        IRQ status for Tx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6            BITFIELD(10, 10)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__POS       10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5   
 *
 * @BRIEF        IRQ status for Tx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5            BITFIELD(9, 9)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__POS       9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4   
 *
 * @BRIEF        IRQ status for Tx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4            BITFIELD(8, 8)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__POS       8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3   
 *
 * @BRIEF        IRQ status for Tx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3            BITFIELD(7, 7)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2   
 *
 * @BRIEF        IRQ status for Tx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2            BITFIELD(6, 6)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1   
 *
 * @BRIEF        IRQ status for Tx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1            BITFIELD(5, 5)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__POS       5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0   
 *
 * @BRIEF        IRQ status for Tx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0            BITFIELD(4, 4)
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMR_INFO   
 *
 * @BRIEF        IRQ status for message receive - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMR_INFO              BITFIELD(3, 3)
#define SLIMBUS__CMP_IRQSTATUS__SMR_INFO__POS         3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMT_INFO   
 *
 * @BRIEF        IRQ status for message transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMT_INFO              BITFIELD(2, 2)
#define SLIMBUS__CMP_IRQSTATUS__SMT_INFO__POS         2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FR_INFO   
 *
 * @BRIEF        IRQ status for Framer device, when active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FR_INFO               BITFIELD(1, 1)
#define SLIMBUS__CMP_IRQSTATUS__FR_INFO__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FL_INFO   
 *
 * @BRIEF        IRQ status for Frame Layer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FL_INFO               BITFIELD(0, 0)
#define SLIMBUS__CMP_IRQSTATUS__FL_INFO__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN     BITFIELD(19, 19)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN     BITFIELD(18, 18)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN     BITFIELD(17, 17)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN     BITFIELD(16, 16)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN     BITFIELD(15, 15)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN     BITFIELD(14, 14)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN     BITFIELD(13, 13)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN     BITFIELD(12, 12)
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN     BITFIELD(11, 11)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN     BITFIELD(10, 10)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN     BITFIELD(9, 9)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN     BITFIELD(8, 8)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN     BITFIELD(7, 7)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN     BITFIELD(6, 6)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN     BITFIELD(5, 5)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN     BITFIELD(4, 4)
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN   
 *
 * @BRIEF        IRQ enable for message receive - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN       BITFIELD(3, 3)
#define SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__POS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN   
 *
 * @BRIEF        IRQ enable for message transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN       BITFIELD(2, 2)
#define SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__POS  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN   
 *
 * @BRIEF        IRQ enable for Framer device, when active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN        BITFIELD(1, 1)
#define SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN   
 *
 * @BRIEF        IRQ enable for Frame Layer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN        BITFIELD(0, 0)
#define SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN     BITFIELD(19, 19)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN     BITFIELD(18, 18)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN     BITFIELD(17, 17)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN     BITFIELD(16, 16)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN     BITFIELD(15, 15)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN     BITFIELD(14, 14)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN     BITFIELD(13, 13)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN   
 *
 * @BRIEF        IRQ enable for Rx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN     BITFIELD(12, 12)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN     BITFIELD(11, 11)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN     BITFIELD(10, 10)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN     BITFIELD(9, 9)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN     BITFIELD(8, 8)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN     BITFIELD(7, 7)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN     BITFIELD(6, 6)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN     BITFIELD(5, 5)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN   
 *
 * @BRIEF        IRQ enable for Tx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN     BITFIELD(4, 4)
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN   
 *
 * @BRIEF        IRQ enable for message receive - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN       BITFIELD(3, 3)
#define SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__POS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN   
 *
 * @BRIEF        IRQ enable for message transmit - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN       BITFIELD(2, 2)
#define SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__POS  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN   
 *
 * @BRIEF        IRQ enable for Framer device, when active - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN        BITFIELD(1, 1)
#define SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN   
 *
 * @BRIEF        IRQ enable for Frame Layer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN        BITFIELD(0, 0)
#define SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN      BITFIELD(19, 19)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN      BITFIELD(18, 18)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN      BITFIELD(17, 17)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN      BITFIELD(16, 16)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN      BITFIELD(15, 15)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN      BITFIELD(14, 14)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN      BITFIELD(13, 13)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN      BITFIELD(12, 12)
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN      BITFIELD(11, 11)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN      BITFIELD(10, 10)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN      BITFIELD(9, 9)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN      BITFIELD(8, 8)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN      BITFIELD(7, 7)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN      BITFIELD(6, 6)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN      BITFIELD(5, 5)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN      BITFIELD(4, 4)
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN      BITFIELD(19, 19)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN      BITFIELD(18, 18)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN      BITFIELD(17, 17)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN      BITFIELD(16, 16)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN      BITFIELD(15, 15)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN      BITFIELD(14, 14)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN      BITFIELD(13, 13)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN   
 *
 * @BRIEF        DMA enable for Rx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN      BITFIELD(12, 12)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN      BITFIELD(11, 11)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN      BITFIELD(10, 10)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN      BITFIELD(9, 9)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN      BITFIELD(8, 8)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN      BITFIELD(7, 7)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN      BITFIELD(6, 6)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN      BITFIELD(5, 5)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN   
 *
 * @BRIEF        DMA enable for Tx Data agent 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN      BITFIELD(4, 4)
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IV__IV   
 *
 * @BRIEF        Device component's Instance Value (IV[7:0]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IV__IV                           BITFIELD(7, 0)
#define SLIMBUS__CMP_IV__IV__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_MI_PC__PC   
 *
 * @BRIEF        Device component's Product Code (PC[15:0]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_MI_PC__PC                        BITFIELD(31, 16)
#define SLIMBUS__CMP_MI_PC__PC__POS                   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_MI_PC__MI   
 *
 * @BRIEF        Device component's Manufacturer Index (MI[15:0]) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_MI_PC__MI                        BITFIELD(15, 0)
#define SLIMBUS__CMP_MI_PC__MI__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__ABORT   
 *
 * @BRIEF        Tx message was aborted before completion because of message 
 *               sync loss. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__ABORT                      BITFIELD(7, 7)
#define SLIMBUS__SMT_INFO__ABORT__POS                 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UNDEFLOW   
 *
 * @BRIEF        Underflow in Tx message FIFO: Stored message is shorter than 
 *               encoded its own AT, RL fields. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UNDEFLOW                   BITFIELD(6, 6)
#define SLIMBUS__SMT_INFO__UNDEFLOW__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UDEF   
 *
 * @BRIEF        Tx message was UDEF'ed: undefined response, protocol error. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UDEF                       BITFIELD(5, 5)
#define SLIMBUS__SMT_INFO__UDEF__POS                  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NORE   
 *
 * @BRIEF        Tx message was NORE'ed: no or all-zero message response - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NORE                       BITFIELD(4, 4)
#define SLIMBUS__SMT_INFO__NORE__POS                  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NACK   
 *
 * @BRIEF        Tx message was NACK'ed: at least one of the recipient 
 *               devices requested message retransmission. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NACK                       BITFIELD(3, 3)
#define SLIMBUS__SMT_INFO__NACK__POS                  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__PACK   
 *
 * @BRIEF        Tx message was PACK'ed: all recipient devices accepted the 
 *               message. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__PACK                       BITFIELD(2, 2)
#define SLIMBUS__SMT_INFO__PACK__POS                  2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__OVERFLOW   
 *
 * @BRIEF        Overflow in Tx message FIFO: SW tried to write more bytes 
 *               than available in the FIFO. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__OVERFLOW                   BITFIELD(1, 1)
#define SLIMBUS__SMT_INFO__OVERFLOW__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__MC_TX_COL   
 *
 * @BRIEF        Transmit collision in Message Channel (MC) during message 
 *               transmission. 
 *               Interface device class-specific information element (IE) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__MC_TX_COL                  BITFIELD(0, 0)
#define SLIMBUS__SMT_INFO__MC_TX_COL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_MESSAGE__TX_MESSAGE   
 *
 * @BRIEF        Tx message byte. Reads return 0. 
 *               Enter the whole message except last byte (Message Integrity 
 *               MI and Response MR), and with a don't care placeholder for 
 *               Primary Integrity (PI). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_MESSAGE__TX_MESSAGE              BITFIELD(7, 0)
#define SLIMBUS__SMT_MESSAGE__TX_MESSAGE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE   
 *
 * @BRIEF        Enable the transmission of the message(s) previously written 
 *               into the Tx Message FIFO, with unlimited arbitration 
 *               auto-retries. 
 *               Self-cleared after either a message not get PACK'ed or the 
 *               FIFO is empty. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE          BITFIELD(0, 0)
#define SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__SIZE_HI   
 *
 * @BRIEF        (Upper bits of the) capacity of shared Tx message FIFO, in 
 *               bytes, minus one. 
 *               To be set for largest supported (transmitted) message(s). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_HI              BITFIELD(6, 5)
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__SIZE_LO   
 *
 * @BRIEF        (Lower bits of the) capacity of shared Tx message FIFO, in 
 *               bytes, minus one. Read-only, for reference only. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_LO              BITFIELD(4, 1)
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_LO__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR   
 *
 * @BRIEF        Returns FIFO to initial empty state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR           BITFIELD(0, 0)
#define SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__OVERFLOW   
 *
 * @BRIEF        Overflow in Rx message FIFO: received message is larger than 
 *               the FIFO. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__OVERFLOW                   BITFIELD(4, 4)
#define SLIMBUS__SMR_INFO__OVERFLOW__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE   
 *
 * @BRIEF        RECONFIGURE_NOW message received, available in Rx message 
 *               FIFO 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE       BITFIELD(3, 3)
#define SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__POS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_MESSAGE   
 *
 * @BRIEF        Message available in the Rx message FIFO. 
 *               Clear bit to clear the FIFO and allow the reception of 
 *               further messages. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_MESSAGE           BITFIELD(2, 2)
#define SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__UNDERFLOW   
 *
 * @BRIEF        Underflow in Rx message FIFO: SW tried to read out more 
 *               bytes than available. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__UNDERFLOW                  BITFIELD(1, 1)
#define SLIMBUS__SMR_INFO__UNDERFLOW__POS             1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__MC_TX_COL   
 *
 * @BRIEF        Transmit collision in Message Channel (MC) during Rx message 
 *               during message reception. 
 *               Interface device class-specific information element (IE) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__MC_TX_COL                  BITFIELD(0, 0)
#define SLIMBUS__SMR_INFO__MC_TX_COL__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_MESSAGE__RX_MESSAGE   
 *
 * @BRIEF        Rx message byte. Writes have no effect. Readout value from 
 *               an empty FIFO is undefined, i.e. there is no defined "reset 
 *               value". 
 *               Message is guaranteed to have destination address matching a 
 *               local device address (LA or EA), correct Primary and Message 
 *               Integrity  (PI & MI) and PACK Message Response (MR). 
 *               Whole message available for readout, with last byte optional 
 *                (Message Integrity MI and Response MR) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_MESSAGE__RX_MESSAGE              BITFIELD(7, 0)
#define SLIMBUS__SMR_MESSAGE__RX_MESSAGE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__SIZE_HI   
 *
 * @BRIEF        (Upper bits of the) capacity of shared Rx message FIFO, in 
 *               bytes, minus one. 
 *               To be set for largest supported (received) message. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_HI              BITFIELD(6, 5)
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__SIZE_LO   
 *
 * @BRIEF        (Lower bits of the) capacity of shared Rx message FIFO, in 
 *               bytes, minus one. Read-only, for reference only. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_LO              BITFIELD(4, 1)
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_LO__POS         1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR   
 *
 * @BRIEF        Returns message FIFO to initial empty state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR           BITFIELD(0, 0)
#define SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__RECONFIGURED   
 *
 * @BRIEF        Reconfiguration boundary crossed - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__RECONFIGURED                BITFIELD(6, 6)
#define SLIMBUS__FL_INFO__RECONFIGURED__POS           6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__SAW_BUS_RESET   
 *
 * @BRIEF        Bus reset sequence detected on the bus: no activity on DATA 
 *               line (all-zero) for 2 to 4 frames. 
 *               Clock receiver FSM has returned to Reset state. 
 *               Should trigger a local component reset (SW sequence). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__SAW_BUS_RESET               BITFIELD(5, 5)
#define SLIMBUS__FL_INFO__SAW_BUS_RESET__POS          5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__FOUND_MS   
 *
 * @BRIEF        Message sync was acquired: operational state reached - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__FOUND_MS                    BITFIELD(3, 3)
#define SLIMBUS__FL_INFO__FOUND_MS__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_MS   
 *
 * @BRIEF        Message Synchronization was lost 
 *               Interface device class-specific information element (IE) 
 *               Note: Not asserted in case of FS or SFS loss. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_MS                     BITFIELD(2, 2)
#define SLIMBUS__FL_INFO__LOST_MS__POS                2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_SFS   
 *
 * @BRIEF        Super Frame Synchronization was lost 
 *               Interface device class-specific information element (IE) 
 *               Note: Not asserted in case of FS loss. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_SFS                    BITFIELD(1, 1)
#define SLIMBUS__FL_INFO__LOST_SFS__POS               1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_FS   
 *
 * @BRIEF        Frame Synchronization was lost 
 *               Interface device class-specific information element (IE) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_FS                     BITFIELD(0, 0)
#define SLIMBUS__FL_INFO__LOST_FS__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__VALIDATE_DCMAP   
 *
 * @BRIEF        Validates the mapping of data channels on devices: to be 
 *               used after modifying the DC*_MAP* fields (DI and PN). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__VALIDATE_DCMAP           BITFIELD(8, 8)
#define SLIMBUS__FL_CONTROL__VALIDATE_DCMAP__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__CLEAR_RECONFIGURATION   
 *
 * @BRIEF        Clear all updates cumulated since the last reconfiguration, 
 *               return reconfiguration fields to currently active value. 
 *               Self-cleared immediately. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__CLEAR_RECONFIGURATION    BITFIELD(7, 7)
#define SLIMBUS__FL_CONTROL__CLEAR_RECONFIGURATION__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BUS_SHUTDOWN   
 *
 * @BRIEF        Sets both the clock source or the clock receiver FSMs back 
 *               to "Undefined" state at the next reconfiguration boundary. 
 *               Executed (and bit self-cleared) on next reconfiguration 
 *               (forced or not); also cleared by a "clear_reconfiguration". 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BUS_SHUTDOWN             BITFIELD(6, 6)
#define SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__POS        6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_FS   
 *
 * @BRIEF        Force immediate Frame Synchronization loss (implying as well 
 *               message and superframe sync) 
 *               When in "Operational", "SeekingMessageSync" or 
 *               "SeekingSuperFrameSync" states, component shall go to 
 *               "SeekingFrameSync" and start reaquiring frame sync. No 
 *               effect otherwise. 
 *               For debug use. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_FS                  BITFIELD(5, 5)
#define SLIMBUS__FL_CONTROL__KILL_FS__POS             5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_SFS   
 *
 * @BRIEF        Force SuperFrame Synchronization loss at next 
 *               reconfiguration boundary (implying as well message sync 
 *               loss). 
 *               When in "Operational" or "SeekingMessageSync" states, 
 *               component shall go to "SeekingSuperFrameSync" and start 
 *               reaquiring superframe sync. No effect otherwise. 
 *               Used by clock receiver component upon imcompletely received 
 *               reconfiguration sequence. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_SFS                 BITFIELD(4, 4)
#define SLIMBUS__FL_CONTROL__KILL_SFS__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_MS   
 *
 * @BRIEF        Force an immediate Message Synchronization loss.  
 *               When in "Operational" state, component shall go to 
 *               "SeekingMessageSync" and start reaquiring message sync. No 
 *               effect otherwise. 
 *               For debug use. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_MS                  BITFIELD(3, 3)
#define SLIMBUS__FL_CONTROL__KILL_MS__POS             3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE   
 *
 * @BRIEF        Force a reconfiguration boundary at next superframe 
 *               boundary, rather than wait for a RECONFIGURE_NOW() message. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE        BITFIELD(2, 2)
#define SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__COMPONENT_RESET   
 *
 * @BRIEF        Component reset request control: Transitions clock receiver 
 *               FSM to state "Reset" (from any other state). Immediate 
 *               action. 
 *               Set upon reception of the RESET_DEVICE() message by the 
 *               interface device, which requires a component-level reset.  
 *               Note that a component-level reset is also required in case 
 *               of bus reset, but the transition to "Reset" state happens 
 *               automatically in that case and this bit is not used. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__COMPONENT_RESET          BITFIELD(1, 1)
#define SLIMBUS__FL_CONTROL__COMPONENT_RESET__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BOOT   
 *
 * @BRIEF        Boot the component when not in active framer mode (don't 
 *               care when in active framer mode). 
 *               Transitions clock receiver FSM from state "Undefined" to 
 *               "Reset". - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BOOT                     BITFIELD(0, 0)
#define SLIMBUS__FL_CONTROL__BOOT__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM   
 *
 * @BRIEF        Subframe Mode, which sets Control Space Width (CSW) and 
 *               Subframe Length (SFL), both expressed in slots. 
 *               Note that we always have CSW =< SFL since the control is 
 *               included in the subframe. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM                            BITFIELD(4, 0)
#define SLIMBUS__FL_SM__SM__POS                       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG   
 *
 * @BRIEF        Clock Gear (CG) to be used after the next reconfiguration 
 *               boundary.  
 *               Root / SLIMbus frequency ratio is defined as 2^(10-CG) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG                            BITFIELD(3, 0)
#define SLIMBUS__FL_CG__CG__POS                       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF   
 *
 * @BRIEF        Root frequency - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF                            BITFIELD(3, 0)
#define SLIMBUS__FL_RF__RF__POS                       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__CLOCK_RESTART   
 *
 * @BRIEF        Clock restart request event detected (i.e. asynchronous DATA 
 *               line transition during clock pause) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__CLOCK_RESTART               BITFIELD(5, 5)
#define SLIMBUS__FR_INFO__CLOCK_RESTART__POS          5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FRAMER_UNACTIVATED   
 *
 * @BRIEF        Framer has left clock source operational state. 
 *               Set on ACTIVE_FRAMER information element deassertion. 
 *               (framer device class-specific IE) 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FRAMER_UNACTIVATED          BITFIELD(4, 4)
#define SLIMBUS__FR_INFO__FRAMER_UNACTIVATED__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FRAMER_ACTIVATED   
 *
 * @BRIEF        Framer has reached clock source operational state. 
 *               Set on ACTIVE_FRAMER information element assertion. (framer 
 *               device class-specific IE) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FRAMER_ACTIVATED            BITFIELD(3, 3)
#define SLIMBUS__FR_INFO__FRAMER_ACTIVATED__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__GC_TX_COL   
 *
 * @BRIEF        Collision during guide byte transmit (Guide Channel) 
 *               Framer device class-specific information element (IE) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__GC_TX_COL                   BITFIELD(2, 2)
#define SLIMBUS__FR_INFO__GC_TX_COL__POS              2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FI_TX_COL   
 *
 * @BRIEF        Collision during Framing Information transmit (framing 
 *               channel) 
 *               Framer device class-specific information element (IE) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FI_TX_COL                   BITFIELD(1, 1)
#define SLIMBUS__FR_INFO__FI_TX_COL__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FS_TX_COL   
 *
 * @BRIEF        Collision during Frame Sync symbol transmit (framing 
 *               channel) 
 *               Framer device class-specific information element (IE) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FS_TX_COL                   BITFIELD(0, 0)
#define SLIMBUS__FR_INFO__FS_TX_COL__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKSEL   
 *
 * @BRIEF        Clock input source selection - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKSEL              BITFIELD(6, 4)
#define SLIMBUS__FR_CLOCK_SOURCE__CLKSEL__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV   
 *
 * @BRIEF        Root divider ratio, applied on clock input to obtain root 
 *               clock, to be used at next reconfiguration boundary. 
 *               Input/ root frequency ratio is defined as 2^(CLKDIV-5) 
 *               With CG the SLIMbus clock gear, Input / SLIMbus frequency 
 *               ratio is therefore 2^(5+CLKDIV-CG) 
 *               WARNING: that last ratio has to be 1 or greater, to be 
 *               implementable by the actual clock divider. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV              BITFIELD(3, 0)
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BUS_RESET   
 *
 * @BRIEF        Bus reset request control, when framer is already active. 
 *               Set upon reception of the NEXT_RESET_BUS() message. 
 *               Transitions clock source FSM to state "StartingClock" (from 
 *               "Operational"). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BUS_RESET                BITFIELD(1, 1)
#define SLIMBUS__FR_CONTROL__BUS_RESET__POS           1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BOOT   
 *
 * @BRIEF        Initiate an active framer (clock source) boot sequence for 
 *               the component, i.e. when component is default active framer. 
 *               Transitions clock source FSM from state "Undefined" to 
 *               "CheckingDataLine". 
 *               Transitions clock receiver FSM from state "Undefined" to 
 *               "Reset". 
 *               No effect if bus has already booted. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BOOT                     BITFIELD(0, 0)
#define SLIMBUS__FR_CONTROL__BOOT__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_FRAMER_HANDOVER__HANDOVER_ENABLE   
 *
 * @BRIEF        Enable framer handover, upon NEXT_ACTIVE_FRAMER(NCi,NCo) 
 *               reception. 
 *               Self-cleared upon handover, i.e. at next reconfiguration 
 *               boundary. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_FRAMER_HANDOVER__HANDOVER_ENABLE  BITFIELD(12, 12)
#define SLIMBUS__FR_FRAMER_HANDOVER__HANDOVER_ENABLE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_FRAMER_HANDOVER__NCO_NCI   
 *
 * @BRIEF        NCo[11:0] / NCi[11:0] for resp. outgoing / incoming framer, 
 *               as extracted from NEXT_ACTIVE_FRAMER(NCi,NCo) 
 *               Used on framer handover at next reconfiguration boundary. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_FRAMER_HANDOVER__NCO_NCI          BITFIELD(11, 0)
#define SLIMBUS__FR_FRAMER_HANDOVER__NCO_NCI__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE__RT   
 *
 * @BRIEF        Restart Time (RT) for recovery after clock pause, as 
 *               extracted from NEXT_PAUSE_CLOCK(RT) 
 *               LSBs of 8-bit SLIMbus field. Unused when not active framer. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE__RT                   BITFIELD(2, 1)
#define SLIMBUS__FR_CLOCK_PAUSE__RT__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE__CLOCK_PAUSE   
 *
 * @BRIEF        Control clock pause / restart. Self-cleared upon restart. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE__CLOCK_PAUSE          BITFIELD(0, 0)
#define SLIMBUS__FR_CLOCK_PAUSE__CLOCK_PAUSE__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__EA_ENABLE   
 *
 * @BRIEF        Enables the reception of "long-header" messages to the 
 *               device's hardwired Enumeration Address (EA). Don't care if 
 *               LA_ENABLE is 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__EA_ENABLE                    BITFIELD(9, 9)
#define SLIMBUS__DEV_LA__EA_ENABLE__POS               9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__LA_ENABLE   
 *
 * @BRIEF        Enables the reception of "short-header" messages to the 
 *               device's Logical Address (LA). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__LA_ENABLE                    BITFIELD(8, 8)
#define SLIMBUS__DEV_LA__LA_ENABLE__POS               8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__LA   
 *
 * @BRIEF        Device Logical Address, assigned by manager device at 
 *               enumeration (0x00 through 0xEF). 
 *               The active manager device itself has address 0xFF by 
 *               default. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__LA                           BITFIELD(7, 0)
#define SLIMBUS__DEV_LA__LA__POS                      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_LO__EA_PC   
 *
 * @BRIEF        Product Code (PC[15:0]), shared by all devices of the 
 *               component - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_LO__EA_PC                     BITFIELD(31, 16)
#define SLIMBUS__DEV_EA_LO__EA_PC__POS                16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_LO__EA_DI   
 *
 * @BRIEF        Device Index (DI[15:0]), hardcoded from 0 upwards 
 *               (0x00,0x01,0x02, etc...) each device of the component. 
 *               WARNING: value is incorrectly given as 0x00 for all indexes. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_LO__EA_DI                     BITFIELD(15, 8)
#define SLIMBUS__DEV_EA_LO__EA_DI__POS                8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_LO__EA_IV   
 *
 * @BRIEF        Component's Instance Value (IV[7:0]), shared by all devices 
 *               of the component - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_LO__EA_IV                     BITFIELD(7, 0)
#define SLIMBUS__DEV_EA_LO__EA_IV__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_EA_HI__EA_MI   
 *
 * @BRIEF        Manufacturer Index (MI[15:0]), shared by all devices - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_EA_HI__EA_MI                     BITFIELD(15, 0)
#define SLIMBUS__DEV_EA_HI__EA_MI__POS                0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__LOLEVEL   
 *
 * @BRIEF        Write level of Tx data agent FIFO has gone above DMA 
 *               threshold (i.e. writes required to fill FIFO) 
 *               Note: Defaults to 0 (even though FIFO is then empty) as it 
 *               sets to 1 only when read-only status bit 
 *               DCT_FIFO_STATUS.LOLEVEL transitions from 0 to 1, i.e. when 
 *               threshold is actually crossed downward. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__LOLEVEL                    BITFIELD(3, 3)
#define SLIMBUS__DCT_INFO__LOLEVEL__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__UNDERFLOW   
 *
 * @BRIEF        Underflow in Tx data agent FIFO.  
 *               Note: never asserted in pushed or async TPs, by 
 *               construction. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__UNDERFLOW                  BITFIELD(2, 2)
#define SLIMBUS__DCT_INFO__UNDERFLOW__POS             2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__OVERFLOW   
 *
 * @BRIEF        Overflow in Tx data agent FIFO. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__OVERFLOW                   BITFIELD(1, 1)
#define SLIMBUS__DCT_INFO__OVERFLOW__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__DATA_TX_COL   
 *
 * @BRIEF        Tx collision in Tx data agent. Core information element 
 *               (IE). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__DATA_TX_COL                BITFIELD(0, 0)
#define SLIMBUS__DCT_INFO__DATA_TX_COL__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__BASE_ADDR   
 *
 * @BRIEF        Tx data agent FIFO base address within shared Tx RAM. 
 *               (physical address of the 32-bit wide RAM array) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__BASE_ADDR           BITFIELD(11, 5)
#define SLIMBUS__DCT_FIFO_SETUP1__BASE_ADDR__POS      5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__DMA_REQ_SIZE   
 *
 * @BRIEF        DMA request size minus 1, in accesses 
 *               Range is 1 to 16 accesses (resp. 0x0 to 0xF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__DMA_REQ_SIZE        BITFIELD(4, 1)
#define SLIMBUS__DCT_FIFO_SETUP1__DMA_REQ_SIZE__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR   
 *
 * @BRIEF        Returns FIFO to initial empty state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR          BITFIELD(0, 0)
#define SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__DMA_THRESHOLD   
 *
 * @BRIEF        SW-side Tx data agent FIFO threshold. 
 *               DMA write requests are active when WR_LEVEL goes above 
 *               threshold. 
 *               Range: 0 to SIZE field value (included). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__DMA_THRESHOLD       BITFIELD(23, 16)
#define SLIMBUS__DCT_FIFO_SETUP2__DMA_THRESHOLD__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__SB_THRESHOLD   
 *
 * @BRIEF        SLIMbus-side Tx data agent FIFO threshold, used for SLIMbus 
 *               transmission. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__SB_THRESHOLD        BITFIELD(15, 8)
#define SLIMBUS__DCT_FIFO_SETUP2__SB_THRESHOLD__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__SIZE   
 *
 * @BRIEF        Capacity of FIFO in segment words, minus one. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__SIZE                BITFIELD(7, 0)
#define SLIMBUS__DCT_FIFO_SETUP2__SIZE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__WR_LEVEL   
 *
 * @BRIEF        Number of free segment words in FIFO, that could be filled 
 *               by writes. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__WR_LEVEL            BITFIELD(10, 2)
#define SLIMBUS__DCT_FIFO_STATUS__WR_LEVEL__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__LOLEVEL   
 *
 * @BRIEF        Indicator of write level (WR_LEVEL: number of free words in 
 *               FIFO) with respect to (write) threshold (DMA_threshold). 
 *               Activates DMA write requests when high. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__LOLEVEL             BITFIELD(1, 1)
#define SLIMBUS__DCT_FIFO_STATUS__LOLEVEL__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__FULL   
 *
 * @BRIEF        FIFO full indicator - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__FULL                BITFIELD(0, 0)
#define SLIMBUS__DCT_FIFO_STATUS__FULL__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_MAP__PN   
 *
 * @BRIEF        Port Number (PN), identifies the data channel's port for the 
 *               device. Shall be unique within a device. 
 *               Note that a half-duplex (bidirectional) port has 2 data 
 *               agents with the same PN, 1 Tx + 1 Rx. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_MAP__PN                          BITFIELD(13, 8)
#define SLIMBUS__DCT_MAP__PN__POS                     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_MAP__DI   
 *
 * @BRIEF        Index (DI) of the device this data agent belongs to. Devices 
 *               are hard-indexed from 0 upwards. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_MAP__DI                          BITFIELD(7, 0)
#define SLIMBUS__DCT_MAP__DI__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__ENABLE   
 *
 * @BRIEF        Data agent enabling control. Auto-cleared upon frame or 
 *               superframe sync loss. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__ENABLE                  BITFIELD(31, 31)
#define SLIMBUS__DCT_CONFIG1__ENABLE__POS             31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DT_LPCM   
 *
 * @BRIEF        Unsigned-to-OSAM encoding enable for Data Type (DT) = LPCM 
 *               audio (0x1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DT_LPCM                 BITFIELD(28, 28)
#define SLIMBUS__DCT_CONFIG1__DT_LPCM__POS            28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__AF   
 *
 * @BRIEF        Auxillairy Format (AF) used in segment word size 
 *               calculation. 
 *               Non-zero values not supported in extended asynchronous TPs. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__AF                      BITFIELD(19, 16)
#define SLIMBUS__DCT_CONFIG1__AF__POS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__CL   
 *
 * @BRIEF        Channel Link (CL) enable: Pairing up of current channel with 
 *               previous one (i.e. channel index below) 
 *               Tied-0, read-only field for channel index 0, since there is 
 *               no "previous" channel in that case. 
 *               TP and segment interval (encoded in SD) must be equal 
 *               between the linked channels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__CL                      BITFIELD(15, 15)
#define SLIMBUS__DCT_CONFIG1__CL__POS                 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL   
 *
 * @BRIEF        Segment Data Length (DL), in 4-bit slots (except when 0).  
 *               AUX + DATA length shall fit in a segment word, i.e. 1 to 32 
 *               bits. 
 *               In extended async TPs, sets segment word size (0 and odd 
 *               values illegal) instead. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL                      BITFIELD(14, 10)
#define SLIMBUS__DCT_CONFIG1__DL__POS                 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__SL   
 *
 * @BRIEF        total Segment Length (SL), in 4-bit slots.  
 *               SL >= TAG length + AUX length + DATA length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__SL                      BITFIELD(9, 5)
#define SLIMBUS__DCT_CONFIG1__SL__POS                 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP_QUALIFIER   
 *
 * @BRIEF        Qualifier for plain/extended half-duplex asynchronous TPs 
 *               (owner ID). 
 *               Unused and don't care for other TPs. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP_QUALIFIER            BITFIELD(4, 4)
#define SLIMBUS__DCT_CONFIG1__TP_QUALIFIER__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP   
 *
 * @BRIEF        Transport Protocol (TP) 
 *               Determines also the TAG length (from 0 to 2 slots). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP                      BITFIELD(3, 0)
#define SLIMBUS__DCT_CONFIG1__TP__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG2__SD   
 *
 * @BRIEF        Segment Distribution - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG2__SD                      BITFIELD(11, 0)
#define SLIMBUS__DCT_CONFIG2__SD__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_DATA__DATA   
 *
 * @BRIEF        Data segment word, single-word or packed, LSB or 
 *               MSB-aligned. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_DATA__DATA                       BITFIELD(31, 0)
#define SLIMBUS__DCT_DATA__DATA__POS                  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__HILEVEL   
 *
 * @BRIEF        Read level of Rx data agent FIFO has gone above DMA 
 *               threshold (i.e. reads required to empty FIFO) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__HILEVEL                    BITFIELD(3, 3)
#define SLIMBUS__DCR_INFO__HILEVEL__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__UNDERFLOW   
 *
 * @BRIEF        Underflow in Rx data agent FIFO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__UNDERFLOW                  BITFIELD(2, 2)
#define SLIMBUS__DCR_INFO__UNDERFLOW__POS             2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__OVERFLOW   
 *
 * @BRIEF        Overflow in Rx data agent FIFO 
 *               Note: never asserted in pulled or async TPs, by 
 *               construction. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__OVERFLOW                   BITFIELD(1, 1)
#define SLIMBUS__DCR_INFO__OVERFLOW__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__DATA_TX_COL   
 *
 * @BRIEF        Tx collision in Rx data agent. Core information element 
 *               (IE). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__DATA_TX_COL                BITFIELD(0, 0)
#define SLIMBUS__DCR_INFO__DATA_TX_COL__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__BASE_ADDR   
 *
 * @BRIEF        Rx data agent FIFO base address within shared Rx RAM. 
 *               (physical address of the 32-bit wide RAM array) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__BASE_ADDR           BITFIELD(11, 5)
#define SLIMBUS__DCR_FIFO_SETUP1__BASE_ADDR__POS      5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__DMA_REQ_SIZE   
 *
 * @BRIEF        DMA request size minus 1, in accesses 
 *               Range is 1 to 16 accesses (resp. 0x0 to 0xF) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__DMA_REQ_SIZE        BITFIELD(4, 1)
#define SLIMBUS__DCR_FIFO_SETUP1__DMA_REQ_SIZE__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR   
 *
 * @BRIEF        Returns FIFO to initial empty state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR          BITFIELD(0, 0)
#define SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__DMA_THRESHOLD   
 *
 * @BRIEF        SW-side Rx data agent FIFO threshold. 
 *               DMA read requests are active when RD_LEVEL goes above 
 *               threshold. 
 *               Range: 0 to SIZE field value (included). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__DMA_THRESHOLD       BITFIELD(23, 16)
#define SLIMBUS__DCR_FIFO_SETUP2__DMA_THRESHOLD__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__SB_THRESHOLD   
 *
 * @BRIEF        SLIMbus-side Rx data agent FIFO threshold, used for SLIMbus 
 *               reception. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__SB_THRESHOLD        BITFIELD(15, 8)
#define SLIMBUS__DCR_FIFO_SETUP2__SB_THRESHOLD__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__SIZE   
 *
 * @BRIEF        Capacity of FIFO in segment words, minus one. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__SIZE                BITFIELD(7, 0)
#define SLIMBUS__DCR_FIFO_SETUP2__SIZE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__RD_LEVEL   
 *
 * @BRIEF        Number of segment words stored in FIFO, that can be read 
 *               out. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__RD_LEVEL            BITFIELD(10, 2)
#define SLIMBUS__DCR_FIFO_STATUS__RD_LEVEL__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__HILEVEL   
 *
 * @BRIEF        Indicator of read level (RD_LEVEL: number of readable 
 *               segment words) with respect to (read) threshold 
 *               (DMA_THRESHOLD). 
 *               Activates DMA read requests when high. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__HILEVEL             BITFIELD(1, 1)
#define SLIMBUS__DCR_FIFO_STATUS__HILEVEL__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__EMPTY   
 *
 * @BRIEF        FIFO empty indicator - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__EMPTY               BITFIELD(0, 0)
#define SLIMBUS__DCR_FIFO_STATUS__EMPTY__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_MAP__PN   
 *
 * @BRIEF        Port Number (PN), identifies the data channel's port for the 
 *               device. Shall be unique within a device. 
 *               Note that a half-duplex (bidirectional) port has 2 data 
 *               agents with the same PN, 1 Tx + 1 Rx. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_MAP__PN                          BITFIELD(13, 8)
#define SLIMBUS__DCR_MAP__PN__POS                     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_MAP__DI   
 *
 * @BRIEF        Index (DI) of the device this data agent belongs to. Devices 
 *               are hard-indexed from 0 upwards. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_MAP__DI                          BITFIELD(7, 0)
#define SLIMBUS__DCR_MAP__DI__POS                     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__ENABLE   
 *
 * @BRIEF        Data agent enabling control. Auto-cleared upon frame or 
 *               superframe sync loss. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__ENABLE                  BITFIELD(31, 31)
#define SLIMBUS__DCR_CONFIG1__ENABLE__POS             31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DT_LPCM   
 *
 * @BRIEF        OSAM-to-unsigned decoding enable for Data Type (DT) = LPCM 
 *               audio (0x1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DT_LPCM                 BITFIELD(28, 28)
#define SLIMBUS__DCR_CONFIG1__DT_LPCM__POS            28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__AF   
 *
 * @BRIEF        Auxillairy Format (AF) used in segment word size 
 *               calculation. 
 *               Non-zero values not supported in extended asynchronous TPs. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__AF                      BITFIELD(19, 16)
#define SLIMBUS__DCR_CONFIG1__AF__POS                 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__CL   
 *
 * @BRIEF        Channel Link (CL) enable: Pairing up of current channel with 
 *               previous one (i.e. channel index below) 
 *               Channel index 0 should have CL=0, since there is no 
 *               "previous" channel in that case. 
 *               TP and segment interval (encoded in SD) must be equal 
 *               between the linked channels. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__CL                      BITFIELD(15, 15)
#define SLIMBUS__DCR_CONFIG1__CL__POS                 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL   
 *
 * @BRIEF        Segment Data Length (DL), in 4-bit slots (except when 0).  
 *               AUX + DATA length shall fit in a segment word, i.e. 1 to 32 
 *               bits. 
 *               In extended async TPs, sets segment word size (0 and odd 
 *               values illegal) instead. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL                      BITFIELD(14, 10)
#define SLIMBUS__DCR_CONFIG1__DL__POS                 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__SL   
 *
 * @BRIEF        total Segment Length (SL), in 4-bit slots.  
 *               SL >= TAG length + AUX length + DATA length - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__SL                      BITFIELD(9, 5)
#define SLIMBUS__DCR_CONFIG1__SL__POS                 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP_QUALIFIER   
 *
 * @BRIEF        Qualifier for plain/extended half-duplex asynchronous TPs 
 *               (owner ID).  
 *               Unused and don't care for other TPs - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP_QUALIFIER            BITFIELD(4, 4)
#define SLIMBUS__DCR_CONFIG1__TP_QUALIFIER__POS       4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP   
 *
 * @BRIEF        Transport Protocol (TP) 
 *               Determines also the TAG length (from 0 to 2 slots). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP                      BITFIELD(3, 0)
#define SLIMBUS__DCR_CONFIG1__TP__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG2__SD   
 *
 * @BRIEF        Segment Distribution - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG2__SD                      BITFIELD(11, 0)
#define SLIMBUS__DCR_CONFIG2__SD__POS                 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_DATA__DATA   
 *
 * @BRIEF        Data segment word, single-word or packed, LSB or 
 *               MSB-aligned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_DATA__DATA                       BITFIELD(31, 0)
#define SLIMBUS__DCR_DATA__DATA__POS                  0

    /* 
     * List of register bitfields values for component SLIMBUS
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__SCHEME__LEGACY         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__SCHEME__H08            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_REVISION__CUSTOM__STANDARD       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__IDLEMODE__FORCE
 *
 * @BRIEF        Force-idle mode: local target's idle state follows 
 *               (acknowledges) the system's idle requests unconditionally, 
 *               i.e. regardless of the IP module's internal requirements. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__IDLEMODE__FORCE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__IDLEMODE__NO
 *
 * @BRIEF        No-idle mode: local target never enters idle state. 
 *               Backup mode, for debug only. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__IDLEMODE__NO          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__IDLEMODE__SMART
 *
 * @BRIEF        Smart-idle mode: local target's idle state eventually 
 *               follows (acknowledges) the system's idle requests, depending 
 *               on the IP module's internal requirements. 
 *               IP module shall not generate (IRQ- or DMA-request-related) 
 *               wakeup events. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__IDLEMODE__SMART       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__IDLEMODE__SMARTWAKEUP
 *
 * @BRIEF        Smart-idle wakeup-capable mode: local target's idle state 
 *               eventually follows (acknowledges) the system's idle 
 *               requests, depending on the IP module's internal 
 *               requirements. 
 *               IP module may generate (IRQ- or DMA-request-related) wakeup 
 *               events when in idle state. 
 *               Mode is only relevant if the appropriate IP module "swakeup" 
 *               output(s) is (are) implemented. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__IDLEMODE__SMARTWAKEUP 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__SOFTRESET__DONE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__SOFTRESET__NOACTION   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__SOFTRESET__RESET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_SYSCONFIG__SOFTRESET__PENDING    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Read always returns zeros - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER__READ0      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        SW EOI on interrupt line - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER__EOI0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER__EOI1
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQ_EOI__LINE_NUMBER__EOI1       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_7__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_6__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_5__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_4__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCR_INFO_0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_7__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_6__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_5__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_4__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_3__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_2__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_1__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__NONE  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__DCT_INFO_0__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__NONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__SET     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMR_INFO__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__NONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__SET     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__SMT_INFO__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__NONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FR_INFO__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__NONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__SET
 *
 * @BRIEF        Trigger IRQ event by software - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__SET      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS_RAW__FL_INFO__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_7__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_6__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_5__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_4__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_3__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_2__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_1__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCR_INFO_0__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_7__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_6__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_5__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_4__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_3__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_2__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_1__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__DCT_INFO_0__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMR_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMR_INFO__NONE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMR_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMR_INFO__NOACTION    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMR_INFO__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMR_INFO__CLEAR       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMR_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMR_INFO__PENDING     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMT_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMT_INFO__NONE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMT_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMT_INFO__NOACTION    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMT_INFO__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMT_INFO__CLEAR       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__SMT_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__SMT_INFO__PENDING     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FR_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FR_INFO__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FR_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FR_INFO__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FR_INFO__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FR_INFO__CLEAR        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FR_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FR_INFO__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FL_INFO__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FL_INFO__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FL_INFO__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FL_INFO__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FL_INFO__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FL_INFO__CLEAR        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQSTATUS__FL_INFO__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQSTATUS__FL_INFO__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCR_INFO_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__DCT_INFO_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMR_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__SMT_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FR_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__SET
 *
 * @BRIEF        Set IRQ enable (i.e. enable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_SET__FL_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCR_INFO_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__DCT_INFO_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMR_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__SMT_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FR_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__DISABLED
 *
 * @BRIEF        IRQ event is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__CLEAR
 *
 * @BRIEF        Clear IRQ enable (i.e. disable event) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__ENABLED
 *
 * @BRIEF        IRQ event is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_IRQENABLE_CLR__FL_INFO_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCR_DMA_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__SET
 *
 * @BRIEF        Set DMA enable (i.e. enable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_SET__DCT_DMA_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCR_DMA_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_7_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_6_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_5_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_4_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_3_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_2_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_1_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__DISABLED
 *
 * @BRIEF        DMA chanel is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__CLEAR
 *
 * @BRIEF        Clear DMA enable (i.e. disable channel) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__ENABLED
 *
 * @BRIEF        DMA channel is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__CMP_DMAENABLE_CLR__DCT_DMA_0_EN__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__ABORT__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__ABORT__NONE                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__ABORT__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__ABORT__NOACTION            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__ABORT__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__ABORT__CLEAR               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__ABORT__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__ABORT__PENDING             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UNDEFLOW__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UNDEFLOW__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UNDEFLOW__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UNDEFLOW__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UNDEFLOW__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UNDEFLOW__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UNDEFLOW__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UNDEFLOW__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UDEF__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UDEF__NONE                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UDEF__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UDEF__NOACTION             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UDEF__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UDEF__CLEAR                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__UDEF__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__UDEF__PENDING              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NORE__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NORE__NONE                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NORE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NORE__NOACTION             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NORE__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NORE__CLEAR                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NORE__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NORE__PENDING              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NACK__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NACK__NONE                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NACK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NACK__NOACTION             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NACK__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NACK__CLEAR                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__NACK__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__NACK__PENDING              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__PACK__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__PACK__NONE                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__PACK__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__PACK__NOACTION             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__PACK__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__PACK__CLEAR                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__PACK__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__PACK__PENDING              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__OVERFLOW__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__OVERFLOW__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__OVERFLOW__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__OVERFLOW__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__OVERFLOW__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__OVERFLOW__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__OVERFLOW__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__OVERFLOW__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__MC_TX_COL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__MC_TX_COL__NONE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__MC_TX_COL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__MC_TX_COL__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__MC_TX_COL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__MC_TX_COL__CLEAR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_INFO__MC_TX_COL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_INFO__MC_TX_COL__PENDING         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__IDLE
 *
 * @BRIEF        Message transmission is stopped / complete - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__IDLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__ERROR
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__ERROR   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__REQ
 *
 * @BRIEF        Request transmission of stored messages - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__REQ     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__ONGOING
 *
 * @BRIEF        Message transmission is ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_CONTROL__MESSAGE_ENABLE__ONGOING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__MIN16
 *
 * @BRIEF        16 bytes (minimum size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__MIN16       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__S32
 *
 * @BRIEF        32 bytes (recommended) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__S32         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__S48
 *
 * @BRIEF        48 bytes (large messages) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__S48         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__MAX64
 *
 * @BRIEF        64 bytes (max size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__SIZE_HI__MAX64       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__DONE
 *
 * @BRIEF        No event, last clear completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__DONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__NOEFFECT
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__NOEFFECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__DOCLEAR
 *
 * @BRIEF        Clear FIFO - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__DOCLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__ONGOING
 *
 * @BRIEF        Ongoing Clear. Completion requires the SLIMbus clock. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMT_FIFO_SETUP__FIFO_CLEAR__ONGOING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__OVERFLOW__NONE
 *
 * @BRIEF        no event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__OVERFLOW__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__OVERFLOW__NOACTION
 *
 * @BRIEF        no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__OVERFLOW__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__OVERFLOW__CLEAR
 *
 * @BRIEF        clear event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__OVERFLOW__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__OVERFLOW__PENDING
 *
 * @BRIEF        event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__OVERFLOW__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__NONE
 *
 * @BRIEF        no event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__NOACTION
 *
 * @BRIEF        no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__CLEAR
 *
 * @BRIEF        clear event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__PENDING
 *
 * @BRIEF        event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_RECONFIGURE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__NONE
 *
 * @BRIEF        no event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__NONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__NOACTION
 *
 * @BRIEF        no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__CLEAR
 *
 * @BRIEF        clear event, clear FIFO, allow further messages. - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__PENDING
 *
 * @BRIEF        event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__RECEIVED_MESSAGE__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__UNDERFLOW__NONE
 *
 * @BRIEF        no event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__UNDERFLOW__NONE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__UNDERFLOW__NOACTION
 *
 * @BRIEF        no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__UNDERFLOW__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__UNDERFLOW__CLEAR
 *
 * @BRIEF        clear event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__UNDERFLOW__CLEAR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__UNDERFLOW__PENDING
 *
 * @BRIEF        event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__UNDERFLOW__PENDING         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__MC_TX_COL__NONE
 *
 * @BRIEF        no event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__MC_TX_COL__NONE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__MC_TX_COL__NOACTION
 *
 * @BRIEF        no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__MC_TX_COL__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__MC_TX_COL__CLEAR
 *
 * @BRIEF        clear event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__MC_TX_COL__CLEAR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_INFO__MC_TX_COL__PENDING
 *
 * @BRIEF        event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_INFO__MC_TX_COL__PENDING         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__MIN16
 *
 * @BRIEF        16 bytes (minimum size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__MIN16       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__S32
 *
 * @BRIEF        32 bytes (recommended) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__S32         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__S48
 *
 * @BRIEF        48 bytes (large messages) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__S48         0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__MAX64
 *
 * @BRIEF        64 bytes (max size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__SIZE_HI__MAX64       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__DONE
 *
 * @BRIEF        No event, last clear completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__DONE     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__NOEFFECT
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__NOEFFECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__DOCLEAR
 *
 * @BRIEF        Clear FIFO - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__DOCLEAR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__ONGOING
 *
 * @BRIEF        Ongoing Clear. Completion requires the SLIMbus clock. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__SMR_FIFO_SETUP__FIFO_CLEAR__ONGOING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__RECONFIGURED__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__RECONFIGURED__NONE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__RECONFIGURED__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__RECONFIGURED__NOACTION      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__RECONFIGURED__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__RECONFIGURED__CLEAR         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__RECONFIGURED__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__RECONFIGURED__PENDING       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__SAW_BUS_RESET__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__SAW_BUS_RESET__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__SAW_BUS_RESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__SAW_BUS_RESET__NOACTION     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__SAW_BUS_RESET__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__SAW_BUS_RESET__CLEAR        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__SAW_BUS_RESET__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__SAW_BUS_RESET__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__FOUND_MS__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__FOUND_MS__NONE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__FOUND_MS__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__FOUND_MS__NOACTION          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__FOUND_MS__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__FOUND_MS__CLEAR             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__FOUND_MS__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__FOUND_MS__PENDING           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_MS__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_MS__NONE               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_MS__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_MS__NOACTION           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_MS__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_MS__CLEAR              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_MS__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_MS__PENDING            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_SFS__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_SFS__NONE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_SFS__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_SFS__NOACTION          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_SFS__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_SFS__CLEAR             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_SFS__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_SFS__PENDING           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_FS__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_FS__NONE               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_FS__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_FS__NOACTION           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_FS__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_FS__CLEAR              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_INFO__LOST_FS__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_INFO__LOST_FS__PENDING            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__VALIDATE_DCMAP__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__VALIDATE_DCMAP__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__VALIDATE_DCMAP__VALIDATE
 *
 * @BRIEF        Validates all DCT_MAP / DCR_MAP values - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__VALIDATE_DCMAP__VALIDATE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__CLEAR_RECONFIGURATION__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__CLEAR_RECONFIGURATION__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__CLEAR_RECONFIGURATION__CLEAR
 *
 * @BRIEF        Clear reconfiguration - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__CLEAR_RECONFIGURATION__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__NONE
 *
 * @BRIEF        No request pending for next reconfiguration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__NONE       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__CANCEL
 *
 * @BRIEF        Cancel pending request (not used in normal operation) if 
 *               any, otherwise no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__CANCEL     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__REQ
 *
 * @BRIEF        Assert request for next reconfiguration - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__REQ        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__PENDING
 *
 * @BRIEF        Request pending for next reconfiguration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BUS_SHUTDOWN__PENDING    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_FS__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_FS__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_FS__IDLE
 *
 * @BRIEF        Always reads 0 because of immediate action. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_FS__IDLE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_FS__KILL
 *
 * @BRIEF        Force frame sync loss - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_FS__KILL            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_SFS__IDLE
 *
 * @BRIEF        No pending superframe sync loss - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_SFS__IDLE           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_SFS__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_SFS__NOACTION       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_SFS__KILL
 *
 * @BRIEF        Schedule superframe sync loss - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_SFS__KILL           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_SFS__PENDING
 *
 * @BRIEF        Superframe sync loss pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_SFS__PENDING        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_MS__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_MS__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_MS__IDLE
 *
 * @BRIEF        Always reads 0 because of immediate action. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_MS__IDLE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__KILL_MS__KILL
 *
 * @BRIEF        Force message sync loss - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__KILL_MS__KILL            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_NONE
 *
 * @BRIEF        No request pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_CANCEL
 *
 * @BRIEF        Cancel pending request (not used in normal operation) if 
 *               any, otherwise no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_CANCEL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_REQ
 *
 * @BRIEF        Assert reconfiguration request for next superframe boundary 
 *               - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_REQ 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_ENDING
 *
 * @BRIEF        Reconfiguration request pending for next superframe boundary 
 *               - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__FORCE_RECONFIGURE__FRC_ENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__COMPONENT_RESET__REQ
 *
 * @BRIEF        Assert request for next reconfiguration - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__COMPONENT_RESET__REQ     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BOOT__NOACTION
 *
 * @BRIEF        No action - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BOOT__NOACTION           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CONTROL__BOOT__EN
 *
 * @BRIEF        Enable clock receiver boot sequence - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CONTROL__BOOT__EN                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E00
 *
 * @BRIEF        CSW=8; SFL=8 (100% control vs. 0% data) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E00                       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E01
 *
 * @BRIEF        reserved. Same as 0x05 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E01                       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E02
 *
 * @BRIEF        reserved. Same as 0x00 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E02                       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E03
 *
 * @BRIEF        reserved. Same as 0x07 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E03                       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E04
 *
 * @BRIEF        CSW=1; SFL=6 (16.7% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E04                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E05
 *
 * @BRIEF        CSW=1; SFL=8 (12.5% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E05                       0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E06
 *
 * @BRIEF        CSW=1; SFL=24 (4.17% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E06                       0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E07
 *
 * @BRIEF        CSW=1; SFL=32 (3.13% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E07                       0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E08
 *
 * @BRIEF        CSW=2; SFL=6 (33.3% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E08                       0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E09
 *
 * @BRIEF        CSW=2; SFL=8 (25% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E09                       0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E10
 *
 * @BRIEF        CSW=2; SFL=24 (8.33% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E10                       0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E11
 *
 * @BRIEF        CSW=2; SFL=32 (6.25% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E11                       0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E12
 *
 * @BRIEF        CSW=3; SFL=6 (50% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E12                       0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E13
 *
 * @BRIEF        CSW=3; SFL=8 (37.5% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E13                       0xDul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E14
 *
 * @BRIEF        CSW=3; SFL=24 (12.5% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E14                       0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E15
 *
 * @BRIEF        CSW=3; SFL=32 (9.38% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E15                       0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E16
 *
 * @BRIEF        CSW=4; SFL=6 (66.7% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E16                       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E17
 *
 * @BRIEF        CSW=4; SFL=8 (50% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E17                       0x11ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E18
 *
 * @BRIEF        CSW=4; SFL=24 (16.7% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E18                       0x12ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E19
 *
 * @BRIEF        CSW=4; SFL=32 (12.5% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E19                       0x13ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E20
 *
 * @BRIEF        reserved. Same as 0x00 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E20                       0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E21
 *
 * @BRIEF        CSW=6; SFL=8 (75% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E21                       0x15ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E22
 *
 * @BRIEF        CSW=6; SFL=24 (25% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E22                       0x16ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E23
 *
 * @BRIEF        CSW=6; SFL=32 (18.8% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E23                       0x17ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E24
 *
 * @BRIEF        CSW=8; SFL=24 (33.3% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E24                       0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E25
 *
 * @BRIEF        CSW=8; SFL=32 (25% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E25                       0x19ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E26
 *
 * @BRIEF        CSW=12; SFL=24 (50% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E26                       0x1Aul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E27
 *
 * @BRIEF        CSW=12; SFL=32 (37.5% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E27                       0x1Bul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E28
 *
 * @BRIEF        CSW=16; SFL=24 (66.7% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E28                       0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E29
 *
 * @BRIEF        CSW=16; SFL=32 (50% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E29                       0x1Dul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E30
 *
 * @BRIEF        reserved. Same effect than 0b00000 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E30                       0x1Eul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_SM__SM__E31
 *
 * @BRIEF        CSW=24; SFL=32 (75% control) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_SM__SM__E31                       0x1Ful

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G1
 *
 * @BRIEF        Ratio to root frequency: 512 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G1                        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G2
 *
 * @BRIEF        Ratio to root frequency: 256 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G2                        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G3
 *
 * @BRIEF        Ratio to root frequency: 128 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G3                        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G4
 *
 * @BRIEF        Ratio to root frequency: 64 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G4                        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G5
 *
 * @BRIEF        Ratio to root frequency: 32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G5                        0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G6
 *
 * @BRIEF        Ratio to root frequency: 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G6                        0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G7
 *
 * @BRIEF        Ratio to root frequency: 8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G7                        0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G8
 *
 * @BRIEF        Ratio to root frequency: 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G8                        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G9
 *
 * @BRIEF        Ratio to root frequency: 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G9                        0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_CG__CG__G10
 *
 * @BRIEF        Ratio to root frequency: 1 (undivided) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_CG__CG__G10                       0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E0
 *
 * @BRIEF        Root frequency not indicated - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E0                        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E1
 *
 * @BRIEF        24.576 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E1                        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E2
 *
 * @BRIEF        22.5792 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E2                        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E3
 *
 * @BRIEF        15.36 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E3                        0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E4
 *
 * @BRIEF        16.8 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E4                        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E5
 *
 * @BRIEF        19.2 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E5                        0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E6
 *
 * @BRIEF        24 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E6                        0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E7
 *
 * @BRIEF        25 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E7                        0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E8
 *
 * @BRIEF        26 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E8                        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FL_RF__RF__E9
 *
 * @BRIEF        27 MHz - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FL_RF__RF__E9                        0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__CLOCK_RESTART__NONE
 *
 * @BRIEF        no event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__CLOCK_RESTART__NONE         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__CLOCK_RESTART__PENDING
 *
 * @BRIEF        event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__CLOCK_RESTART__PENDING      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FRAMER_UNACTIVATED__NONE
 *
 * @BRIEF        no event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FRAMER_UNACTIVATED__NONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FRAMER_UNACTIVATED__PENDING
 *
 * @BRIEF        event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FRAMER_UNACTIVATED__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FRAMER_ACTIVATED__NONE
 *
 * @BRIEF        no event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FRAMER_ACTIVATED__NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FRAMER_ACTIVATED__PENDING
 *
 * @BRIEF        event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FRAMER_ACTIVATED__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__GC_TX_COL__NONE
 *
 * @BRIEF        no event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__GC_TX_COL__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__GC_TX_COL__PENDING
 *
 * @BRIEF        event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__GC_TX_COL__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FI_TX_COL__NONE
 *
 * @BRIEF        no event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FI_TX_COL__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FI_TX_COL__PENDING
 *
 * @BRIEF        event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FI_TX_COL__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FS_TX_COL__NONE
 *
 * @BRIEF        no event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FS_TX_COL__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_INFO__FS_TX_COL__PENDING
 *
 * @BRIEF        event pending - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_INFO__FS_TX_COL__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT32
 *
 * @BRIEF        Ratio is 1/32: Gears 6 to 10 forbidden - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT32      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT16
 *
 * @BRIEF        Ratio is 1/16: Gears 7 to 10 forbidden - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT16      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT8
 *
 * @BRIEF        Ratio is 1/8: Gears 8 to 10 forbidden - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT8       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT4
 *
 * @BRIEF        Ratio is 1/4: Gears 9-10 forbidden - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT4       0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT2
 *
 * @BRIEF        Ratio is 1/2: Gear 10 forbidden. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__MULT2       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV1
 *
 * @BRIEF        Ratio is 1 (root freq. = input freq.) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV1        0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV2
 *
 * @BRIEF        Ratio is 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV2        0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV4
 *
 * @BRIEF        Ratio is 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV4        0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV8
 *
 * @BRIEF        Ratio is 8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV8        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV16
 *
 * @BRIEF        Ratio is 16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV16       0x9ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV32
 *
 * @BRIEF        Ratio is 32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_SOURCE__CLKDIV__DIV32       0xAul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BUS_RESET__NONE
 *
 * @BRIEF        No request pending for next reconfiguration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BUS_RESET__NONE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BUS_RESET__CANCEL
 *
 * @BRIEF        Cancel pending request (not used in normal operation) if 
 *               any, otherwise no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BUS_RESET__CANCEL        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BUS_RESET__REQ
 *
 * @BRIEF        Assert request for next reconfiguration - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BUS_RESET__REQ           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BUS_RESET__PENDING
 *
 * @BRIEF        Request pending for next reconfiguration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BUS_RESET__PENDING       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BOOT__NONE
 *
 * @BRIEF        No request pending for next reconfiguration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BOOT__NONE               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BOOT__CANCEL
 *
 * @BRIEF        Cancel pending request (not used in normal operation) if 
 *               any, otherwise no action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BOOT__CANCEL             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BOOT__REQ
 *
 * @BRIEF        Assert request for next reconfiguration - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BOOT__REQ                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CONTROL__BOOT__PENDING
 *
 * @BRIEF        Request pending for next reconfiguration - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CONTROL__BOOT__PENDING            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_FRAMER_HANDOVER__HANDOVER_ENABLE__DIS
 *
 * @BRIEF        No framer handover - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_FRAMER_HANDOVER__HANDOVER_ENABLE__DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_FRAMER_HANDOVER__HANDOVER_ENABLE__EN
 *
 * @BRIEF        Framer handover at next configuration boundary. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_FRAMER_HANDOVER__HANDOVER_ENABLE__EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE__RT__FAST
 *
 * @BRIEF        Fast recovery (less than 4 cells) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE__RT__FAST             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE__RT__CONST
 *
 * @BRIEF        Constant-phase recovery (superframe phase preserved) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE__RT__CONST            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE__RT__UNSPEC
 *
 * @BRIEF        Unspecified recovery delay - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE__RT__UNSPEC           0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE__CLOCK_PAUSE__RESTART
 *
 * @BRIEF        Force clock restart if paused, no effect otherwise. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE__CLOCK_PAUSE__RESTART 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__FR_CLOCK_PAUSE__CLOCK_PAUSE__PAUSE
 *
 * @BRIEF        Pause clock (clock source) or expect clock pause (clock 
 *               receiver) at next configuration boundary - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__FR_CLOCK_PAUSE__CLOCK_PAUSE__PAUSE   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__EA_ENABLE__INVALID
 *
 * @BRIEF        EA is not valid - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__EA_ENABLE__INVALID           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__EA_ENABLE__VALID
 *
 * @BRIEF        EA is used for message reception - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__EA_ENABLE__VALID             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__LA_ENABLE__INVALID
 *
 * @BRIEF        LA is not valid - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__LA_ENABLE__INVALID           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__LA_ENABLE__VALID
 *
 * @BRIEF        LA valid, to be used for message reception - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__LA_ENABLE__VALID             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DEV_LA__LA__MANAGER
 *
 * @BRIEF        active manager device address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DEV_LA__LA__MANAGER                  0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__LOLEVEL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__LOLEVEL__NONE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__LOLEVEL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__LOLEVEL__NOACTION          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__LOLEVEL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__LOLEVEL__CLEAR             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__LOLEVEL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__LOLEVEL__PENDING           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__UNDERFLOW__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__UNDERFLOW__NONE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__UNDERFLOW__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__UNDERFLOW__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__UNDERFLOW__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__UNDERFLOW__CLEAR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__UNDERFLOW__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__UNDERFLOW__PENDING         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__OVERFLOW__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__OVERFLOW__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__OVERFLOW__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__OVERFLOW__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__OVERFLOW__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__OVERFLOW__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__OVERFLOW__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__OVERFLOW__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__DATA_TX_COL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__DATA_TX_COL__NONE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__DATA_TX_COL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__DATA_TX_COL__NOACTION      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__DATA_TX_COL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__DATA_TX_COL__CLEAR         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_INFO__DATA_TX_COL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_INFO__DATA_TX_COL__PENDING       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__DONE
 *
 * @BRIEF        No event, last clear completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__DONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__NOEFFECT
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__NOEFFECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__DOCLEAR
 *
 * @BRIEF        Clear FIFO - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__DOCLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__ONGOING
 *
 * @BRIEF        Ongoing Clear. Completion requires the SLIMbus clock. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP1__FIFO_CLEAR__ONGOING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__DMA_THRESHOLD__MIN
 *
 * @BRIEF        DMA writes requested whenever FIFO is not full - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__DMA_THRESHOLD__MIN  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__DMA_THRESHOLD__MAX
 *
 * @BRIEF        DMA writes requested whenever FIFO is empty (assuming 
 *               maximum FIFO size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__DMA_THRESHOLD__MAX  0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__SB_THRESHOLD__MIN
 *
 * @BRIEF        Threshold condition = FIFO is not empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__SB_THRESHOLD__MIN   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__SB_THRESHOLD__MAX
 *
 * @BRIEF        Threshold condition = FIFO is full (assuming maximum FIFO 
 *               size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__SB_THRESHOLD__MAX   0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__SIZE__MIN
 *
 * @BRIEF        FIFO is 1-word deep (not recommended) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__SIZE__MIN           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__SIZE__REC
 *
 * @BRIEF        FIFO is 4-word deep. Recommended minimum setting (SLIMbus 
 *               protocol). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__SIZE__REC           0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_SETUP2__SIZE__MAX
 *
 * @BRIEF        Maximum FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_SETUP2__SIZE__MAX           0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__WR_LEVEL__FULL
 *
 * @BRIEF        FIFO is full and cannot be written to - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__WR_LEVEL__FULL      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__WR_LEVEL__EMPTY
 *
 * @BRIEF        FIFO is empty and entirely available for writes (assuming 
 *               maximum FIFO size) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__WR_LEVEL__EMPTY     0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__LOLEVEL__LEVEL_ISNOT_LO
 *
 * @BRIEF        WR_LEVEL <= DMA_THRESHOLD - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__LOLEVEL__LEVEL_ISNOT_LO 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__LOLEVEL__LEVEL_IS_LO
 *
 * @BRIEF        WR_LEVEL > DMA_THRESHOLD - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__LOLEVEL__LEVEL_IS_LO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__FULL__NOTFULL
 *
 * @BRIEF        some space left in FIFO to write at least one word (WR_LEVEL 
 *               > 0) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__FULL__NOTFULL       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_FIFO_STATUS__FULL__FULL
 *
 * @BRIEF        no space left in FIFO to write a word (WR_LEVEL = 0) - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_FIFO_STATUS__FULL__FULL          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__ENABLE__DIS
 *
 * @BRIEF        Data agent is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__ENABLE__DIS             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__ENABLE__EN
 *
 * @BRIEF        Data agent is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__ENABLE__EN              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DT_LPCM__OTHERS
 *
 * @BRIEF        DT!=0x1: encoding disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DT_LPCM__OTHERS         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DT_LPCM__LPCM
 *
 * @BRIEF        DT=0x1: encoding enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DT_LPCM__LPCM           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__AF__NONE
 *
 * @BRIEF        No AUX information (0 AUX slots per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__AF__NONE                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__AF__ZCUV
 *
 * @BRIEF        ZCUV for tunneling IEC60958 (1 AUX slot per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__AF__ZCUV                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__AF__UD4
 *
 * @BRIEF        User-defined 4-bit AUX (1 AUX slot per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__AF__UD4                 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__AF__UD8
 *
 * @BRIEF        User-defined 8-bit AUX (2 AUX slot per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__AF__UD8                 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__CL__INDEPENDENT
 *
 * @BRIEF        Channel configuration is independent - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__CL__INDEPENDENT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__CL__LINKED
 *
 * @BRIEF        Channel configuration set in previous channel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__CL__LINKED              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__UNDEF
 *
 * @BRIEF        Length not indicated: Segment slots that are not TAG or AUX 
 *               are DATA (i.e. no unused slot) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__UNDEF               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL1
 *
 * @BRIEF        1 slot (4 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL1                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL2
 *
 * @BRIEF        2 slots (8 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL2                 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL3
 *
 * @BRIEF        3 slots (12 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL3                 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL4
 *
 * @BRIEF        4 slots (16 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL4                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL5
 *
 * @BRIEF        5 slots (20 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL5                 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL6
 *
 * @BRIEF        6 slots (24 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL6                 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL7
 *
 * @BRIEF        7 slots (28 bits), requiring at most 1 AUX slot to fit in 
 *               max-size 32-bit segment word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL7                 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__DL__DL8
 *
 * @BRIEF        8 slots (32 bits), requiring zero AUX slot, to fit in a 
 *               max-size 32-bit segment word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__DL__DL8                 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__SL__RESERVED
 *
 * @BRIEF        Reseved value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__SL__RESERVED            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP_QUALIFIER__ID1
 *
 * @BRIEF        1/2 duplex TPs: Local device is primary channel owner, uses 
 *               T1 token - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP_QUALIFIER__ID1       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP_QUALIFIER__ID2
 *
 * @BRIEF        1/2 duplex TPs: Local device is secondary channel owner, 
 *               uses T2 token - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP_QUALIFIER__ID2       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__ISO
 *
 * @BRIEF        Isochronous (multicast, no TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__ISO                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__PUSHED
 *
 * @BRIEF        Pushed (multicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__PUSHED              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__PULLED
 *
 * @BRIEF        Pulled (unicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__PULLED              0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__LOCKED
 *
 * @BRIEF        Locked (multicast, no TAG) NOT SUPPORTED, RESERVED VALUE - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__LOCKED              0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__ASYNC_SPX
 *
 * @BRIEF        Asynchronous-simplex (unicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__ASYNC_SPX           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__ASYNC_HDX
 *
 * @BRIEF        Asynchronous-half-duplex (unicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__ASYNC_HDX           0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__EASYNC_HDX
 *
 * @BRIEF        Extended asynchronous-half-duplex (unicast, 2-slot TAG) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__EASYNC_HDX          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__EASYNC_SPX
 *
 * @BRIEF        Extended asynchronous-simplex (unicast, 2-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__EASYNC_SPX          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__USER1
 *
 * @BRIEF        User-defined protocol 1 NOT SUPPORTED, RESERVED VALUE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__USER1               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCT_CONFIG1__TP__USER2
 *
 * @BRIEF        User-defined protocol 2 NOT SUPPORTED, RESERVED VALUE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCT_CONFIG1__TP__USER2               0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__HILEVEL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__HILEVEL__NONE              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__HILEVEL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__HILEVEL__NOACTION          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__HILEVEL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__HILEVEL__CLEAR             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__HILEVEL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__HILEVEL__PENDING           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__UNDERFLOW__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__UNDERFLOW__NONE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__UNDERFLOW__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__UNDERFLOW__NOACTION        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__UNDERFLOW__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__UNDERFLOW__CLEAR           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__UNDERFLOW__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__UNDERFLOW__PENDING         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__OVERFLOW__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__OVERFLOW__NONE             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__OVERFLOW__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__OVERFLOW__NOACTION         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__OVERFLOW__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__OVERFLOW__CLEAR            0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__OVERFLOW__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__OVERFLOW__PENDING          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__DATA_TX_COL__NONE
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__DATA_TX_COL__NONE          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__DATA_TX_COL__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__DATA_TX_COL__NOACTION      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__DATA_TX_COL__CLEAR
 *
 * @BRIEF        Clear pending event, if any - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__DATA_TX_COL__CLEAR         0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_INFO__DATA_TX_COL__PENDING
 *
 * @BRIEF        IRQ event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_INFO__DATA_TX_COL__PENDING       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__DONE
 *
 * @BRIEF        No event, last clear completed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__DONE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__NOEFFECT
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__NOEFFECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__DOCLEAR
 *
 * @BRIEF        Clear FIFO - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__DOCLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__ONGOING
 *
 * @BRIEF        Ongoing Clear. Completion requires the SLIMbus clock. - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP1__FIFO_CLEAR__ONGOING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__DMA_THRESHOLD__MIN
 *
 * @BRIEF        DMA reads requested whenever FIFO is not empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__DMA_THRESHOLD__MIN  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__DMA_THRESHOLD__MAX
 *
 * @BRIEF        DMA reads requested whenever FIFO is full (assuming maximum 
 *               FIFO size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__DMA_THRESHOLD__MAX  0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__SB_THRESHOLD__MIN
 *
 * @BRIEF        Threshold condition = FIFO is not empty - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__SB_THRESHOLD__MIN   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__SB_THRESHOLD__MAX
 *
 * @BRIEF        Threshold condition = FIFO is full (assuming maximum FIFO 
 *               size) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__SB_THRESHOLD__MAX   0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__SIZE__MIN
 *
 * @BRIEF        FIFO is 1-word deep (not recommended) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__SIZE__MIN           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__SIZE__REC
 *
 * @BRIEF        FIFO is 4-word deep. Recommended minimum setting (SLIMbus 
 *               protocol). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__SIZE__REC           0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_SETUP2__SIZE__MAX
 *
 * @BRIEF        Maximum FIFO size - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_SETUP2__SIZE__MAX           0xFFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__RD_LEVEL__EMPTY
 *
 * @BRIEF        FIFO contains no readable word - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__RD_LEVEL__EMPTY     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__RD_LEVEL__FULL
 *
 * @BRIEF        FIFO is full of readable words (assuming maximum size) - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__RD_LEVEL__FULL      0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__HILEVEL__LEVEL_ISNOT_HI
 *
 * @BRIEF        RD_LEVEL =< DMA_THRESHOLD - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__HILEVEL__LEVEL_ISNOT_HI 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__HILEVEL__LEVEL_IS_HI
 *
 * @BRIEF        RD_LEVEL > DMA_THRESHOLD - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__HILEVEL__LEVEL_IS_HI 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__EMPTY__NOTEMPTY
 *
 * @BRIEF        FIFO contains at least one readable word (RD_LEVEL > 0) - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__EMPTY__NOTEMPTY     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_FIFO_STATUS__EMPTY__EMPTY
 *
 * @BRIEF        FIFO contains no readable word (RD_LEVEL = 0) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_FIFO_STATUS__EMPTY__EMPTY        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__ENABLE__DIS
 *
 * @BRIEF        Data agent is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__ENABLE__DIS             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__ENABLE__EN
 *
 * @BRIEF        Data agent is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__ENABLE__EN              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DT_LPCM__OTHERS
 *
 * @BRIEF        DT!=0x1: decoding disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DT_LPCM__OTHERS         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DT_LPCM__LPCM
 *
 * @BRIEF        DT=0x1: decoding enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DT_LPCM__LPCM           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__AF__NONE
 *
 * @BRIEF        No AUX information (0 AUX slots per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__AF__NONE                0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__AF__ZCUV
 *
 * @BRIEF        ZCUV for tunneling IEC60958 (1 AUX slot per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__AF__ZCUV                0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__AF__UD4
 *
 * @BRIEF        User-defined 4-bit AUX (1 AUX slot per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__AF__UD4                 0xBul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__AF__UD8
 *
 * @BRIEF        User-defined 8-bit AUX (2 AUX slot per segment) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__AF__UD8                 0xFul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__CL__INDEPENDENT
 *
 * @BRIEF        Channel configuration is independent - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__CL__INDEPENDENT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__CL__LINKED
 *
 * @BRIEF        Channel configuration set in previous channel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__CL__LINKED              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__UNDEF
 *
 * @BRIEF        Length not indicated: Segment slots that are not TAG or AUX 
 *               are DATA (i.e. no unused slot) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__UNDEF               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL1
 *
 * @BRIEF        1 slot (4 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL1                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL2
 *
 * @BRIEF        2 slots (8 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL2                 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL3
 *
 * @BRIEF        3 slots (12 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL3                 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL4
 *
 * @BRIEF        4 slots (16 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL4                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL5
 *
 * @BRIEF        5 slots (20 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL5                 0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL6
 *
 * @BRIEF        6 slots (24 bits) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL6                 0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL7
 *
 * @BRIEF        7 slots (28 bits), requiring at most 1 AUX slot to fit in 
 *               max-size 32-bit segment word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL7                 0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__DL__DL8
 *
 * @BRIEF        8 slots (32 bits), requiring zero AUX slot, to fit in a 
 *               max-size 32-bit segment word - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__DL__DL8                 0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__SL__RESERVED
 *
 * @BRIEF        Reseved value - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__SL__RESERVED            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP_QUALIFIER__ID1
 *
 * @BRIEF        1/2 duplex TPs: Local device is primary channel owner, uses 
 *               T1 token - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP_QUALIFIER__ID1       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP_QUALIFIER__ID2
 *
 * @BRIEF        1/2 duplex TPs: Local device is secondary channel owner, 
 *               uses T2 token - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP_QUALIFIER__ID2       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__ISO
 *
 * @BRIEF        Isochronous (multicast, no TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__ISO                 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__PUSHED
 *
 * @BRIEF        Pushed (multicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__PUSHED              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__PULLED
 *
 * @BRIEF        Pulled (unicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__PULLED              0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__LOCKED
 *
 * @BRIEF        Locked (multicast, no TAG) NOT SUPPORTED, RESERVED VALUE - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__LOCKED              0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__ASYNC_SPX
 *
 * @BRIEF        Asynchronous-simplex (unicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__ASYNC_SPX           0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__ASYNC_HDX
 *
 * @BRIEF        Asynchronous-half-duplex (unicast, 1-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__ASYNC_HDX           0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__EASYNC_HDX
 *
 * @BRIEF        Extended asynchronous-half-duplex (unicast, 2-slot TAG) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__EASYNC_HDX          0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__EASYNC_SPX
 *
 * @BRIEF        Extended asynchronous-simplex (unicast, 2-slot TAG) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__EASYNC_SPX          0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__USER1
 *
 * @BRIEF        User-defined protocol 1 NOT SUPPORTED, RESERVED VALUE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__USER1               0xEul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   SLIMBUS__DCR_CONFIG1__TP__USER2
 *
 * @BRIEF        User-defined protocol 2 NOT SUPPORTED, RESERVED VALUE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define SLIMBUS__DCR_CONFIG1__TP__USER2               0xFul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __SLIMBUS_CRED_H 
                                                            */
