{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"0.312503",
   "Default View_TopLeft":"3018,-637",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -690 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -690 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -690 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -690 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -690 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 15260 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 15260 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -690 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -690 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 15260 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 15260 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 15260 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 15260 -y 60 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 15260 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 15260 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 15260 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -690 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -690 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 15260 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 15260 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 15260 -y 0 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 15260 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 15260 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -350 -y 442 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 1770 -y 2854 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 1770 -y -790 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -350 -y 1184 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 1770 -y -1270 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 4924 -y 1418 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 15057 -y 260 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -x 4924 -y -232 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -670J 450n
preplace netloc adc_clk_n_i_1 1 0 1 -660J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -140 1618 N
preplace netloc slice_0_dout 1 2 1 2130J -800n
preplace netloc slice_3_dout 1 1 2 -100 -500 1960
preplace netloc pll_0_clk_out1 1 0 4 -640 1264 -160 -222 2200 240 N
preplace netloc slice_1_dout 1 1 2 -110 -510 1930J
preplace netloc const_0_dout 1 0 3 -640 572 N 572 1980
preplace netloc feedback_combined_0_trig_out 1 3 2 5130 140 15180
preplace netloc adc_dat_a_i_1 1 0 1 -670J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -660J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -120 472 N 472 N 472 15210
preplace netloc Reg_Brakeout_dout4 1 2 1 2080J -840n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 15230 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 15190 60n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 15220 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 15240 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 15210 80n
preplace netloc Core_locked 1 1 3 NJ 462 NJ 462 5170
preplace netloc Core_clk_out2 1 1 3 -150J 442 NJ 442 5140
preplace netloc Core_clk_out3 1 1 3 -130J 452 NJ 452 5160
preplace netloc sts_data_1 1 1 2 -90 -490 1940J
preplace netloc Memory_IO_sts_data1 1 1 2 -90 -520 1950
preplace netloc Reg_Brakeout_Dout9 1 2 1 2060J -680n
preplace netloc Reg_Brakeout_Dout 1 2 1 2070J -720n
preplace netloc Memory_IO_cfg_data 1 1 2 -80 -530 1970
preplace netloc polynomial_target_1 1 2 1 2020 -620n
preplace netloc displacement_int_ext_1 1 2 1 1990 -600n
preplace netloc velocity_int_ext_1 1 2 1 2000 -640n
preplace netloc input_select2_1 1 2 1 2010 -660n
preplace netloc input_select1_1 1 2 1 2030 -700n
preplace netloc input_select_1 1 2 1 2040 -740n
preplace netloc continuous_output_in_1 1 2 1 2050 -780n
preplace netloc Reg_Brakeout_Dout15 1 2 1 2090 -580n
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -190 -1290n
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 2110 -960n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 2100 -920n
preplace netloc S_AXIS_CFG2_1 1 2 1 2170 -940n
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 2230 -1320n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 2180J -1240n
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 2210 -1200n
preplace netloc S_AXIS_CFG_1 1 2 1 2140 -980n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 2240 -1340n
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 5150 220n
preplace netloc S_AXIS_ADC2_1 1 2 1 2150 -1280n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 2160J -1300n
preplace netloc writer_0_M_AXI 1 0 3 -650 1274 N 1274 1930
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 2190J -1260n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 2240 -120 5100
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -170 402n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 2220 -1220n
preplace netloc ps_0_FIXED_IO 1 1 4 -180 220 N 220 5110 150 15200
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -180 422n
preplace netloc S_AXIS_RNG2_1 1 2 1 2120 -900n
preplace netloc conv_0_M_AXIS 1 1 3 -80 -130 N -130 5100
preplace netloc ps_0_DDR 1 1 4 -170 230 N 230 5120 160 N
levelinfo -pg 1 -690 -350 1770 4924 15057 15260
pagesize -pg 1 -db -bbox -sgen -870 -19800 15430 3310
"
}
{
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
