INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch CLANG as the compiler.
   Compiling ../../../../../../testbench_seq_multihart_ip.cpp in debug mode
   Compiling ../../../../../../compute.cpp in debug mode
   Compiling ../../../../../../decode.cpp in debug mode
   Compiling ../../../../../../disassemble.cpp in debug mode
   Compiling ../../../../../../emulate.cpp in debug mode
   Compiling ../../../../../../execute.cpp in debug mode
   Compiling ../../../../../../fetch.cpp in debug mode
   Compiling ../../../../../../immediate.cpp in debug mode
   Compiling ../../../../../../issue.cpp in debug mode
   Compiling ../../../../../../mem.cpp in debug mode
   Compiling ../../../../../../mem_access.cpp in debug mode
   Compiling ../../../../../../multihart_ip.cpp in debug mode
   Compiling ../../../../../../new_cycle.cpp in debug mode
   Compiling ../../../../../../print.cpp in debug mode
   Compiling ../../../../../../type.cpp in debug mode
   Compiling ../../../../../../wb.cpp in debug mode
   Generating csim.exe
core 0: 352 fetched and decoded instructions in 413 cycles (ipc = 0.85)
hart: 0 data memory dump (non null words)
m[    0] =                1 (       1)
m[    4] =                2 (       2)
m[    8] =                3 (       3)
m[    c] =                4 (       4)
m[   10] =                5 (       5)
m[   14] =                6 (       6)
m[   18] =                7 (       7)
m[   1c] =                8 (       8)
m[   20] =                9 (       9)
m[   24] =               10 (       a)
m[   2c] =               55 (      37)
hart: 1 data memory dump (non null words)
m[ 8000] =                1 (       1)
m[ 8004] =                2 (       2)
m[ 8008] =                3 (       3)
m[ 800c] =                4 (       4)
m[ 8010] =                5 (       5)
m[ 8014] =                6 (       6)
m[ 8018] =                7 (       7)
m[ 801c] =                8 (       8)
m[ 8020] =                9 (       9)
m[ 8024] =               10 (       a)
m[ 802c] =               55 (      37)
hart: 2 data memory dump (non null words)
m[10000] =                1 (       1)
m[10004] =                2 (       2)
m[10008] =                3 (       3)
m[1000c] =                4 (       4)
m[10010] =                5 (       5)
m[10014] =                6 (       6)
m[10018] =                7 (       7)
m[1001c] =                8 (       8)
m[10020] =                9 (       9)
m[10024] =               10 (       a)
m[1002c] =               55 (      37)
hart: 3 data memory dump (non null words)
m[18000] =                1 (       1)
m[18004] =                2 (       2)
m[18008] =                3 (       3)
m[1800c] =                4 (       4)
m[18010] =                5 (       5)
m[18014] =                6 (       6)
m[18018] =                7 (       7)
m[1801c] =                8 (       8)
m[18020] =                9 (       9)
m[18024] =               10 (       a)
m[1802c] =               55 (      37)
core 1: 352 fetched and decoded instructions in 413 cycles (ipc = 0.85)
hart: 0 data memory dump (non null words)
m[20000] =                1 (       1)
m[20004] =                2 (       2)
m[20008] =                3 (       3)
m[2000c] =                4 (       4)
m[20010] =                5 (       5)
m[20014] =                6 (       6)
m[20018] =                7 (       7)
m[2001c] =                8 (       8)
m[20020] =                9 (       9)
m[20024] =               10 (       a)
m[2002c] =               55 (      37)
hart: 1 data memory dump (non null words)
m[28000] =                1 (       1)
m[28004] =                2 (       2)
m[28008] =                3 (       3)
m[2800c] =                4 (       4)
m[28010] =                5 (       5)
m[28014] =                6 (       6)
m[28018] =                7 (       7)
m[2801c] =                8 (       8)
m[28020] =                9 (       9)
m[28024] =               10 (       a)
m[2802c] =               55 (      37)
hart: 2 data memory dump (non null words)
m[30000] =                1 (       1)
m[30004] =                2 (       2)
m[30008] =                3 (       3)
m[3000c] =                4 (       4)
m[30010] =                5 (       5)
m[30014] =                6 (       6)
m[30018] =                7 (       7)
m[3001c] =                8 (       8)
m[30020] =                9 (       9)
m[30024] =               10 (       a)
m[3002c] =               55 (      37)
hart: 3 data memory dump (non null words)
m[38000] =                1 (       1)
m[38004] =                2 (       2)
m[38008] =                3 (       3)
m[3800c] =                4 (       4)
m[38010] =                5 (       5)
m[38014] =                6 (       6)
m[38018] =                7 (       7)
m[3801c] =                8 (       8)
m[38020] =                9 (       9)
m[38024] =               10 (       a)
m[3802c] =               55 (      37)
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
