{"vcs1":{"timestamp_begin":1681761282.536357577, "rt":0.15, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681761282.175512864}
{"VCS_COMP_START_TIME": 1681761282.175512864}
{"VCS_COMP_END_TIME": 1681761282.749905153}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 322860}}
