#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002d2194a9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002d2194e9020_0 .net "PC", 31 0, v000002d2194e1830_0;  1 drivers
v000002d2194e7860_0 .var "clk", 0 0;
v000002d2194e93e0_0 .net "clkout", 0 0, L_000002d2194ea700;  1 drivers
v000002d2194e7540_0 .net "cycles_consumed", 31 0, v000002d2194e8760_0;  1 drivers
v000002d2194e7680_0 .var "rst", 0 0;
S_000002d2194a9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002d2194a9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002d2194c0260 .param/l "RType" 0 4 2, C4<000000>;
P_000002d2194c0298 .param/l "add" 0 4 5, C4<100000>;
P_000002d2194c02d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002d2194c0308 .param/l "addu" 0 4 5, C4<100001>;
P_000002d2194c0340 .param/l "and_" 0 4 5, C4<100100>;
P_000002d2194c0378 .param/l "andi" 0 4 8, C4<001100>;
P_000002d2194c03b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d2194c03e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002d2194c0420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d2194c0458 .param/l "j" 0 4 12, C4<000010>;
P_000002d2194c0490 .param/l "jal" 0 4 12, C4<000011>;
P_000002d2194c04c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002d2194c0500 .param/l "lw" 0 4 8, C4<100011>;
P_000002d2194c0538 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d2194c0570 .param/l "or_" 0 4 5, C4<100101>;
P_000002d2194c05a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d2194c05e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d2194c0618 .param/l "sll" 0 4 6, C4<000000>;
P_000002d2194c0650 .param/l "slt" 0 4 5, C4<101010>;
P_000002d2194c0688 .param/l "slti" 0 4 8, C4<101010>;
P_000002d2194c06c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002d2194c06f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002d2194c0730 .param/l "subu" 0 4 5, C4<100011>;
P_000002d2194c0768 .param/l "sw" 0 4 8, C4<101011>;
P_000002d2194c07a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d2194c07d8 .param/l "xori" 0 4 8, C4<001110>;
L_000002d2194ea150 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea0e0 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea1c0 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea230 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea2a0 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea310 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea380 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea3f0 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea700 .functor OR 1, v000002d2194e7860_0, v000002d2194b5670_0, C4<0>, C4<0>;
L_000002d2194ea460 .functor OR 1, L_000002d21956bad0, L_000002d21956aa90, C4<0>, C4<0>;
L_000002d2194e9eb0 .functor AND 1, L_000002d21956a3b0, L_000002d21956a4f0, C4<1>, C4<1>;
L_000002d2194ea8c0 .functor NOT 1, v000002d2194e7680_0, C4<0>, C4<0>, C4<0>;
L_000002d2194ea5b0 .functor OR 1, L_000002d21956aef0, L_000002d21956b3f0, C4<0>, C4<0>;
L_000002d2194ea000 .functor OR 1, L_000002d2194ea5b0, L_000002d21956b490, C4<0>, C4<0>;
L_000002d2194ea850 .functor OR 1, L_000002d21957c830, L_000002d21957c8d0, C4<0>, C4<0>;
L_000002d2194ea620 .functor AND 1, L_000002d21956a810, L_000002d2194ea850, C4<1>, C4<1>;
L_000002d2194e9f20 .functor OR 1, L_000002d21957c790, L_000002d21957c970, C4<0>, C4<0>;
L_000002d2194e9dd0 .functor AND 1, L_000002d21957dc30, L_000002d2194e9f20, C4<1>, C4<1>;
L_000002d2194e9d60 .functor NOT 1, L_000002d2194ea700, C4<0>, C4<0>, C4<0>;
v000002d2194e1a10_0 .net "ALUOp", 3 0, v000002d2194b6110_0;  1 drivers
v000002d2194e1ab0_0 .net "ALUResult", 31 0, v000002d2194e2d70_0;  1 drivers
v000002d2194e4a60_0 .net "ALUSrc", 0 0, v000002d2194b5c10_0;  1 drivers
v000002d2194e4e20_0 .net "ALUin2", 31 0, L_000002d21957d910;  1 drivers
v000002d2194e37a0_0 .net "MemReadEn", 0 0, v000002d2194b5530_0;  1 drivers
v000002d2194e41a0_0 .net "MemWriteEn", 0 0, v000002d2194b5a30_0;  1 drivers
v000002d2194e4f60_0 .net "MemtoReg", 0 0, v000002d2194b5d50_0;  1 drivers
v000002d2194e3de0_0 .net "PC", 31 0, v000002d2194e1830_0;  alias, 1 drivers
v000002d2194e4c40_0 .net "PCPlus1", 31 0, L_000002d21956b030;  1 drivers
v000002d2194e3a20_0 .net "PCsrc", 0 0, v000002d2194e2e10_0;  1 drivers
v000002d2194e5320_0 .net "RegDst", 0 0, v000002d2194b55d0_0;  1 drivers
v000002d2194e5000_0 .net "RegWriteEn", 0 0, v000002d2194b6430_0;  1 drivers
v000002d2194e3980_0 .net "WriteRegister", 4 0, L_000002d21956ac70;  1 drivers
v000002d2194e4ec0_0 .net *"_ivl_0", 0 0, L_000002d2194ea150;  1 drivers
L_000002d219521e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d2194e3b60_0 .net/2u *"_ivl_10", 4 0, L_000002d219521e00;  1 drivers
L_000002d2195221f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e4920_0 .net *"_ivl_101", 15 0, L_000002d2195221f0;  1 drivers
v000002d2194e4b00_0 .net *"_ivl_102", 31 0, L_000002d21956b0d0;  1 drivers
L_000002d219522238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e3700_0 .net *"_ivl_105", 25 0, L_000002d219522238;  1 drivers
L_000002d219522280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e50a0_0 .net/2u *"_ivl_106", 31 0, L_000002d219522280;  1 drivers
v000002d2194e4880_0 .net *"_ivl_108", 0 0, L_000002d21956a3b0;  1 drivers
L_000002d2195222c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002d2194e49c0_0 .net/2u *"_ivl_110", 5 0, L_000002d2195222c8;  1 drivers
v000002d2194e51e0_0 .net *"_ivl_112", 0 0, L_000002d21956a4f0;  1 drivers
v000002d2194e3fc0_0 .net *"_ivl_115", 0 0, L_000002d2194e9eb0;  1 drivers
v000002d2194e4100_0 .net *"_ivl_116", 47 0, L_000002d219569f50;  1 drivers
L_000002d219522310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e4420_0 .net *"_ivl_119", 15 0, L_000002d219522310;  1 drivers
L_000002d219521e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d2194e4740_0 .net/2u *"_ivl_12", 5 0, L_000002d219521e48;  1 drivers
v000002d2194e3ca0_0 .net *"_ivl_120", 47 0, L_000002d21956b170;  1 drivers
L_000002d219522358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e3c00_0 .net *"_ivl_123", 15 0, L_000002d219522358;  1 drivers
v000002d2194e5140_0 .net *"_ivl_125", 0 0, L_000002d21956bcb0;  1 drivers
v000002d2194e42e0_0 .net *"_ivl_126", 31 0, L_000002d21956a6d0;  1 drivers
v000002d2194e3ac0_0 .net *"_ivl_128", 47 0, L_000002d21956ba30;  1 drivers
v000002d2194e4ba0_0 .net *"_ivl_130", 47 0, L_000002d21956b210;  1 drivers
v000002d2194e4240_0 .net *"_ivl_132", 47 0, L_000002d21956b2b0;  1 drivers
v000002d2194e44c0_0 .net *"_ivl_134", 47 0, L_000002d21956a130;  1 drivers
v000002d2194e47e0_0 .net *"_ivl_14", 0 0, L_000002d2194e7ae0;  1 drivers
v000002d2194e3840_0 .net *"_ivl_140", 0 0, L_000002d2194ea8c0;  1 drivers
L_000002d2195223e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e4380_0 .net/2u *"_ivl_142", 31 0, L_000002d2195223e8;  1 drivers
L_000002d2195224c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002d2194e3660_0 .net/2u *"_ivl_146", 5 0, L_000002d2195224c0;  1 drivers
v000002d2194e5280_0 .net *"_ivl_148", 0 0, L_000002d21956aef0;  1 drivers
L_000002d219522508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002d2194e4560_0 .net/2u *"_ivl_150", 5 0, L_000002d219522508;  1 drivers
v000002d2194e35c0_0 .net *"_ivl_152", 0 0, L_000002d21956b3f0;  1 drivers
v000002d2194e4ce0_0 .net *"_ivl_155", 0 0, L_000002d2194ea5b0;  1 drivers
L_000002d219522550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002d2194e4d80_0 .net/2u *"_ivl_156", 5 0, L_000002d219522550;  1 drivers
v000002d2194e38e0_0 .net *"_ivl_158", 0 0, L_000002d21956b490;  1 drivers
L_000002d219521e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002d2194e53c0_0 .net/2u *"_ivl_16", 4 0, L_000002d219521e90;  1 drivers
v000002d2194e3e80_0 .net *"_ivl_161", 0 0, L_000002d2194ea000;  1 drivers
L_000002d219522598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e3f20_0 .net/2u *"_ivl_162", 15 0, L_000002d219522598;  1 drivers
v000002d2194e3520_0 .net *"_ivl_164", 31 0, L_000002d21956b530;  1 drivers
v000002d2194e4600_0 .net *"_ivl_167", 0 0, L_000002d219569ff0;  1 drivers
v000002d2194e3d40_0 .net *"_ivl_168", 15 0, L_000002d21956a270;  1 drivers
v000002d2194e4060_0 .net *"_ivl_170", 31 0, L_000002d21956a090;  1 drivers
v000002d2194e46a0_0 .net *"_ivl_174", 31 0, L_000002d21956a770;  1 drivers
L_000002d2195225e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e61b0_0 .net *"_ivl_177", 25 0, L_000002d2195225e0;  1 drivers
L_000002d219522628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e66b0_0 .net/2u *"_ivl_178", 31 0, L_000002d219522628;  1 drivers
v000002d2194e57b0_0 .net *"_ivl_180", 0 0, L_000002d21956a810;  1 drivers
L_000002d219522670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e58f0_0 .net/2u *"_ivl_182", 5 0, L_000002d219522670;  1 drivers
v000002d2194e6750_0 .net *"_ivl_184", 0 0, L_000002d21957c830;  1 drivers
L_000002d2195226b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d2194e6390_0 .net/2u *"_ivl_186", 5 0, L_000002d2195226b8;  1 drivers
v000002d2194e6e30_0 .net *"_ivl_188", 0 0, L_000002d21957c8d0;  1 drivers
v000002d2194e5ad0_0 .net *"_ivl_19", 4 0, L_000002d2194e7b80;  1 drivers
v000002d2194e6250_0 .net *"_ivl_191", 0 0, L_000002d2194ea850;  1 drivers
v000002d2194e5990_0 .net *"_ivl_193", 0 0, L_000002d2194ea620;  1 drivers
L_000002d219522700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d2194e5c10_0 .net/2u *"_ivl_194", 5 0, L_000002d219522700;  1 drivers
v000002d2194e5a30_0 .net *"_ivl_196", 0 0, L_000002d21957d0f0;  1 drivers
L_000002d219522748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d2194e5df0_0 .net/2u *"_ivl_198", 31 0, L_000002d219522748;  1 drivers
L_000002d219521db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e5cb0_0 .net/2u *"_ivl_2", 5 0, L_000002d219521db8;  1 drivers
v000002d2194e6f70_0 .net *"_ivl_20", 4 0, L_000002d2194e7c20;  1 drivers
v000002d2194e7150_0 .net *"_ivl_200", 31 0, L_000002d21957cdd0;  1 drivers
v000002d2194e6a70_0 .net *"_ivl_204", 31 0, L_000002d21957d370;  1 drivers
L_000002d219522790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e5b70_0 .net *"_ivl_207", 25 0, L_000002d219522790;  1 drivers
L_000002d2195227d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e6570_0 .net/2u *"_ivl_208", 31 0, L_000002d2195227d8;  1 drivers
v000002d2194e6110_0 .net *"_ivl_210", 0 0, L_000002d21957dc30;  1 drivers
L_000002d219522820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e6070_0 .net/2u *"_ivl_212", 5 0, L_000002d219522820;  1 drivers
v000002d2194e62f0_0 .net *"_ivl_214", 0 0, L_000002d21957c790;  1 drivers
L_000002d219522868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d2194e5d50_0 .net/2u *"_ivl_216", 5 0, L_000002d219522868;  1 drivers
v000002d2194e5e90_0 .net *"_ivl_218", 0 0, L_000002d21957c970;  1 drivers
v000002d2194e7010_0 .net *"_ivl_221", 0 0, L_000002d2194e9f20;  1 drivers
v000002d2194e5f30_0 .net *"_ivl_223", 0 0, L_000002d2194e9dd0;  1 drivers
L_000002d2195228b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d2194e6bb0_0 .net/2u *"_ivl_224", 5 0, L_000002d2195228b0;  1 drivers
v000002d2194e5fd0_0 .net *"_ivl_226", 0 0, L_000002d21957cab0;  1 drivers
v000002d2194e6610_0 .net *"_ivl_228", 31 0, L_000002d21957cfb0;  1 drivers
v000002d2194e6430_0 .net *"_ivl_24", 0 0, L_000002d2194ea1c0;  1 drivers
L_000002d219521ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d2194e5670_0 .net/2u *"_ivl_26", 4 0, L_000002d219521ed8;  1 drivers
v000002d2194e64d0_0 .net *"_ivl_29", 4 0, L_000002d2194e8580;  1 drivers
v000002d2194e6c50_0 .net *"_ivl_32", 0 0, L_000002d2194ea230;  1 drivers
L_000002d219521f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d2194e67f0_0 .net/2u *"_ivl_34", 4 0, L_000002d219521f20;  1 drivers
v000002d2194e6890_0 .net *"_ivl_37", 4 0, L_000002d21956b670;  1 drivers
v000002d2194e6930_0 .net *"_ivl_40", 0 0, L_000002d2194ea2a0;  1 drivers
L_000002d219521f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e5710_0 .net/2u *"_ivl_42", 15 0, L_000002d219521f68;  1 drivers
v000002d2194e69d0_0 .net *"_ivl_45", 15 0, L_000002d21956a450;  1 drivers
v000002d2194e6b10_0 .net *"_ivl_48", 0 0, L_000002d2194ea310;  1 drivers
v000002d2194e6cf0_0 .net *"_ivl_5", 5 0, L_000002d2194e7900;  1 drivers
L_000002d219521fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e6d90_0 .net/2u *"_ivl_50", 36 0, L_000002d219521fb0;  1 drivers
L_000002d219521ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e6ed0_0 .net/2u *"_ivl_52", 31 0, L_000002d219521ff8;  1 drivers
v000002d2194e70b0_0 .net *"_ivl_55", 4 0, L_000002d21956ae50;  1 drivers
v000002d2194e71f0_0 .net *"_ivl_56", 36 0, L_000002d21956b5d0;  1 drivers
v000002d2194e7290_0 .net *"_ivl_58", 36 0, L_000002d21956bb70;  1 drivers
v000002d2194e7330_0 .net *"_ivl_62", 0 0, L_000002d2194ea380;  1 drivers
L_000002d219522040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e73d0_0 .net/2u *"_ivl_64", 5 0, L_000002d219522040;  1 drivers
v000002d2194e5530_0 .net *"_ivl_67", 5 0, L_000002d21956b7b0;  1 drivers
v000002d2194e55d0_0 .net *"_ivl_70", 0 0, L_000002d2194ea3f0;  1 drivers
L_000002d219522088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e5850_0 .net/2u *"_ivl_72", 57 0, L_000002d219522088;  1 drivers
L_000002d2195220d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e8da0_0 .net/2u *"_ivl_74", 31 0, L_000002d2195220d0;  1 drivers
v000002d2194e77c0_0 .net *"_ivl_77", 25 0, L_000002d21956a310;  1 drivers
v000002d2194e8a80_0 .net *"_ivl_78", 57 0, L_000002d21956b8f0;  1 drivers
v000002d2194e8e40_0 .net *"_ivl_8", 0 0, L_000002d2194ea0e0;  1 drivers
v000002d2194e92a0_0 .net *"_ivl_80", 57 0, L_000002d21956b990;  1 drivers
L_000002d219522118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d2194e90c0_0 .net/2u *"_ivl_84", 31 0, L_000002d219522118;  1 drivers
L_000002d219522160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d2194e7e00_0 .net/2u *"_ivl_88", 5 0, L_000002d219522160;  1 drivers
v000002d2194e8c60_0 .net *"_ivl_90", 0 0, L_000002d21956bad0;  1 drivers
L_000002d2195221a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d2194e8940_0 .net/2u *"_ivl_92", 5 0, L_000002d2195221a8;  1 drivers
v000002d2194e81c0_0 .net *"_ivl_94", 0 0, L_000002d21956aa90;  1 drivers
v000002d2194e86c0_0 .net *"_ivl_97", 0 0, L_000002d2194ea460;  1 drivers
v000002d2194e7ea0_0 .net *"_ivl_98", 47 0, L_000002d21956a590;  1 drivers
v000002d2194e8b20_0 .net "adderResult", 31 0, L_000002d21956b850;  1 drivers
v000002d2194e9160_0 .net "address", 31 0, L_000002d21956a9f0;  1 drivers
v000002d2194e8260_0 .net "clk", 0 0, L_000002d2194ea700;  alias, 1 drivers
v000002d2194e8760_0 .var "cycles_consumed", 31 0;
v000002d2194e8bc0_0 .net "extImm", 31 0, L_000002d21956a630;  1 drivers
v000002d2194e7720_0 .net "funct", 5 0, L_000002d21956bc10;  1 drivers
v000002d2194e8ee0_0 .net "hlt", 0 0, v000002d2194b5670_0;  1 drivers
v000002d2194e8800_0 .net "imm", 15 0, L_000002d21956af90;  1 drivers
v000002d2194e89e0_0 .net "immediate", 31 0, L_000002d21957daf0;  1 drivers
v000002d2194e9200_0 .net "input_clk", 0 0, v000002d2194e7860_0;  1 drivers
v000002d2194e7fe0_0 .net "instruction", 31 0, L_000002d21956abd0;  1 drivers
v000002d2194e88a0_0 .net "memoryReadData", 31 0, v000002d2194e31d0_0;  1 drivers
v000002d2194e8080_0 .net "nextPC", 31 0, L_000002d21956a8b0;  1 drivers
v000002d2194e84e0_0 .net "opcode", 5 0, L_000002d2194e79a0;  1 drivers
v000002d2194e75e0_0 .net "rd", 4 0, L_000002d2194e7cc0;  1 drivers
v000002d2194e8300_0 .net "readData1", 31 0, L_000002d2194eac40;  1 drivers
v000002d2194e8120_0 .net "readData1_w", 31 0, L_000002d21957d410;  1 drivers
v000002d2194e8f80_0 .net "readData2", 31 0, L_000002d2194ea690;  1 drivers
v000002d2194e9340_0 .net "rs", 4 0, L_000002d2194e8620;  1 drivers
v000002d2194e7f40_0 .net "rst", 0 0, v000002d2194e7680_0;  1 drivers
v000002d2194e83a0_0 .net "rt", 4 0, L_000002d21956a950;  1 drivers
v000002d2194e8440_0 .net "shamt", 31 0, L_000002d21956b710;  1 drivers
v000002d2194e8d00_0 .net "wire_instruction", 31 0, L_000002d2194ea4d0;  1 drivers
v000002d2194e7a40_0 .net "writeData", 31 0, L_000002d21957d4b0;  1 drivers
v000002d2194e7d60_0 .net "zero", 0 0, L_000002d21957cc90;  1 drivers
L_000002d2194e7900 .part L_000002d21956abd0, 26, 6;
L_000002d2194e79a0 .functor MUXZ 6, L_000002d2194e7900, L_000002d219521db8, L_000002d2194ea150, C4<>;
L_000002d2194e7ae0 .cmp/eq 6, L_000002d2194e79a0, L_000002d219521e48;
L_000002d2194e7b80 .part L_000002d21956abd0, 11, 5;
L_000002d2194e7c20 .functor MUXZ 5, L_000002d2194e7b80, L_000002d219521e90, L_000002d2194e7ae0, C4<>;
L_000002d2194e7cc0 .functor MUXZ 5, L_000002d2194e7c20, L_000002d219521e00, L_000002d2194ea0e0, C4<>;
L_000002d2194e8580 .part L_000002d21956abd0, 21, 5;
L_000002d2194e8620 .functor MUXZ 5, L_000002d2194e8580, L_000002d219521ed8, L_000002d2194ea1c0, C4<>;
L_000002d21956b670 .part L_000002d21956abd0, 16, 5;
L_000002d21956a950 .functor MUXZ 5, L_000002d21956b670, L_000002d219521f20, L_000002d2194ea230, C4<>;
L_000002d21956a450 .part L_000002d21956abd0, 0, 16;
L_000002d21956af90 .functor MUXZ 16, L_000002d21956a450, L_000002d219521f68, L_000002d2194ea2a0, C4<>;
L_000002d21956ae50 .part L_000002d21956abd0, 6, 5;
L_000002d21956b5d0 .concat [ 5 32 0 0], L_000002d21956ae50, L_000002d219521ff8;
L_000002d21956bb70 .functor MUXZ 37, L_000002d21956b5d0, L_000002d219521fb0, L_000002d2194ea310, C4<>;
L_000002d21956b710 .part L_000002d21956bb70, 0, 32;
L_000002d21956b7b0 .part L_000002d21956abd0, 0, 6;
L_000002d21956bc10 .functor MUXZ 6, L_000002d21956b7b0, L_000002d219522040, L_000002d2194ea380, C4<>;
L_000002d21956a310 .part L_000002d21956abd0, 0, 26;
L_000002d21956b8f0 .concat [ 26 32 0 0], L_000002d21956a310, L_000002d2195220d0;
L_000002d21956b990 .functor MUXZ 58, L_000002d21956b8f0, L_000002d219522088, L_000002d2194ea3f0, C4<>;
L_000002d21956a9f0 .part L_000002d21956b990, 0, 32;
L_000002d21956b030 .arith/sum 32, v000002d2194e1830_0, L_000002d219522118;
L_000002d21956bad0 .cmp/eq 6, L_000002d2194e79a0, L_000002d219522160;
L_000002d21956aa90 .cmp/eq 6, L_000002d2194e79a0, L_000002d2195221a8;
L_000002d21956a590 .concat [ 32 16 0 0], L_000002d21956a9f0, L_000002d2195221f0;
L_000002d21956b0d0 .concat [ 6 26 0 0], L_000002d2194e79a0, L_000002d219522238;
L_000002d21956a3b0 .cmp/eq 32, L_000002d21956b0d0, L_000002d219522280;
L_000002d21956a4f0 .cmp/eq 6, L_000002d21956bc10, L_000002d2195222c8;
L_000002d219569f50 .concat [ 32 16 0 0], L_000002d2194eac40, L_000002d219522310;
L_000002d21956b170 .concat [ 32 16 0 0], v000002d2194e1830_0, L_000002d219522358;
L_000002d21956bcb0 .part L_000002d21956af90, 15, 1;
LS_000002d21956a6d0_0_0 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_0_4 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_0_8 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_0_12 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_0_16 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_0_20 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_0_24 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_0_28 .concat [ 1 1 1 1], L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0, L_000002d21956bcb0;
LS_000002d21956a6d0_1_0 .concat [ 4 4 4 4], LS_000002d21956a6d0_0_0, LS_000002d21956a6d0_0_4, LS_000002d21956a6d0_0_8, LS_000002d21956a6d0_0_12;
LS_000002d21956a6d0_1_4 .concat [ 4 4 4 4], LS_000002d21956a6d0_0_16, LS_000002d21956a6d0_0_20, LS_000002d21956a6d0_0_24, LS_000002d21956a6d0_0_28;
L_000002d21956a6d0 .concat [ 16 16 0 0], LS_000002d21956a6d0_1_0, LS_000002d21956a6d0_1_4;
L_000002d21956ba30 .concat [ 16 32 0 0], L_000002d21956af90, L_000002d21956a6d0;
L_000002d21956b210 .arith/sum 48, L_000002d21956b170, L_000002d21956ba30;
L_000002d21956b2b0 .functor MUXZ 48, L_000002d21956b210, L_000002d219569f50, L_000002d2194e9eb0, C4<>;
L_000002d21956a130 .functor MUXZ 48, L_000002d21956b2b0, L_000002d21956a590, L_000002d2194ea460, C4<>;
L_000002d21956b850 .part L_000002d21956a130, 0, 32;
L_000002d21956a8b0 .functor MUXZ 32, L_000002d21956b030, L_000002d21956b850, v000002d2194e2e10_0, C4<>;
L_000002d21956abd0 .functor MUXZ 32, L_000002d2194ea4d0, L_000002d2195223e8, L_000002d2194ea8c0, C4<>;
L_000002d21956aef0 .cmp/eq 6, L_000002d2194e79a0, L_000002d2195224c0;
L_000002d21956b3f0 .cmp/eq 6, L_000002d2194e79a0, L_000002d219522508;
L_000002d21956b490 .cmp/eq 6, L_000002d2194e79a0, L_000002d219522550;
L_000002d21956b530 .concat [ 16 16 0 0], L_000002d21956af90, L_000002d219522598;
L_000002d219569ff0 .part L_000002d21956af90, 15, 1;
LS_000002d21956a270_0_0 .concat [ 1 1 1 1], L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0;
LS_000002d21956a270_0_4 .concat [ 1 1 1 1], L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0;
LS_000002d21956a270_0_8 .concat [ 1 1 1 1], L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0;
LS_000002d21956a270_0_12 .concat [ 1 1 1 1], L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0, L_000002d219569ff0;
L_000002d21956a270 .concat [ 4 4 4 4], LS_000002d21956a270_0_0, LS_000002d21956a270_0_4, LS_000002d21956a270_0_8, LS_000002d21956a270_0_12;
L_000002d21956a090 .concat [ 16 16 0 0], L_000002d21956af90, L_000002d21956a270;
L_000002d21956a630 .functor MUXZ 32, L_000002d21956a090, L_000002d21956b530, L_000002d2194ea000, C4<>;
L_000002d21956a770 .concat [ 6 26 0 0], L_000002d2194e79a0, L_000002d2195225e0;
L_000002d21956a810 .cmp/eq 32, L_000002d21956a770, L_000002d219522628;
L_000002d21957c830 .cmp/eq 6, L_000002d21956bc10, L_000002d219522670;
L_000002d21957c8d0 .cmp/eq 6, L_000002d21956bc10, L_000002d2195226b8;
L_000002d21957d0f0 .cmp/eq 6, L_000002d2194e79a0, L_000002d219522700;
L_000002d21957cdd0 .functor MUXZ 32, L_000002d21956a630, L_000002d219522748, L_000002d21957d0f0, C4<>;
L_000002d21957daf0 .functor MUXZ 32, L_000002d21957cdd0, L_000002d21956b710, L_000002d2194ea620, C4<>;
L_000002d21957d370 .concat [ 6 26 0 0], L_000002d2194e79a0, L_000002d219522790;
L_000002d21957dc30 .cmp/eq 32, L_000002d21957d370, L_000002d2195227d8;
L_000002d21957c790 .cmp/eq 6, L_000002d21956bc10, L_000002d219522820;
L_000002d21957c970 .cmp/eq 6, L_000002d21956bc10, L_000002d219522868;
L_000002d21957cab0 .cmp/eq 6, L_000002d2194e79a0, L_000002d2195228b0;
L_000002d21957cfb0 .functor MUXZ 32, L_000002d2194eac40, v000002d2194e1830_0, L_000002d21957cab0, C4<>;
L_000002d21957d410 .functor MUXZ 32, L_000002d21957cfb0, L_000002d2194ea690, L_000002d2194e9dd0, C4<>;
S_000002d2194a9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d2194a8000 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d2194ea930 .functor NOT 1, v000002d2194b5c10_0, C4<0>, C4<0>, C4<0>;
v000002d2194b5df0_0 .net *"_ivl_0", 0 0, L_000002d2194ea930;  1 drivers
v000002d2194b5490_0 .net "in1", 31 0, L_000002d2194ea690;  alias, 1 drivers
v000002d2194b5b70_0 .net "in2", 31 0, L_000002d21957daf0;  alias, 1 drivers
v000002d2194b52b0_0 .net "out", 31 0, L_000002d21957d910;  alias, 1 drivers
v000002d2194b5990_0 .net "s", 0 0, v000002d2194b5c10_0;  alias, 1 drivers
L_000002d21957d910 .functor MUXZ 32, L_000002d21957daf0, L_000002d2194ea690, L_000002d2194ea930, C4<>;
S_000002d2194534a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002d219520090 .param/l "RType" 0 4 2, C4<000000>;
P_000002d2195200c8 .param/l "add" 0 4 5, C4<100000>;
P_000002d219520100 .param/l "addi" 0 4 8, C4<001000>;
P_000002d219520138 .param/l "addu" 0 4 5, C4<100001>;
P_000002d219520170 .param/l "and_" 0 4 5, C4<100100>;
P_000002d2195201a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002d2195201e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d219520218 .param/l "bne" 0 4 10, C4<000101>;
P_000002d219520250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d219520288 .param/l "j" 0 4 12, C4<000010>;
P_000002d2195202c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002d2195202f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002d219520330 .param/l "lw" 0 4 8, C4<100011>;
P_000002d219520368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d2195203a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002d2195203d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d219520410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d219520448 .param/l "sll" 0 4 6, C4<000000>;
P_000002d219520480 .param/l "slt" 0 4 5, C4<101010>;
P_000002d2195204b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002d2195204f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002d219520528 .param/l "sub" 0 4 5, C4<100010>;
P_000002d219520560 .param/l "subu" 0 4 5, C4<100011>;
P_000002d219520598 .param/l "sw" 0 4 8, C4<101011>;
P_000002d2195205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d219520608 .param/l "xori" 0 4 8, C4<001110>;
v000002d2194b6110_0 .var "ALUOp", 3 0;
v000002d2194b5c10_0 .var "ALUSrc", 0 0;
v000002d2194b5530_0 .var "MemReadEn", 0 0;
v000002d2194b5a30_0 .var "MemWriteEn", 0 0;
v000002d2194b5d50_0 .var "MemtoReg", 0 0;
v000002d2194b55d0_0 .var "RegDst", 0 0;
v000002d2194b6430_0 .var "RegWriteEn", 0 0;
v000002d2194b64d0_0 .net "funct", 5 0, L_000002d21956bc10;  alias, 1 drivers
v000002d2194b5670_0 .var "hlt", 0 0;
v000002d2194b5e90_0 .net "opcode", 5 0, L_000002d2194e79a0;  alias, 1 drivers
v000002d2194b5f30_0 .net "rst", 0 0, v000002d2194e7680_0;  alias, 1 drivers
E_000002d2194a8180 .event anyedge, v000002d2194b5f30_0, v000002d2194b5e90_0, v000002d2194b64d0_0;
S_000002d219453630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002d2194a7700 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002d2194ea4d0 .functor BUFZ 32, L_000002d219569e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2194b6b10_0 .net "Data_Out", 31 0, L_000002d2194ea4d0;  alias, 1 drivers
v000002d2194b6070 .array "InstMem", 0 1023, 31 0;
v000002d2194b5710_0 .net *"_ivl_0", 31 0, L_000002d219569e10;  1 drivers
v000002d2194b6570_0 .net *"_ivl_3", 9 0, L_000002d21956a1d0;  1 drivers
v000002d2194b66b0_0 .net *"_ivl_4", 11 0, L_000002d21956ab30;  1 drivers
L_000002d2195223a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d2194b6750_0 .net *"_ivl_7", 1 0, L_000002d2195223a0;  1 drivers
v000002d2194b67f0_0 .net "addr", 31 0, v000002d2194e1830_0;  alias, 1 drivers
v000002d2194b6bb0_0 .var/i "i", 31 0;
L_000002d219569e10 .array/port v000002d2194b6070, L_000002d21956ab30;
L_000002d21956a1d0 .part v000002d2194e1830_0, 0, 10;
L_000002d21956ab30 .concat [ 10 2 0 0], L_000002d21956a1d0, L_000002d2195223a0;
S_000002d2193e69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002d2194eac40 .functor BUFZ 32, L_000002d21956ad10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002d2194ea690 .functor BUFZ 32, L_000002d21956b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2194b4e50_0 .net *"_ivl_0", 31 0, L_000002d21956ad10;  1 drivers
v000002d2194936d0_0 .net *"_ivl_10", 6 0, L_000002d219569eb0;  1 drivers
L_000002d219522478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d219493810_0 .net *"_ivl_13", 1 0, L_000002d219522478;  1 drivers
v000002d2194e1c90_0 .net *"_ivl_2", 6 0, L_000002d21956adb0;  1 drivers
L_000002d219522430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d2194e27d0_0 .net *"_ivl_5", 1 0, L_000002d219522430;  1 drivers
v000002d2194e24b0_0 .net *"_ivl_8", 31 0, L_000002d21956b350;  1 drivers
v000002d2194e2730_0 .net "clk", 0 0, L_000002d2194ea700;  alias, 1 drivers
v000002d2194e1e70_0 .var/i "i", 31 0;
v000002d2194e2eb0_0 .net "readData1", 31 0, L_000002d2194eac40;  alias, 1 drivers
v000002d2194e2c30_0 .net "readData2", 31 0, L_000002d2194ea690;  alias, 1 drivers
v000002d2194e1bf0_0 .net "readRegister1", 4 0, L_000002d2194e8620;  alias, 1 drivers
v000002d2194e2370_0 .net "readRegister2", 4 0, L_000002d21956a950;  alias, 1 drivers
v000002d2194e2a50 .array "registers", 31 0, 31 0;
v000002d2194e2550_0 .net "rst", 0 0, v000002d2194e7680_0;  alias, 1 drivers
v000002d2194e2cd0_0 .net "we", 0 0, v000002d2194b6430_0;  alias, 1 drivers
v000002d2194e3310_0 .net "writeData", 31 0, L_000002d21957d4b0;  alias, 1 drivers
v000002d2194e2410_0 .net "writeRegister", 4 0, L_000002d21956ac70;  alias, 1 drivers
E_000002d2194a75c0/0 .event negedge, v000002d2194b5f30_0;
E_000002d2194a75c0/1 .event posedge, v000002d2194e2730_0;
E_000002d2194a75c0 .event/or E_000002d2194a75c0/0, E_000002d2194a75c0/1;
L_000002d21956ad10 .array/port v000002d2194e2a50, L_000002d21956adb0;
L_000002d21956adb0 .concat [ 5 2 0 0], L_000002d2194e8620, L_000002d219522430;
L_000002d21956b350 .array/port v000002d2194e2a50, L_000002d219569eb0;
L_000002d219569eb0 .concat [ 5 2 0 0], L_000002d21956a950, L_000002d219522478;
S_000002d2193e6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002d2193e69c0;
 .timescale 0 0;
v000002d2194b6c50_0 .var/i "i", 31 0;
S_000002d219451b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002d2194a7a80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002d2194ea540 .functor NOT 1, v000002d2194b55d0_0, C4<0>, C4<0>, C4<0>;
v000002d2194e2190_0 .net *"_ivl_0", 0 0, L_000002d2194ea540;  1 drivers
v000002d2194e1dd0_0 .net "in1", 4 0, L_000002d21956a950;  alias, 1 drivers
v000002d2194e2870_0 .net "in2", 4 0, L_000002d2194e7cc0;  alias, 1 drivers
v000002d2194e2230_0 .net "out", 4 0, L_000002d21956ac70;  alias, 1 drivers
v000002d2194e2ff0_0 .net "s", 0 0, v000002d2194b55d0_0;  alias, 1 drivers
L_000002d21956ac70 .functor MUXZ 5, L_000002d2194e7cc0, L_000002d21956a950, L_000002d2194ea540, C4<>;
S_000002d219451ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d2194a8440 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d2194ea770 .functor NOT 1, v000002d2194b5d50_0, C4<0>, C4<0>, C4<0>;
v000002d2194e2af0_0 .net *"_ivl_0", 0 0, L_000002d2194ea770;  1 drivers
v000002d2194e1510_0 .net "in1", 31 0, v000002d2194e2d70_0;  alias, 1 drivers
v000002d2194e2910_0 .net "in2", 31 0, v000002d2194e31d0_0;  alias, 1 drivers
v000002d2194e2690_0 .net "out", 31 0, L_000002d21957d4b0;  alias, 1 drivers
v000002d2194e15b0_0 .net "s", 0 0, v000002d2194b5d50_0;  alias, 1 drivers
L_000002d21957d4b0 .functor MUXZ 32, v000002d2194e31d0_0, v000002d2194e2d70_0, L_000002d2194ea770, C4<>;
S_000002d21943a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002d21943aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000002d21943aa98 .param/l "AND" 0 9 12, C4<0010>;
P_000002d21943aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002d21943ab08 .param/l "OR" 0 9 12, C4<0011>;
P_000002d21943ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000002d21943ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000002d21943abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002d21943abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002d21943ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000002d21943ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000002d21943ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002d21943acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002d2195228f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2194e1b50_0 .net/2u *"_ivl_0", 31 0, L_000002d2195228f8;  1 drivers
v000002d2194e1fb0_0 .net "opSel", 3 0, v000002d2194b6110_0;  alias, 1 drivers
v000002d2194e1f10_0 .net "operand1", 31 0, L_000002d21957d410;  alias, 1 drivers
v000002d2194e29b0_0 .net "operand2", 31 0, L_000002d21957d910;  alias, 1 drivers
v000002d2194e2d70_0 .var "result", 31 0;
v000002d2194e2b90_0 .net "zero", 0 0, L_000002d21957cc90;  alias, 1 drivers
E_000002d2194a8f00 .event anyedge, v000002d2194b6110_0, v000002d2194e1f10_0, v000002d2194b52b0_0;
L_000002d21957cc90 .cmp/eq 32, v000002d2194e2d70_0, L_000002d2195228f8;
S_000002d21947f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002d219521660 .param/l "RType" 0 4 2, C4<000000>;
P_000002d219521698 .param/l "add" 0 4 5, C4<100000>;
P_000002d2195216d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002d219521708 .param/l "addu" 0 4 5, C4<100001>;
P_000002d219521740 .param/l "and_" 0 4 5, C4<100100>;
P_000002d219521778 .param/l "andi" 0 4 8, C4<001100>;
P_000002d2195217b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d2195217e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002d219521820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d219521858 .param/l "j" 0 4 12, C4<000010>;
P_000002d219521890 .param/l "jal" 0 4 12, C4<000011>;
P_000002d2195218c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002d219521900 .param/l "lw" 0 4 8, C4<100011>;
P_000002d219521938 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d219521970 .param/l "or_" 0 4 5, C4<100101>;
P_000002d2195219a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d2195219e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d219521a18 .param/l "sll" 0 4 6, C4<000000>;
P_000002d219521a50 .param/l "slt" 0 4 5, C4<101010>;
P_000002d219521a88 .param/l "slti" 0 4 8, C4<101010>;
P_000002d219521ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000002d219521af8 .param/l "sub" 0 4 5, C4<100010>;
P_000002d219521b30 .param/l "subu" 0 4 5, C4<100011>;
P_000002d219521b68 .param/l "sw" 0 4 8, C4<101011>;
P_000002d219521ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d219521bd8 .param/l "xori" 0 4 8, C4<001110>;
v000002d2194e2e10_0 .var "PCsrc", 0 0;
v000002d2194e22d0_0 .net "funct", 5 0, L_000002d21956bc10;  alias, 1 drivers
v000002d2194e16f0_0 .net "opcode", 5 0, L_000002d2194e79a0;  alias, 1 drivers
v000002d2194e2f50_0 .net "operand1", 31 0, L_000002d2194eac40;  alias, 1 drivers
v000002d2194e25f0_0 .net "operand2", 31 0, L_000002d21957d910;  alias, 1 drivers
v000002d2194e2050_0 .net "rst", 0 0, v000002d2194e7680_0;  alias, 1 drivers
E_000002d2194a8580/0 .event anyedge, v000002d2194b5f30_0, v000002d2194b5e90_0, v000002d2194e2eb0_0, v000002d2194b52b0_0;
E_000002d2194a8580/1 .event anyedge, v000002d2194b64d0_0;
E_000002d2194a8580 .event/or E_000002d2194a8580/0, E_000002d2194a8580/1;
S_000002d21947f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002d2194e1d30 .array "DataMem", 0 1023, 31 0;
v000002d2194e3090_0 .net "address", 31 0, v000002d2194e2d70_0;  alias, 1 drivers
v000002d2194e20f0_0 .net "clock", 0 0, L_000002d2194e9d60;  1 drivers
v000002d2194e3130_0 .net "data", 31 0, L_000002d2194ea690;  alias, 1 drivers
v000002d2194e33b0_0 .var/i "i", 31 0;
v000002d2194e31d0_0 .var "q", 31 0;
v000002d2194e3270_0 .net "rden", 0 0, v000002d2194b5530_0;  alias, 1 drivers
v000002d2194e1650_0 .net "wren", 0 0, v000002d2194b5a30_0;  alias, 1 drivers
E_000002d2194a9280 .event posedge, v000002d2194e20f0_0;
S_000002d219521c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002d2194a9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002d2194a8dc0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002d2194e1790_0 .net "PCin", 31 0, L_000002d21956a8b0;  alias, 1 drivers
v000002d2194e1830_0 .var "PCout", 31 0;
v000002d2194e18d0_0 .net "clk", 0 0, L_000002d2194ea700;  alias, 1 drivers
v000002d2194e1970_0 .net "rst", 0 0, v000002d2194e7680_0;  alias, 1 drivers
    .scope S_000002d21947f1a0;
T_0 ;
    %wait E_000002d2194a8580;
    %load/vec4 v000002d2194e2050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d2194e2e10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d2194e16f0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002d2194e2f50_0;
    %load/vec4 v000002d2194e25f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002d2194e16f0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002d2194e2f50_0;
    %load/vec4 v000002d2194e25f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002d2194e16f0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002d2194e16f0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002d2194e16f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002d2194e22d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002d2194e2e10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002d219521c20;
T_1 ;
    %wait E_000002d2194a75c0;
    %load/vec4 v000002d2194e1970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d2194e1830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d2194e1790_0;
    %assign/vec4 v000002d2194e1830_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d219453630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2194b6bb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002d2194b6bb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d2194b6bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %load/vec4 v000002d2194b6bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2194b6bb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194b6070, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002d2194534a0;
T_3 ;
    %wait E_000002d2194a8180;
    %load/vec4 v000002d2194b5f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002d2194b5670_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2194b5a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2194b5d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2194b5530_0, 0;
    %assign/vec4 v000002d2194b55d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002d2194b5670_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002d2194b6110_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002d2194b5c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2194b6430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2194b5a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2194b5d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2194b5530_0, 0, 1;
    %store/vec4 v000002d2194b55d0_0, 0, 1;
    %load/vec4 v000002d2194b5e90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5670_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %load/vec4 v000002d2194b64d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d2194b55d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b6430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5d50_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2194b5c10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2194b6110_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002d2193e69c0;
T_4 ;
    %wait E_000002d2194a75c0;
    %fork t_1, S_000002d2193e6b50;
    %jmp t_0;
    .scope S_000002d2193e6b50;
t_1 ;
    %load/vec4 v000002d2194e2550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2194b6c50_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002d2194b6c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d2194b6c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194e2a50, 0, 4;
    %load/vec4 v000002d2194b6c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2194b6c50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002d2194e2cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002d2194e3310_0;
    %load/vec4 v000002d2194e2410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194e2a50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194e2a50, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002d2193e69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002d2193e69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2194e1e70_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002d2194e1e70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002d2194e1e70_0;
    %ix/getv/s 4, v000002d2194e1e70_0;
    %load/vec4a v000002d2194e2a50, 4;
    %ix/getv/s 4, v000002d2194e1e70_0;
    %load/vec4a v000002d2194e2a50, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002d2194e1e70_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2194e1e70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002d21943a8d0;
T_6 ;
    %wait E_000002d2194a8f00;
    %load/vec4 v000002d2194e1fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002d2194e1f10_0;
    %load/vec4 v000002d2194e29b0_0;
    %add;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002d2194e1f10_0;
    %load/vec4 v000002d2194e29b0_0;
    %sub;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002d2194e1f10_0;
    %load/vec4 v000002d2194e29b0_0;
    %and;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002d2194e1f10_0;
    %load/vec4 v000002d2194e29b0_0;
    %or;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002d2194e1f10_0;
    %load/vec4 v000002d2194e29b0_0;
    %xor;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002d2194e1f10_0;
    %load/vec4 v000002d2194e29b0_0;
    %or;
    %inv;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002d2194e1f10_0;
    %load/vec4 v000002d2194e29b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002d2194e29b0_0;
    %load/vec4 v000002d2194e1f10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002d2194e1f10_0;
    %ix/getv 4, v000002d2194e29b0_0;
    %shiftl 4;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002d2194e1f10_0;
    %ix/getv 4, v000002d2194e29b0_0;
    %shiftr 4;
    %assign/vec4 v000002d2194e2d70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002d21947f330;
T_7 ;
    %wait E_000002d2194a9280;
    %load/vec4 v000002d2194e3270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002d2194e3090_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002d2194e1d30, 4;
    %assign/vec4 v000002d2194e31d0_0, 0;
T_7.0 ;
    %load/vec4 v000002d2194e1650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002d2194e3130_0;
    %ix/getv 3, v000002d2194e3090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194e1d30, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002d21947f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2194e33b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002d2194e33b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d2194e33b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2194e1d30, 0, 4;
    %load/vec4 v000002d2194e33b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2194e33b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002d21947f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2194e33b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002d2194e33b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002d2194e33b0_0;
    %load/vec4a v000002d2194e1d30, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002d2194e33b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002d2194e33b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2194e33b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002d2194a9c20;
T_10 ;
    %wait E_000002d2194a75c0;
    %load/vec4 v000002d2194e7f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d2194e8760_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002d2194e8760_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002d2194e8760_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002d2194a9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2194e7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2194e7680_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002d2194a9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002d2194e7860_0;
    %inv;
    %assign/vec4 v000002d2194e7860_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002d2194a9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d2194e7680_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2194e7680_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002d2194e7540_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
