{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521480709178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521480709183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 19 13:31:49 2018 " "Processing started: Mon Mar 19 13:31:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521480709183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480709183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480709183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1521480709556 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(21) " "Verilog HDL Expression warning at project.v(21): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(27) " "Verilog HDL Expression warning at project.v(27): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(28) " "Verilog HDL Expression warning at project.v(28): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(29) " "Verilog HDL Expression warning at project.v(29): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(30) " "Verilog HDL Expression warning at project.v(30): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(31) " "Verilog HDL Expression warning at project.v(31): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(32) " "Verilog HDL Expression warning at project.v(32): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(33) " "Verilog HDL Expression warning at project.v(33): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(34) " "Verilog HDL Expression warning at project.v(34): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(35) " "Verilog HDL Expression warning at project.v(35): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(36) " "Verilog HDL Expression warning at project.v(36): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(37) " "Verilog HDL Expression warning at project.v(37): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(38) " "Verilog HDL Expression warning at project.v(38): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(39) " "Verilog HDL Expression warning at project.v(39): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(40) " "Verilog HDL Expression warning at project.v(40): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(41) " "Verilog HDL Expression warning at project.v(41): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(42) " "Verilog HDL Expression warning at project.v(42): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716193 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(43) " "Verilog HDL Expression warning at project.v(43): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716194 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 project.v(44) " "Verilog HDL Expression warning at project.v(44): truncated literal to match 28 bits" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1521480716194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 4 4 " "Found 4 design units, including 4 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521480716196 ""} { "Info" "ISGN_ENTITY_NAME" "2 rateDivider " "Found entity 2: rateDivider" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521480716196 ""} { "Info" "ISGN_ENTITY_NAME" "3 displayCounter " "Found entity 3: displayCounter" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521480716196 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegmentDecoder " "Found entity 4: SevenSegmentDecoder" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521480716196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521480716250 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project.v(20) " "Verilog HDL Case Statement warning at project.v(20): incomplete case statement has no default case item" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lim project.v(20) " "Verilog HDL Always Construct warning at project.v(20): inferring latch(es) for variable \"lim\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_12 project.v(9) " "Output port \"GPIO_12\" at project.v(9) has no driver" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[0\] project.v(20) " "Inferred latch for \"lim\[0\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[1\] project.v(20) " "Inferred latch for \"lim\[1\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[2\] project.v(20) " "Inferred latch for \"lim\[2\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[3\] project.v(20) " "Inferred latch for \"lim\[3\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[4\] project.v(20) " "Inferred latch for \"lim\[4\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[5\] project.v(20) " "Inferred latch for \"lim\[5\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[6\] project.v(20) " "Inferred latch for \"lim\[6\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[7\] project.v(20) " "Inferred latch for \"lim\[7\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[8\] project.v(20) " "Inferred latch for \"lim\[8\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[9\] project.v(20) " "Inferred latch for \"lim\[9\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[10\] project.v(20) " "Inferred latch for \"lim\[10\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[11\] project.v(20) " "Inferred latch for \"lim\[11\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[12\] project.v(20) " "Inferred latch for \"lim\[12\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[13\] project.v(20) " "Inferred latch for \"lim\[13\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716252 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[14\] project.v(20) " "Inferred latch for \"lim\[14\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[15\] project.v(20) " "Inferred latch for \"lim\[15\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[16\] project.v(20) " "Inferred latch for \"lim\[16\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[17\] project.v(20) " "Inferred latch for \"lim\[17\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[18\] project.v(20) " "Inferred latch for \"lim\[18\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[19\] project.v(20) " "Inferred latch for \"lim\[19\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[20\] project.v(20) " "Inferred latch for \"lim\[20\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[21\] project.v(20) " "Inferred latch for \"lim\[21\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[22\] project.v(20) " "Inferred latch for \"lim\[22\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[23\] project.v(20) " "Inferred latch for \"lim\[23\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[24\] project.v(20) " "Inferred latch for \"lim\[24\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[25\] project.v(20) " "Inferred latch for \"lim\[25\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[26\] project.v(20) " "Inferred latch for \"lim\[26\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lim\[27\] project.v(20) " "Inferred latch for \"lim\[27\]\" at project.v(20)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716253 "|project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rateDivider rateDivider:rd " "Elaborating entity \"rateDivider\" for hierarchy \"rateDivider:rd\"" {  } { { "project.v" "rd" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521480716255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 project.v(80) " "Verilog HDL assignment warning at project.v(80): truncated value with size 32 to match size of target (1)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521480716256 "|project|rateDivider:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayCounter displayCounter:dc " "Elaborating entity \"displayCounter\" for hierarchy \"displayCounter:dc\"" {  } { { "project.v" "dc" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521480716257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDecoder SevenSegmentDecoder:ssd " "Elaborating entity \"SevenSegmentDecoder\" for hierarchy \"SevenSegmentDecoder:ssd\"" {  } { { "project.v" "ssd" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521480716259 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project.v(106) " "Verilog HDL Case Statement warning at project.v(106): incomplete case statement has no default case item" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out project.v(106) " "Verilog HDL Always Construct warning at project.v(106): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] project.v(106) " "Inferred latch for \"out\[0\]\" at project.v(106)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] project.v(106) " "Inferred latch for \"out\[1\]\" at project.v(106)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] project.v(106) " "Inferred latch for \"out\[2\]\" at project.v(106)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] project.v(106) " "Inferred latch for \"out\[3\]\" at project.v(106)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] project.v(106) " "Inferred latch for \"out\[4\]\" at project.v(106)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] project.v(106) " "Inferred latch for \"out\[5\]\" at project.v(106)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] project.v(106) " "Inferred latch for \"out\[6\]\" at project.v(106)" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480716260 "|project|SevenSegmentDecoder:ssd"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521480716636 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lim\[24\] lim\[7\] " "Duplicate LATCH primitive \"lim\[24\]\" merged with LATCH primitive \"lim\[7\]\"" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1521480716651 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1521480716651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd\|out\[0\] " "Latch SevenSegmentDecoder:ssd\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[1\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd\|out\[1\] " "Latch SevenSegmentDecoder:ssd\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[1\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd\|out\[2\] " "Latch SevenSegmentDecoder:ssd\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[1\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd\|out\[3\] " "Latch SevenSegmentDecoder:ssd\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[1\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd\|out\[4\] " "Latch SevenSegmentDecoder:ssd\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[1\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd\|out\[5\] " "Latch SevenSegmentDecoder:ssd\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[1\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd\|out\[6\] " "Latch SevenSegmentDecoder:ssd\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[1\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd1\|out\[0\] " "Latch SevenSegmentDecoder:ssd1\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd1\|out\[1\] " "Latch SevenSegmentDecoder:ssd1\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd1\|out\[2\] " "Latch SevenSegmentDecoder:ssd1\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd1\|out\[3\] " "Latch SevenSegmentDecoder:ssd1\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd1\|out\[4\] " "Latch SevenSegmentDecoder:ssd1\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd1\|out\[5\] " "Latch SevenSegmentDecoder:ssd1\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SevenSegmentDecoder:ssd1\|out\[6\] " "Latch SevenSegmentDecoder:ssd1\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA displayCounter:dc\|out\[5\] " "Ports D and ENA on the latch are fed by the same signal displayCounter:dc\|out\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 106 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[8\] " "Latch lim\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[9\] " "Latch lim\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[10\] " "Latch lim\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[11\] " "Latch lim\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[13\] " "Latch lim\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[14\] " "Latch lim\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[15\] " "Latch lim\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716652 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[16\] " "Latch lim\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[17\] " "Latch lim\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[18\] " "Latch lim\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[19\] " "Latch lim\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[20\] " "Latch lim\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[21\] " "Latch lim\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[22\] " "Latch lim\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[26\] " "Latch lim\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lim\[27\] " "Latch lim\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1521480716653 ""}  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1521480716653 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_12 GND " "Pin \"GPIO_12\" is stuck at GND" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521480716677 "|project|GPIO_12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521480716677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521480716717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521480717291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521480717291 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_11 " "No output dependent on input pin \"GPIO_11\"" {  } { { "project.v" "" { Text "/courses/courses/cscb58w18/hongse10/Project/project.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1521480717448 "|project|GPIO_11"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1521480717448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521480717449 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521480717449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521480717449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521480717449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1234 " "Peak virtual memory: 1234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521480717491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 19 13:31:57 2018 " "Processing ended: Mon Mar 19 13:31:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521480717491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521480717491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521480717491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521480717491 ""}
