HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:mss_top
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/64||mss_top_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/65||mss_top_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/66||mss_top_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/67||mss_top_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||mss_top.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/73||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal rx_dout_reg in the sensitivity list is not used in the process||mss_top.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/75||CoreUART.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/250
Implementation;Synthesis|| CD434 ||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process||mss_top.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/76||CoreUART.vhd(250);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/250
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/77||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal tx_dout_reg is undriven ||mss_top.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/79||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CD638 ||@W:Signal rx_dout is undriven ||mss_top.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/80||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CD638 ||@W:Signal fifo_empty_tx is undriven ||mss_top.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/81||CoreUART.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/171
Implementation;Synthesis|| CD638 ||@W:Signal fifo_empty_rx is undriven ||mss_top.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/82||CoreUART.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal fifo_full_tx is undriven ||mss_top.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/83||CoreUART.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal fifo_full_rx is undriven ||mss_top.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/84||CoreUART.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/177
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/88||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||mss_top.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/89||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit fifo_read_en0 to a constant 1||mss_top.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/95||Tx_async.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/126
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_read_en0  ||mss_top.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/96||Tx_async.vhd(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/126
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||mss_top.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/98||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL240 ||@W:fifo_full_rx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/101||CoreUART.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/177
Implementation;Synthesis|| CL240 ||@W:fifo_full_tx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/102||CoreUART.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:fifo_empty_rx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/103||CoreUART.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/172
Implementation;Synthesis|| CL240 ||@W:fifo_empty_tx is not assigned a value (floating) -- simulation mismatch possible. ||mss_top.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/104||CoreUART.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/171
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/105||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/106||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/107||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/108||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/109||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/110||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/111||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal rx_dout is floating -- simulation mismatch possible.||mss_top.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/112||CoreUART.vhd(166);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/166
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/113||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/114||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/115||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/116||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/117||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/118||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/119||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal tx_dout_reg is floating -- simulation mismatch possible.||mss_top.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/120||CoreUART.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning register overflow_reg_2  ||mss_top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/121||CoreUART.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_empty_4  ||mss_top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/122||CoreUART.vhd(376);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/376
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_dout_reg_4(7 downto 0)  ||mss_top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/123||CoreUART.vhd(365);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/365
Implementation;Synthesis|| CL169 ||@W:Pruning register rx_state_3(1 downto 0)  ||mss_top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/124||CoreUART.vhd(337);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/337
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg0_2  ||mss_top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/125||CoreUART.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/325
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_framing_error_reg_2  ||mss_top.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/126||CoreUART.vhd(325);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/325
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg0_2  ||mss_top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/127||CoreUART.vhd(313);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/313
Implementation;Synthesis|| CL169 ||@W:Pruning register clear_parity_reg_2  ||mss_top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/128||CoreUART.vhd(313);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/313
Implementation;Synthesis|| CL169 ||@W:Pruning register fifo_write_tx_4  ||mss_top.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/129||CoreUART.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/235
Implementation;Synthesis|| CL245 ||@W:Bit 0 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/130||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 1 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/131||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 2 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/132||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 3 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/133||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 4 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/134||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 5 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/135||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 6 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/136||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL245 ||@W:Bit 7 of input tx_dout_reg of instance make_TX is floating||mss_top.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/137||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL167 ||@W:Input fifo_empty of instance make_TX is floating||mss_top.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/138||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL167 ||@W:Input fifo_full of instance make_TX is floating||mss_top.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/139||CoreUART.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/425
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/141||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/142||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||mss_top.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/143||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||mss_top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/145||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||mss_top.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/146||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||mss_top.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/147||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||mss_top.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/148||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||mss_top.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/149||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||mss_top.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/150||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||mss_top.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/151||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||mss_top.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/152||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||mss_top.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/153||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||mss_top.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/154||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||mss_top.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/155||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||mss_top.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/156||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||mss_top.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/157||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||mss_top.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr'/linenumber/158||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||(null)||Please refer to the log file for details about 307 Warning(s)||mss_top.srr;liberoaction://open_report/file/mss_top.srr||(null);(null)
Implementation;Compile;RootName:mss_top
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||mss_top_compile_log.log;liberoaction://open_report/file/mss_top_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:mss_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||mss_top_layout_log.log;liberoaction://open_report/file/mss_top_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:mss_top
Implementation;Generate BitStream||(null)||Please refer to the log file for details||mss_top_generateBitstream.log;liberoaction://open_report/file/mss_top_generateBitstream.log||(null);(null)
