// Seed: 3598095052
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @* force id_3 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4;
  wand id_5;
  module_0(
      id_5, id_3, id_5
  );
  reg id_6, id_7, id_8, id_9;
  supply1 id_10;
  wire id_11;
  always @(1 or posedge 1)
    if (1'b0)
      if (id_1) begin
        id_2 <= 1 !== id_5;
      end else
        #1 begin
          fork
            #1
            for (id_8 = id_4[1] == 1; id_7; id_3 = id_2 - 1 / 1) begin
              id_7 <= 1;
              id_8 <= 1 == 1;
              disable id_12;
            end
            id_13;
          join
          #1 id_10 = 1;
          if (1 == id_7) id_9 <= 1;
        end
endmodule
