{"vcs1":{"timestamp_begin":1733723280.758701047, "rt":1.30, "ut":0.27, "st":0.09}}
{"vcselab":{"timestamp_begin":1733723282.117292544, "rt":0.59, "ut":0.18, "st":0.05}}
{"link":{"timestamp_begin":1733723282.757030166, "rt":0.79, "ut":0.10, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733723280.387573240}
{"VCS_COMP_START_TIME": 1733723280.387573240}
{"VCS_COMP_END_TIME": 1733723284.090180611}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb2.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 376692}}
{"vcselab": {"peak_mem": 253760}}
