{"vcs1":{"timestamp_begin":1739957359.234279890, "rt":4.29, "ut":4.05, "st":0.18}}
{"vcselab":{"timestamp_begin":1739957363.607105361, "rt":0.26, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1739957363.928492232, "rt":0.23, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739957358.934392298}
{"VCS_COMP_START_TIME": 1739957358.934392298}
{"VCS_COMP_END_TIME": 1739957364.233469147}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287888}}
{"vcselab": {"peak_mem": 150352}}
