Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 28 20:39:43 2022
| Host         : HALALSUCCESOR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (0)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: disp_clk_divide.disp_clk_int_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: led_clk_divide.led_clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.180        0.000                      0                   82        0.244        0.000                      0                   82        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.180        0.000                      0                   82        0.244        0.000                      0                   82        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 led_clk_divide.led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.828ns (24.991%)  route 2.485ns (75.009%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  led_clk_divide.led_count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.225    led_clk_divide.led_count_reg[7]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.349 r  led_clk_divide.led_count[0]_i_8/O
                         net (fo=1, routed)           0.663     7.012    led_clk_divide.led_count[0]_i_8_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.136 f  led_clk_divide.led_count[0]_i_3/O
                         net (fo=2, routed)           0.299     7.435    led_clk_divide.led_count[0]_i_3_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.559 r  led_clk_divide.led_count[0]_i_1/O
                         net (fo=23, routed)          0.831     8.389    led_clk_divide.led_count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    clk_in_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[20]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y25         FDRE (Setup_fdre_C_R)       -0.429    14.570    led_clk_divide.led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 led_clk_divide.led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.828ns (24.991%)  route 2.485ns (75.009%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  led_clk_divide.led_count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.225    led_clk_divide.led_count_reg[7]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.349 r  led_clk_divide.led_count[0]_i_8/O
                         net (fo=1, routed)           0.663     7.012    led_clk_divide.led_count[0]_i_8_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.136 f  led_clk_divide.led_count[0]_i_3/O
                         net (fo=2, routed)           0.299     7.435    led_clk_divide.led_count[0]_i_3_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.559 r  led_clk_divide.led_count[0]_i_1/O
                         net (fo=23, routed)          0.831     8.389    led_clk_divide.led_count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    clk_in_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[21]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y25         FDRE (Setup_fdre_C_R)       -0.429    14.570    led_clk_divide.led_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 led_clk_divide.led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.828ns (24.991%)  route 2.485ns (75.009%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  led_clk_divide.led_count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.225    led_clk_divide.led_count_reg[7]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.349 r  led_clk_divide.led_count[0]_i_8/O
                         net (fo=1, routed)           0.663     7.012    led_clk_divide.led_count[0]_i_8_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.136 f  led_clk_divide.led_count[0]_i_3/O
                         net (fo=2, routed)           0.299     7.435    led_clk_divide.led_count[0]_i_3_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.559 r  led_clk_divide.led_count[0]_i_1/O
                         net (fo=23, routed)          0.831     8.389    led_clk_divide.led_count[0]_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.433    14.774    clk_in_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[22]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y25         FDRE (Setup_fdre_C_R)       -0.429    14.570    led_clk_divide.led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 disp_clk_divide.disp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_clk_divide.disp_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.890ns (28.675%)  route 2.214ns (71.325%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  disp_clk_divide.disp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  disp_clk_divide.disp_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.522    disp_clk_divide.disp_count_reg[2]
    SLICE_X65Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.646 f  disp_clk_divide.disp_count[0]_i_6/O
                         net (fo=2, routed)           0.415     7.061    disp_clk_divide.disp_count[0]_i_6_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.185 f  disp_clk_divide.disp_count[0]_i_4/O
                         net (fo=1, routed)           0.291     7.476    disp_clk_divide.disp_count[0]_i_4_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.600 r  disp_clk_divide.disp_count[0]_i_1/O
                         net (fo=17, routed)          0.651     8.251    clear
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clk_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    disp_clk_divide.disp_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 disp_clk_divide.disp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_clk_divide.disp_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.890ns (28.675%)  route 2.214ns (71.325%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  disp_clk_divide.disp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  disp_clk_divide.disp_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.522    disp_clk_divide.disp_count_reg[2]
    SLICE_X65Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.646 f  disp_clk_divide.disp_count[0]_i_6/O
                         net (fo=2, routed)           0.415     7.061    disp_clk_divide.disp_count[0]_i_6_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.185 f  disp_clk_divide.disp_count[0]_i_4/O
                         net (fo=1, routed)           0.291     7.476    disp_clk_divide.disp_count[0]_i_4_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.600 r  disp_clk_divide.disp_count[0]_i_1/O
                         net (fo=17, routed)          0.651     8.251    clear
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clk_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    disp_clk_divide.disp_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 disp_clk_divide.disp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_clk_divide.disp_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.890ns (28.675%)  route 2.214ns (71.325%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  disp_clk_divide.disp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  disp_clk_divide.disp_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.522    disp_clk_divide.disp_count_reg[2]
    SLICE_X65Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.646 f  disp_clk_divide.disp_count[0]_i_6/O
                         net (fo=2, routed)           0.415     7.061    disp_clk_divide.disp_count[0]_i_6_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.185 f  disp_clk_divide.disp_count[0]_i_4/O
                         net (fo=1, routed)           0.291     7.476    disp_clk_divide.disp_count[0]_i_4_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.600 r  disp_clk_divide.disp_count[0]_i_1/O
                         net (fo=17, routed)          0.651     8.251    clear
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clk_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    disp_clk_divide.disp_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 disp_clk_divide.disp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_clk_divide.disp_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.890ns (28.675%)  route 2.214ns (71.325%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.147    clk_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  disp_clk_divide.disp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  disp_clk_divide.disp_count_reg[2]/Q
                         net (fo=2, routed)           0.857     6.522    disp_clk_divide.disp_count_reg[2]
    SLICE_X65Y19         LUT5 (Prop_lut5_I3_O)        0.124     6.646 f  disp_clk_divide.disp_count[0]_i_6/O
                         net (fo=2, routed)           0.415     7.061    disp_clk_divide.disp_count[0]_i_6_n_0
    SLICE_X65Y20         LUT5 (Prop_lut5_I1_O)        0.124     7.185 f  disp_clk_divide.disp_count[0]_i_4/O
                         net (fo=1, routed)           0.291     7.476    disp_clk_divide.disp_count[0]_i_4_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.600 r  disp_clk_divide.disp_count[0]_i_1/O
                         net (fo=17, routed)          0.651     8.251    clear
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    clk_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  disp_clk_divide.disp_count_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    disp_clk_divide.disp_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 led_clk_divide.led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.828ns (26.042%)  route 2.351ns (73.958%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  led_clk_divide.led_count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.225    led_clk_divide.led_count_reg[7]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.349 r  led_clk_divide.led_count[0]_i_8/O
                         net (fo=1, routed)           0.663     7.012    led_clk_divide.led_count[0]_i_8_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.136 f  led_clk_divide.led_count[0]_i_3/O
                         net (fo=2, routed)           0.299     7.435    led_clk_divide.led_count[0]_i_3_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.559 r  led_clk_divide.led_count[0]_i_1/O
                         net (fo=23, routed)          0.697     8.256    led_clk_divide.led_count[0]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    clk_in_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[10]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.429    14.587    led_clk_divide.led_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 led_clk_divide.led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.828ns (26.042%)  route 2.351ns (73.958%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  led_clk_divide.led_count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.225    led_clk_divide.led_count_reg[7]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.349 r  led_clk_divide.led_count[0]_i_8/O
                         net (fo=1, routed)           0.663     7.012    led_clk_divide.led_count[0]_i_8_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.136 f  led_clk_divide.led_count[0]_i_3/O
                         net (fo=2, routed)           0.299     7.435    led_clk_divide.led_count[0]_i_3_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.559 r  led_clk_divide.led_count[0]_i_1/O
                         net (fo=23, routed)          0.697     8.256    led_clk_divide.led_count[0]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    clk_in_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[11]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.429    14.587    led_clk_divide.led_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 led_clk_divide.led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.828ns (26.042%)  route 2.351ns (73.958%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.555     5.076    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  led_clk_divide.led_count_reg[7]/Q
                         net (fo=2, routed)           0.692     6.225    led_clk_divide.led_count_reg[7]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.124     6.349 r  led_clk_divide.led_count[0]_i_8/O
                         net (fo=1, routed)           0.663     7.012    led_clk_divide.led_count[0]_i_8_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.136 f  led_clk_divide.led_count[0]_i_3/O
                         net (fo=2, routed)           0.299     7.435    led_clk_divide.led_count[0]_i_3_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I2_O)        0.124     7.559 r  led_clk_divide.led_count[0]_i_1/O
                         net (fo=23, routed)          0.697     8.256    led_clk_divide.led_count[0]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    clk_in_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[8]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.429    14.587    led_clk_divide.led_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 led_clk_divide.led_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_clk_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.699%)  route 0.212ns (53.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    clk_in_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_clk_divide.led_count_reg[22]/Q
                         net (fo=3, routed)           0.212     1.789    led_clk_divide.led_count_reg[22]
    SLICE_X12Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.834 r  led_clk_divide.led_clk_int_i_1/O
                         net (fo=1, routed)           0.000     1.834    led_clk_divide.led_clk_int_i_1_n_0
    SLICE_X12Y23         FDRE                                         r  led_clk_divide.led_clk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    clk_in_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  led_clk_divide.led_clk_int_reg/C
                         clock pessimism             -0.478     1.470    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.120     1.590    led_clk_divide.led_clk_int_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_clk_divide.led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  led_clk_divide.led_count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.699    led_clk_divide.led_count_reg[7]
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  led_clk_divide.led_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    led_clk_divide.led_count_reg[4]_i_1_n_4
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.824     1.951    clk_in_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  led_clk_divide.led_count_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    led_clk_divide.led_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_clk_divide.led_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.556     1.439    clk_in_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  led_clk_divide.led_count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.699    led_clk_divide.led_count_reg[11]
    SLICE_X13Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  led_clk_divide.led_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    led_clk_divide.led_count_reg[8]_i_1_n_4
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.823     1.950    clk_in_IBUF_BUFG
    SLICE_X13Y22         FDRE                                         r  led_clk_divide.led_count_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    led_clk_divide.led_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_clk_divide.led_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.557     1.440    clk_in_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  led_clk_divide.led_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  led_clk_divide.led_count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.700    led_clk_divide.led_count_reg[3]
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  led_clk_divide.led_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.808    led_clk_divide.led_count_reg[0]_i_2_n_4
    SLICE_X13Y20         FDRE                                         r  led_clk_divide.led_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.825     1.952    clk_in_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  led_clk_divide.led_count_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    led_clk_divide.led_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_clk_divide.led_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    clk_in_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_clk_divide.led_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_clk_divide.led_count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.696    led_clk_divide.led_count_reg[19]
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  led_clk_divide.led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    led_clk_divide.led_count_reg[16]_i_1_n_4
    SLICE_X13Y24         FDRE                                         r  led_clk_divide.led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    clk_in_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  led_clk_divide.led_count_reg[19]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    led_clk_divide.led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disp_clk_divide.disp_clk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_clk_divide.disp_clk_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    clk_in_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  disp_clk_divide.disp_clk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  disp_clk_divide.disp_clk_int_reg/Q
                         net (fo=3, routed)           0.168     1.777    disp_clk
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  disp_clk_divide.disp_clk_int_i_1/O
                         net (fo=1, routed)           0.000     1.822    disp_clk_divide.disp_clk_int_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  disp_clk_divide.disp_clk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    clk_in_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  disp_clk_divide.disp_clk_int_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.091     1.559    disp_clk_divide.disp_clk_int_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 led_clk_divide.led_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.554     1.437    clk_in_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  led_clk_divide.led_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_clk_divide.led_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.698    led_clk_divide.led_count_reg[15]
    SLICE_X13Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  led_clk_divide.led_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    led_clk_divide.led_count_reg[12]_i_1_n_4
    SLICE_X13Y23         FDRE                                         r  led_clk_divide.led_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.821     1.948    clk_in_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  led_clk_divide.led_count_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    led_clk_divide.led_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 disp_clk_divide.disp_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_clk_divide.disp_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    clk_in_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  disp_clk_divide.disp_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  disp_clk_divide.disp_count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.758    disp_clk_divide.disp_count_reg[14]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  disp_clk_divide.disp_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    disp_clk_divide.disp_count_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  disp_clk_divide.disp_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    clk_in_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  disp_clk_divide.disp_count_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    disp_clk_divide.disp_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 disp_clk_divide.disp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_clk_divide.disp_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.470    clk_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  disp_clk_divide.disp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  disp_clk_divide.disp_count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.760    disp_clk_divide.disp_count_reg[2]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  disp_clk_divide.disp_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.870    disp_clk_divide.disp_count_reg[0]_i_2_n_5
    SLICE_X64Y19         FDRE                                         r  disp_clk_divide.disp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     1.983    clk_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  disp_clk_divide.disp_count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    disp_clk_divide.disp_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_clk_divide.led_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_divide.led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.553     1.436    clk_in_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  led_clk_divide.led_count_reg[20]/Q
                         net (fo=2, routed)           0.116     1.693    led_clk_divide.led_count_reg[20]
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  led_clk_divide.led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    led_clk_divide.led_count_reg[20]_i_1_n_7
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.820     1.947    clk_in_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  led_clk_divide.led_count_reg[20]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.105     1.541    led_clk_divide.led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y21   disp_clk_divide.disp_clk_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   disp_clk_divide.disp_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   disp_clk_divide.disp_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   disp_clk_divide.disp_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   disp_clk_divide.disp_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   disp_clk_divide.disp_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   disp_clk_divide.disp_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   disp_clk_divide.disp_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   disp_clk_divide.disp_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   disp_clk_divide.disp_clk_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   disp_clk_divide.disp_clk_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   disp_clk_divide.disp_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   disp_clk_divide.disp_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   disp_clk_divide.disp_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   disp_clk_divide.disp_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   disp_clk_divide.disp_clk_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y21   disp_clk_divide.disp_clk_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   disp_clk_divide.disp_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   disp_clk_divide.disp_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   disp_clk_divide.disp_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   disp_clk_divide.disp_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   disp_clk_divide.disp_count_reg[12]/C



