;redcode
;assert 1
	SPL 0, 90
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <80, 90
	MOV @-0, 0
	ADD 270, 60
	SUB 100, @300
	SUB <100, @0
	SUB @0, 0
	SUB 0, 960
	SUB 0, 960
	SUB 0, 96
	SUB @0, @2
	SUB 0, 860
	SUB @121, 103
	SPL 300, 90
	SPL 0, <-2
	MOV #0, <29
	MOV #0, <29
	SUB <0, @2
	ADD 210, 30
	MOV #0, 0
	ADD 270, 60
	SUB @0, 0
	SUB 0, 960
	SUB #0, 0
	MOV @0, @2
	SLT 270, -60
	ADD 270, 60
	CMP @121, 106
	SUB 121, 106
	SUB @121, 106
	SUB 0, 960
	JMP <121, 106
	SUB 0, 960
	MOV @121, 103
	MOV -307, <20
	SUB @-0, 0
	ADD 270, 160
	ADD 270, 160
	SPL 0, 90
	MOV -1, <-20
	JMP -0
	ADD 270, 60
	SPL 0, 90
	SPL 0, 90
	CMP -7, <-420
	MOV -1, <-20
	ADD 270, 160
	MOV -7, <-20
	DJN -1, @-20
	SPL <80, 90
	SUB 0, 605
	SPL <80, 90
	JMP 0, 96
	MOV @-900, 700
	SUB @0, 0
	SUB 0, 960
