; SMT-LIBv2 description generated by Yosys 0.55+36 (git sha1 9ab194679, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
; yosys-smt2-module $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem
(declare-sort |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s| 0)
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_is| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) Bool)
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#0| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) Bool) ; \wr_en
; yosys-smt2-input wr_en 1
; yosys-smt2-wire wr_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_en"], "smtname": "wr_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_en| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#0| state))
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#1| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (_ BitVec 8)) ; \wr_data
; yosys-smt2-input wr_data 8
; yosys-smt2-wire wr_data 8
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_data"], "smtname": "wr_data", "smtoffset": 0, "type": "input", "width": 8}
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_data| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#1| state))
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#2| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) Bool) ; \wr_clk
; yosys-smt2-input wr_clk 1
; yosys-smt2-wire wr_clk 1
; yosys-smt2-clock wr_clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_clk"], "smtname": "wr_clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_clk"], "smtname": "wr_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_clk| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#2| state))
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#3| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (_ BitVec 3)) ; \wr_addr
; yosys-smt2-input wr_addr 3
; yosys-smt2-wire wr_addr 3
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_addr"], "smtname": "wr_addr", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_addr| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 3) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#3| state))
; yosys-smt2-anyinit $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#4 8 fifo_mem.sv:26.1-28.4
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_data"], "smtname": 4, "smtoffset": 0, "type": "init", "width": 8}
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#4| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (_ BitVec 8)) ; \rd_data
; yosys-smt2-output rd_data 8
; yosys-smt2-register rd_data 8
; yosys-smt2-wire rd_data 8
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n rd_data| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#4| state))
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#5| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) Bool) ; \rd_clk
; yosys-smt2-input rd_clk 1
; yosys-smt2-wire rd_clk 1
; yosys-smt2-clock rd_clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_clk"], "smtname": "rd_clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_clk"], "smtname": "rd_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n rd_clk| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#5| state))
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#6| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (_ BitVec 3)) ; \rd_addr
; yosys-smt2-input rd_addr 3
; yosys-smt2-wire rd_addr 3
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_addr"], "smtname": "rd_addr", "smtoffset": 0, "type": "input", "width": 3}
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n rd_addr| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 3) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#6| state))
; yosys-smt2-anyseq $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#7 3 $auto$setundef.cc:533:execute$165
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_165"], "smtname": 7, "smtoffset": 0, "type": "seq", "width": 3}
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#7| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (_ BitVec 3)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_165
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_165 3
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n _witness_.anyseq_auto_setundef_cc_533_execute_165| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 3) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#7| state))
; yosys-smt2-anyseq $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#8 8 $auto$setundef.cc:533:execute$163
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyseq_auto_setundef_cc_533_execute_163"], "smtname": 8, "smtoffset": 0, "type": "seq", "width": 8}
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#8| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (_ BitVec 8)) ; \_witness_.anyseq_auto_setundef_cc_533_execute_163
; yosys-smt2-wire _witness_.anyseq_auto_setundef_cc_533_execute_163 8
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n _witness_.anyseq_auto_setundef_cc_533_execute_163| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#8| state))
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#9| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 1) (bvnot (ite (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#5| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$191
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$192
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_u 0| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool (or (= ((_ extract 0 0) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#9| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$192
; yosys-smt2-memory mem 3 8 1 1 sync
; yosys-smt2-witness {"path": ["\\mem"], "rom": false, "size": 8, "smtname": "mem", "statebv": false, "type": "mem", "uninitialized": [{"offset": 0, "width": 64}], "width": 8}
(declare-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#0| (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (Array (_ BitVec 3) (_ BitVec 8))) ; mem
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m mem| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (Array (_ BitVec 3) (_ BitVec 8)) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#0| state))
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:R0A mem| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 3) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#6| state)) ; \rd_addr
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#11| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (select (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#0| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:R0A mem| state))) ; $0\rd_data[7:0]
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:R0D mem| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#11| state))
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#12| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 3) (ite (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#0| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#3| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#7| state))) ; $0$memwr$\mem$fifo_mem.sv:22$28_ADDR[2:0]$30
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#13| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (ite (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#0| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#1| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#8| state))) ; $0$memwr$\mem$fifo_mem.sv:22$28_DATA[7:0]$31
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 1) (ite (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#0| state) #b1 #b0)) ; $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7]
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0A mem| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 3) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#12| state)) ; $0$memwr$\mem$fifo_mem.sv:22$28_ADDR[2:0]$30
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0D mem| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#13| state)) ; $0$memwr$\mem$fifo_mem.sv:22$28_DATA[7:0]$31
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0M mem| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (_ BitVec 8) (concat (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state) (concat (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state) (concat (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state) (concat (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state) (concat (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state) (concat (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state) (concat (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#14| state))))))))) ; { $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] $0$memwr$\mem$fifo_mem.sv:22$28_EN[7:0]$32 [7] }
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#1| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) (Array (_ BitVec 3) (_ BitVec 8)) (ite (= (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0M mem| state) #b00000000) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#0| state) (store (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#0| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0A mem| state) (bvor (bvand (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0D mem| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0M mem| state)) (bvand (select (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#0| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0A mem| state)) (bvnot (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_m:W0M mem| state))))))) ; mem
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_a| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool true)
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_u| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool 
  (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_u 0| state)
)
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_i| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool true)
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_h| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool true)
(define-fun |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_t| ((state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|) (next_state |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)) Bool (and
  (= (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#11| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#4| next_state)) ; $procdff$82 \rd_data
  (= (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#1| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem#10#0| next_state)) ; mem
)) ; end of module $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem
; yosys-smt2-module $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011
(declare-sort |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s| 0)
(declare-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_is| (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) Bool)
(declare-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0| (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) (_ BitVec 4)) ; \wr_gr_ptr_sync
; yosys-smt2-input wr_gr_ptr_sync 4
; yosys-smt2-wire wr_gr_ptr_sync 4
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_gr_ptr_sync"], "smtname": "wr_gr_ptr_sync", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_gr_ptr_sync| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0| state))
(declare-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) Bool) ; \rst_n
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rst_n| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| state))
; yosys-smt2-anyinit $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2 4 fifo_read_ctrl.sv:28.1-35.4
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_81"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 4}
(declare-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) (_ BitVec 4)) ; \_witness_.anyinit_procdff_81
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (ite (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state) #b0000)) ; \rd_bin_ptr
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#4| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (bvxor (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state) (concat #b0 ((_ extract 3 1) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state))))) ; \rd_gray_ptr
; yosys-smt2-output rd_gray_ptr 4
; yosys-smt2-wire rd_gray_ptr 4
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_gray_ptr| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#4| state))
(declare-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#5| (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) Bool) ; \rd_en
; yosys-smt2-input rd_en 1
; yosys-smt2-wire rd_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_en"], "smtname": "rd_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_en| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#5| state))
; yosys-smt2-wire rd_bin_ptr 4
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_bin_ptr| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state))
; yosys-smt2-output rd_addr 3
; yosys-smt2-wire rd_addr 3
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_addr| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 3) ((_ extract 2 0) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state)))
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#6| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (= (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#4| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0| state))) ; \empty
; yosys-smt2-output empty 1
; yosys-smt2-wire empty 1
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n empty| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#6| state))
(declare-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#7| (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n clk| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#7| state))
; yosys-smt2-register _witness_.anyinit_procdff_81 4
; yosys-smt2-wire _witness_.anyinit_procdff_81 4
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n _witness_.anyinit_procdff_81| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state))
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#8| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 1) (bvnot (ite (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#7| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$188
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$189
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u 0| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (or (= ((_ extract 0 0) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#8| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$189
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#9| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (bvadd (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state) #b0001)) ; $add$fifo_read_ctrl.sv:33$42_Y
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#10| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (not (or  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#6| state) false))) ; $logic_not$fifo_read_ctrl.sv:32$40_Y
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#11| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (and (or  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#10| state) false) (or  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#5| state) false))) ; $logic_and$fifo_read_ctrl.sv:32$41_Y
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#12| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (ite (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#11| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#9| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state))) ; $0\rd_bin_ptr[3:0]
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#13| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (ite (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#12| state) #b0000)) ; $auto$rtlil.cc:3092:Mux$148
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_a| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool true)
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool 
  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u 0| state)
)
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_i| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool true)
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_h| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool true)
(define-fun |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_t| ((state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) (next_state |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool 
  (= (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#13| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| next_state)) ; $procdff$81 \_witness_.anyinit_procdff_81
) ; end of module $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011
; yosys-smt2-module $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011
(declare-sort |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s| 0)
(declare-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_is| (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) Bool)
; yosys-smt2-anyinit $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0 4 fifo_write_ctrl.sv:28.1-36.4
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_76"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 4}
(declare-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0| (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) (_ BitVec 4)) ; \_witness_.anyinit_procdff_76
(declare-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) (_ BitVec 1)) ; \rst_n
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| state)) #b1) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0| state) #b0000)) ; \wr_bin_ptr
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (bvxor (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state) (concat #b0 ((_ extract 3 1) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state))))) ; \wr_gray_ptr
; yosys-smt2-output wr_gray_ptr 4
; yosys-smt2-wire wr_gray_ptr 4
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_gray_ptr| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state))
(declare-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#4| (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) Bool) ; \wr_en
; yosys-smt2-input wr_en 1
; yosys-smt2-wire wr_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_en"], "smtname": "wr_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_en| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#4| state))
; yosys-smt2-wire wr_bin_ptr 4
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_bin_ptr| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state))
; yosys-smt2-output wr_addr 3
; yosys-smt2-wire wr_addr 3
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_addr| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 3) ((_ extract 2 0) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state)))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rst_n| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (= ((_ extract 0 0) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| state)) #b1))
(declare-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#5| (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) (_ BitVec 4)) ; \rd_ptr_sync
; yosys-smt2-input rd_ptr_sync 4
; yosys-smt2-wire rd_ptr_sync 4
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_ptr_sync"], "smtname": "rd_ptr_sync", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_ptr_sync| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#5| state))
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#6| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 2) (bvnot ((_ extract 3 2) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#5| state)))) ; $not$fifo_write_ctrl.sv:71$53_Y
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#7| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (= (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#3| state) (concat (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#6| state) ((_ extract 1 0) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#5| state))))) ; \full
; yosys-smt2-output full 1
; yosys-smt2-wire full 1
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n full| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#7| state))
(declare-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#8| (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n clk| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#8| state))
; yosys-smt2-register _witness_.anyinit_procdff_76 4
; yosys-smt2-wire _witness_.anyinit_procdff_76 4
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n _witness_.anyinit_procdff_76| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0| state))
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#9| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 1) (bvnot (ite (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#8| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$185
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$186
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u 0| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (or (= ((_ extract 0 0) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#9| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$186
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#10| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (bvadd (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state) #b0001)) ; $add$fifo_write_ctrl.sv:33$50_Y
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#11| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (not (or  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#7| state) false))) ; $logic_not$fifo_write_ctrl.sv:32$48_Y
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#12| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool (and (or  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#4| state) false) (or  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#11| state) false))) ; $logic_and$fifo_write_ctrl.sv:32$49_Y
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#13| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (ite (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#12| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#10| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#2| state))) ; $0\wr_bin_ptr[3:0]
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#14| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#1| state)) #b1) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#13| state) #b0000)) ; $auto$rtlil.cc:3092:Mux$150
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_a| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool true)
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool 
  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u 0| state)
)
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_i| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool true)
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_h| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool true)
(define-fun |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_t| ((state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|) (next_state |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)) Bool 
  (= (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#14| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011#0| next_state)) ; $procdff$76 \_witness_.anyinit_procdff_76
) ; end of module $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011
; yosys-smt2-module $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100
(declare-sort |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s| 0)
(declare-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_is| (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|) Bool)
; yosys-smt2-anyinit $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#0 4 sync_gray.sv:10.1-19.4
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_95"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 4}
(declare-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#0| (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|) (_ BitVec 4)) ; \_witness_.anyinit_procdff_95
(declare-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#1| (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|) (_ BitVec 1)) ; \rst_n
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#2| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#1| state)) #b1) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#0| state) #b0000)) ; \stage1
; yosys-smt2-wire stage1 4
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n stage1| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#2| state))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n rst_n| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool (= ((_ extract 0 0) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#1| state)) #b1))
; yosys-smt2-anyinit $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#3 4 sync_gray.sv:10.1-19.4
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit_procdff_90"], "smtname": 3, "smtoffset": 0, "type": "init", "width": 4}
(declare-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#3| (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|) (_ BitVec 4)) ; \_witness_.anyinit_procdff_90
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#4| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#1| state)) #b1) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#3| state) #b0000)) ; \q
; yosys-smt2-output q 4
; yosys-smt2-wire q 4
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n q| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#4| state))
(declare-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#5| (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|) (_ BitVec 4)) ; \d
; yosys-smt2-input d 4
; yosys-smt2-wire d 4
; yosys-smt2-witness {"offset": 0, "path": ["\\d"], "smtname": "d", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n d| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#5| state))
(declare-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#6| (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n clk| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#6| state))
; yosys-smt2-register _witness_.anyinit_procdff_95 4
; yosys-smt2-wire _witness_.anyinit_procdff_95 4
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n _witness_.anyinit_procdff_95| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#0| state))
; yosys-smt2-register _witness_.anyinit_procdff_90 4
; yosys-smt2-wire _witness_.anyinit_procdff_90 4
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n _witness_.anyinit_procdff_90| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#3| state))
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#7| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 1) (bvnot (ite (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#6| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$182
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$183
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_u 0| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool (or (= ((_ extract 0 0) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#7| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$183
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#8| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#1| state)) #b1) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#2| state) #b0000)) ; $auto$rtlil.cc:3092:Mux$152
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#9| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) (_ BitVec 4) (ite (= ((_ extract 0 0) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#1| state)) #b1) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#5| state) #b0000)) ; $auto$rtlil.cc:3092:Mux$154
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_a| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool true)
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_u| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool 
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_u 0| state)
)
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_i| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool true)
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_h| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool true)
(define-fun |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_t| ((state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|) (next_state |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)) Bool (and
  (= (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#8| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#3| next_state)) ; $procdff$90 \_witness_.anyinit_procdff_90
  (= (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#9| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100#0| next_state)) ; $procdff$95 \_witness_.anyinit_procdff_95
)) ; end of module $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100
; yosys-smt2-module $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async
(declare-sort |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s| 0)
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_is| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool)
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#0| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \wr_rst_n
; yosys-smt2-input wr_rst_n 1
; yosys-smt2-wire wr_rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_rst_n"], "smtname": "wr_rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_rst_n| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#0| state))
; yosys-smt2-cell $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011 write_ctrl
; yosys-smt2-witness {"path": ["\\write_ctrl"], "smtname": "write_ctrl", "type": "cell"}
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#1| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 4)) ; \wr_gray_ptr
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#2| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 3)) ; \wr_addr
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#3| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \full
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) |$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)
; yosys-smt2-wire wr_gray_ptr 4
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_gray_ptr| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 4) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#1| state))
; yosys-smt2-cell $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100 wr_to_rd
; yosys-smt2-witness {"path": ["\\wr_to_rd"], "smtname": "wr_to_rd", "type": "cell"}
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#4| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 4)) ; \wr_gr_ptr_sync_rd
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)
; yosys-smt2-wire wr_gr_ptr_sync_rd 4
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_gr_ptr_sync_rd| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 4) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#4| state))
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#5| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \wr_en
; yosys-smt2-input wr_en 1
; yosys-smt2-wire wr_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_en"], "smtname": "wr_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_en| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#5| state))
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#6| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 8)) ; \wr_data
; yosys-smt2-input wr_data 8
; yosys-smt2-wire wr_data 8
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_data"], "smtname": "wr_data", "smtoffset": 0, "type": "input", "width": 8}
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_data| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 8) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#6| state))
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#7| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \wr_clk
; yosys-smt2-input wr_clk 1
; yosys-smt2-wire wr_clk 1
; yosys-smt2-clock wr_clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_clk"], "smtname": "wr_clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_clk"], "smtname": "wr_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_clk| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#7| state))
; yosys-smt2-wire wr_addr 3
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_addr| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 3) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#2| state))
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#8| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \rd_rst_n
; yosys-smt2-input rd_rst_n 1
; yosys-smt2-wire rd_rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_rst_n"], "smtname": "rd_rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_rst_n| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#8| state))
; yosys-smt2-cell $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011 read_ctrl
; yosys-smt2-witness {"path": ["\\read_ctrl"], "smtname": "read_ctrl", "type": "cell"}
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#9| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 4)) ; \rd_gray_ptr
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#10| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 3)) ; \rd_addr
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#11| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \empty
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) |$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_s|)
; yosys-smt2-wire rd_gray_ptr 4
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_gray_ptr| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 4) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#9| state))
; yosys-smt2-cell $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100 rd_to_wr
; yosys-smt2-witness {"path": ["\\rd_to_wr"], "smtname": "rd_to_wr", "type": "cell"}
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#12| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 4)) ; \rd_gr_ptr_sync_wr
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) |$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_s|)
; yosys-smt2-wire rd_gr_ptr_sync_wr 4
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_gr_ptr_sync_wr| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 4) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#12| state))
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#13| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \rd_en
; yosys-smt2-input rd_en 1
; yosys-smt2-wire rd_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_en"], "smtname": "rd_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_en| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#13| state))
; yosys-smt2-cell $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem mem
; yosys-smt2-witness {"path": ["\\mem"], "smtname": "mem", "type": "cell"}
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#14| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (_ BitVec 8)) ; \rd_data
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) |$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_s|)
; yosys-smt2-output rd_data 8
; yosys-smt2-wire rd_data 8
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_data| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 8) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#14| state))
(declare-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#15| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) Bool) ; \rd_clk
; yosys-smt2-input rd_clk 1
; yosys-smt2-wire rd_clk 1
; yosys-smt2-clock rd_clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_clk"], "smtname": "rd_clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_clk"], "smtname": "rd_clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_clk| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#15| state))
; yosys-smt2-wire rd_addr 3
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_addr| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 3) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#10| state))
; yosys-smt2-output full 1
; yosys-smt2-wire full 1
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n full| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#3| state))
; yosys-smt2-output empty 1
; yosys-smt2-wire empty 1
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n empty| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#11| state))
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#16| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 1) (bvnot (ite (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#3| state) #b1 #b0))) ; $not$fifo_async.sv:53$24_Y
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#17| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) (_ BitVec 1) (bvand (ite (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#5| state) #b1 #b0) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#16| state))) ; $and$fifo_async.sv:53$25_Y
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_a| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (and
  (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_a| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_a| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))
  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_a| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_a| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))
  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_a| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))
))
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_u| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (and
  (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_u| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_u| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))
  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_u| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))
  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_u| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))
))
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_i| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (and
  (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_i| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_i| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))
  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_i| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_i| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))
  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_i| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))
))
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (and
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_is| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_is| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state)))
  (= (= ((_ extract 0 0) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#17| state)) #b1) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_en| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))) ; $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem.wr_en
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#6| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_data| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))) ; $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem.wr_data
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#7| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_clk| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))) ; $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem.wr_clk
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#2| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n wr_addr| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))) ; $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem.wr_addr
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#14| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n rd_data| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))) ; $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem.rd_data
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#15| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n rd_clk| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))) ; $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem.rd_clk
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#10| state) (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_n rd_addr| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))) ; $paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem.rd_addr
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_is| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_is| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state)))
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#0| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n rst_n| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.rst_n
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#12| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n q| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.q
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#9| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n d| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.d
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#7| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n clk| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.clk
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_is| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_is| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state)))
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#4| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_gr_ptr_sync| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))) ; $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.wr_gr_ptr_sync
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#8| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rst_n| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))) ; $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.rst_n
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#9| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_gray_ptr| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))) ; $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.rd_gray_ptr
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#13| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_en| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))) ; $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.rd_en
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#10| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_addr| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))) ; $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.rd_addr
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#11| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n empty| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))) ; $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.empty
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#15| state) (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n clk| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))) ; $paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.clk
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_is| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_is| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state)))
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#8| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n rst_n| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.rst_n
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#4| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n q| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.q
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#1| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n d| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.d
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#15| state) (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_n clk| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))) ; $paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100.clk
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_is| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_is| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state)))
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#1| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_gray_ptr| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))) ; $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.wr_gray_ptr
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#5| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_en| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))) ; $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.wr_en
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#2| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n wr_addr| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))) ; $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.wr_addr
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#0| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rst_n| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))) ; $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.rst_n
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#12| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n rd_ptr_sync| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))) ; $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.rd_ptr_sync
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#3| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n full| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))) ; $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.full
  (= (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async#7| state) (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_n clk| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))) ; $paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011.clk
  (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_h| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_h| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state))
  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_h| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_h| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state))
  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_h| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state))
))
(define-fun |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_t| ((state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|) (next_state |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)) Bool (and
  (|$paramod$c9b7e9f62618a82a135111476fe7fc90dbcdb2d0/fifo_mem_t| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h mem| next_state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_t| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h rd_to_wr| next_state))
  (|$paramod/fifo_read_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_t| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h read_ctrl| next_state))
  (|$paramod/sync_gray/WIDTH=s32'00000000000000000000000000000100_t| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h wr_to_rd| next_state))
  (|$paramod/fifo_write_ctrl/ADDR_WIDTH=s32'00000000000000000000000000000011_t| (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h write_ctrl| next_state))
)) ; end of module $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async
; yosys-smt2-module fifo_formal
(declare-sort |fifo_formal_s| 0)
(declare-fun |fifo_formal_is| (|fifo_formal_s|) Bool)
; yosys-smt2-wire wr_rst_n 1
(define-fun |fifo_formal_n wr_rst_n| ((state |fifo_formal_s|)) Bool true)
; yosys-smt2-anyseq fifo_formal#0 1 $auto$setundef.cc:348:execute$171
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_en"], "smtname": 0, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |fifo_formal#0| (|fifo_formal_s|) (_ BitVec 1)) ; \wr_en
; yosys-smt2-wire wr_en 1
(define-fun |fifo_formal_n wr_en| ((state |fifo_formal_s|)) Bool (= ((_ extract 0 0) (|fifo_formal#0| state)) #b1))
; yosys-smt2-anyseq fifo_formal#1 8 fifo_formal.sv:43.25-43.32
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_data"], "smtname": 1, "smtoffset": 0, "type": "seq", "width": 8}
(declare-fun |fifo_formal#1| (|fifo_formal_s|) (_ BitVec 8)) ; \wr_data
; yosys-smt2-wire wr_data 8
(define-fun |fifo_formal_n wr_data| ((state |fifo_formal_s|)) (_ BitVec 8) (|fifo_formal#1| state))
; yosys-smt2-anyseq fifo_formal#2 1 $auto$setundef.cc:348:execute$173
; yosys-smt2-witness {"offset": 0, "path": ["\\wr_clk"], "smtname": 2, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |fifo_formal#2| (|fifo_formal_s|) (_ BitVec 1)) ; \wr_clk
; yosys-smt2-wire wr_clk 1
; yosys-smt2-clock wr_clk posedge
(define-fun |fifo_formal_n wr_clk| ((state |fifo_formal_s|)) Bool (= ((_ extract 0 0) (|fifo_formal#2| state)) #b1))
; yosys-smt2-wire rd_rst_n 1
(define-fun |fifo_formal_n rd_rst_n| ((state |fifo_formal_s|)) Bool true)
; yosys-smt2-anyseq fifo_formal#3 1 $auto$setundef.cc:348:execute$169
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_en"], "smtname": 3, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |fifo_formal#3| (|fifo_formal_s|) (_ BitVec 1)) ; \rd_en
; yosys-smt2-wire rd_en 1
(define-fun |fifo_formal_n rd_en| ((state |fifo_formal_s|)) Bool (= ((_ extract 0 0) (|fifo_formal#3| state)) #b1))
; yosys-smt2-cell $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async dut
; yosys-smt2-witness {"path": ["\\dut"], "smtname": "dut", "type": "cell"}
(declare-fun |fifo_formal#4| (|fifo_formal_s|) (_ BitVec 8)) ; \rd_data
(declare-fun |fifo_formal#5| (|fifo_formal_s|) Bool) ; \full
(declare-fun |fifo_formal#6| (|fifo_formal_s|) Bool) ; \empty
(declare-fun |fifo_formal_h dut| (|fifo_formal_s|) |$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_s|)
; yosys-smt2-wire rd_data 8
(define-fun |fifo_formal_n rd_data| ((state |fifo_formal_s|)) (_ BitVec 8) (|fifo_formal#4| state))
; yosys-smt2-anyseq fifo_formal#7 1 $auto$setundef.cc:348:execute$167
; yosys-smt2-witness {"offset": 0, "path": ["\\rd_clk"], "smtname": 7, "smtoffset": 0, "type": "seq", "width": 1}
(declare-fun |fifo_formal#7| (|fifo_formal_s|) (_ BitVec 1)) ; \rd_clk
; yosys-smt2-wire rd_clk 1
; yosys-smt2-clock rd_clk posedge
(define-fun |fifo_formal_n rd_clk| ((state |fifo_formal_s|)) Bool (= ((_ extract 0 0) (|fifo_formal#7| state)) #b1))
; yosys-smt2-wire full 1
(define-fun |fifo_formal_n full| ((state |fifo_formal_s|)) Bool (|fifo_formal#5| state))
; yosys-smt2-wire empty 1
(define-fun |fifo_formal_n empty| ((state |fifo_formal_s|)) Bool (|fifo_formal#6| state))
(define-fun |fifo_formal#8| ((state |fifo_formal_s|)) (_ BitVec 1) (bvnot (|fifo_formal#7| state))) ; $auto$rtlil.cc:2957:Not$179
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$180
(define-fun |fifo_formal_u 0| ((state |fifo_formal_s|)) Bool (or (= ((_ extract 0 0) (|fifo_formal#8| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$180
(define-fun |fifo_formal#9| ((state |fifo_formal_s|)) (_ BitVec 1) (bvnot (|fifo_formal#2| state))) ; $auto$rtlil.cc:2957:Not$176
; yosys-smt2-assume 1 $auto$formalff.cc:981:execute$177
(define-fun |fifo_formal_u 1| ((state |fifo_formal_s|)) Bool (or (= ((_ extract 0 0) (|fifo_formal#9| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$177
(define-fun |fifo_formal#10| ((state |fifo_formal_s|)) Bool (not (or  (= ((_ extract 0 0) (|fifo_formal#3| state)) #b1) false))) ; $logic_not$fifo_formal.sv:51$12_Y
(define-fun |fifo_formal#11| ((state |fifo_formal_s|)) (_ BitVec 1) (ite (|fifo_formal#6| state) #b1 #b0)) ; $assume$fifo_formal.sv:51$11_EN
; yosys-smt2-assume 2 _witness_.check_assume_fifo_formal_sv_51_11 fifo_formal.sv:51.16-51.31
(define-fun |fifo_formal_u 2| ((state |fifo_formal_s|)) Bool (or (|fifo_formal#10| state) (not (= ((_ extract 0 0) (|fifo_formal#11| state)) #b1)))) ; _witness_.check_assume_fifo_formal_sv_51_11
(define-fun |fifo_formal#12| ((state |fifo_formal_s|)) Bool (not (or  (= ((_ extract 0 0) (|fifo_formal#0| state)) #b1) false))) ; $logic_not$fifo_formal.sv:47$9_Y
(define-fun |fifo_formal#13| ((state |fifo_formal_s|)) (_ BitVec 1) (ite (|fifo_formal#5| state) #b1 #b0)) ; $assume$fifo_formal.sv:47$8_EN
; yosys-smt2-assume 3 _witness_.check_assume_fifo_formal_sv_47_8 fifo_formal.sv:47.15-47.30
(define-fun |fifo_formal_u 3| ((state |fifo_formal_s|)) Bool (or (|fifo_formal#12| state) (not (= ((_ extract 0 0) (|fifo_formal#13| state)) #b1)))) ; _witness_.check_assume_fifo_formal_sv_47_8
(define-fun |fifo_formal_a| ((state |fifo_formal_s|)) Bool 
  (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_a| (|fifo_formal_h dut| state))
)
(define-fun |fifo_formal_u| ((state |fifo_formal_s|)) Bool (and
  (|fifo_formal_u 0| state)
  (|fifo_formal_u 1| state)
  (|fifo_formal_u 2| state)
  (|fifo_formal_u 3| state)
  (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_u| (|fifo_formal_h dut| state))
))
(define-fun |fifo_formal_i| ((state |fifo_formal_s|)) Bool 
  (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_i| (|fifo_formal_h dut| state))
)
(define-fun |fifo_formal_h| ((state |fifo_formal_s|)) Bool (and
  (= (|fifo_formal_is| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_is| (|fifo_formal_h dut| state)))
  (= true (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_rst_n| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.wr_rst_n
  (= (= ((_ extract 0 0) (|fifo_formal#0| state)) #b1) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_en| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.wr_en
  (= (|fifo_formal#1| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_data| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.wr_data
  (= (= ((_ extract 0 0) (|fifo_formal#2| state)) #b1) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n wr_clk| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.wr_clk
  (= true (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_rst_n| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.rd_rst_n
  (= (= ((_ extract 0 0) (|fifo_formal#3| state)) #b1) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_en| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.rd_en
  (= (|fifo_formal#4| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_data| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.rd_data
  (= (= ((_ extract 0 0) (|fifo_formal#7| state)) #b1) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n rd_clk| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.rd_clk
  (= (|fifo_formal#5| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n full| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.full
  (= (|fifo_formal#6| state) (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_n empty| (|fifo_formal_h dut| state))) ; $paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async.empty
  (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_h| (|fifo_formal_h dut| state))
))
(define-fun |fifo_formal_t| ((state |fifo_formal_s|) (next_state |fifo_formal_s|)) Bool 
  (|$paramod$298d5a308775efaf8378187d61da520bff8a50d4/fifo_async_t| (|fifo_formal_h dut| state) (|fifo_formal_h dut| next_state))
) ; end of module fifo_formal
; yosys-smt2-topmod fifo_formal
; end of yosys output
