<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z045ffg900-2" LaunchTime="1668431034">
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="p2_ddr3_wrapper_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS" Name="p2_ddr3_wrapper_routed.rqs"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="p2_ddr3_wrapper.drc"/>
  <File Type="BG-BGN" Name="p2_ddr3_wrapper.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="p2_ddr3_wrapper.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="p2_ddr3_wrapper.ltx"/>
  <File Type="RBD_FILE" Name="p2_ddr3_wrapper.rbd"/>
  <File Type="NPI_FILE" Name="p2_ddr3_wrapper.npi"/>
  <File Type="RNPI_FILE" Name="p2_ddr3_wrapper.rnpi"/>
  <File Type="CFI_FILE" Name="p2_ddr3_wrapper.cfi"/>
  <File Type="RCFI_FILE" Name="p2_ddr3_wrapper.rcfi"/>
  <File Type="RDI-RDI" Name="p2_ddr3_wrapper.vdi"/>
  <File Type="PDI-FILE" Name="p2_ddr3_wrapper.pdi"/>
  <File Type="BITSTR-MMI" Name="p2_ddr3_wrapper.mmi"/>
  <File Type="BITSTR-BMM" Name="p2_ddr3_wrapper_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="p2_ddr3_wrapper.nky"/>
  <File Type="BITSTR-RBT" Name="p2_ddr3_wrapper.rbt"/>
  <File Type="BITSTR-MSK" Name="p2_ddr3_wrapper.msk"/>
  <File Type="BG-BIN" Name="p2_ddr3_wrapper.bin"/>
  <File Type="BG-BIT" Name="p2_ddr3_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="p2_ddr3_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="p2_ddr3_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="p2_ddr3_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="p2_ddr3_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="p2_ddr3_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="p2_ddr3_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="p2_ddr3_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="p2_ddr3_wrapper_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="p2_ddr3_wrapper_bus_skew_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="p2_ddr3_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW" Name="p2_ddr3_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="p2_ddr3_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="p2_ddr3_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="p2_ddr3_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="p2_ddr3_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="p2_ddr3_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="p2_ddr3_wrapper_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="p2_ddr3_wrapper_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="p2_ddr3_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="p2_ddr3_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="p2_ddr3_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="p2_ddr3_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="p2_ddr3_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="p2_ddr3_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="p2_ddr3_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="p2_ddr3_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="p2_ddr3_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="p2_ddr3_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="p2_ddr3_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="p2_ddr3_wrapper_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="p2_ddr3_wrapper_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="p2_ddr3_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="p2_ddr3_wrapper_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="p2_ddr3_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="p2_ddr3_wrapper_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="p2_ddr3_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="p2_ddr3_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="p2_ddr3_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="p2_ddr3_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="p2_ddr3_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="p2_ddr3_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="p2_ddr3_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="p2_ddr3_wrapper_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="p2_ddr3_wrapper_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="p2_ddr3_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="p2_ddr3_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="p2_ddr3_wrapper_pwropt.dcp"/>
  <File Type="OPT-HWDEF" Name="p2_ddr3_wrapper.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="p2_ddr3_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="p2_ddr3_wrapper_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="p2_ddr3_wrapper_opt.dcp"/>
  <File Type="OPT-TIMING" Name="p2_ddr3_wrapper_timing_summary_opted.rpt"/>
  <File Type="REPORTS-TCL" Name="p2_ddr3_wrapper_reports.tcl"/>
  <File Type="INIT-TIMING" Name="p2_ddr3_wrapper_timing_summary_init.rpt"/>
  <File Type="PA-TCL" Name="p2_ddr3_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/ASSIGN1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO10.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO20.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/MakeReset0.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncFIFOLevel.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncHandshake.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncResetA.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncWire.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkBranch_Predictor.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_MIE.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_MIP.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_RegFile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCore.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCore_Synth.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Abstract_Commands.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Run_Control.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_System_Bus.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDebug_Module.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFBox_Core.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFBox_Top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFPR_RegFile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFPU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkGPR_RegFile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkJtagTap.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_DCache.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem_IO_AXI4.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPLIC_16_2_7.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPerfCountersFlute.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkSoC_Map.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTLB.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkP2_Core.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/p2_ddr3/p2_ddr3.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/p2_ddr3/hdl/p2_ddr3_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/p2_ddr3/ip/p2_ddr3_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/p2_ddr3/ip/p2_ddr3_mig_7series_0_0/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1666968965"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="p2_ddr3_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../mnt/hgfs/shared ubuntu vm/riscv-example.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/p2_ddr3/ip/p2_ddr3_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="p2_ddr3_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_GPR_Tap.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/MakeClock.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RevertReg.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/ClockGen.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkIntMul_32.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Mem_Tap.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkIntMul_64.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO0.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_FPR_Tap.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_CSR_Tap.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../riscv-baremetal-minimal-example-c/riscv-example.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../BESSPIN-GFE_2/bootrom/bootrom.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="p2_ddr3_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../p2_constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_rst_p2_ddr3_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_xilinx_jtag_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_axi_uart16550_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_axi_clock_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_mkP2_Core_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_axi_bram_ctrl_0_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="p2_ddr3_mig_7series_0_0"/>
</GenRun>
