I 000044 55 1823          1462209239140 Beh
(_unit VHDL (lifo 0 6(beh 0 25))
	(_version vd0)
	(_time 1462209239141 2016.05.02 20:13:59)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 5c080a5f060b0e4a0f5b1f06045a5a5a0a5a0f5a55)
	(_ent
		(_time 1462209239123)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int CLK -2 0 15(_ent(_in)(_event))))
		(_port (_int WR -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 21(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 21(_ent(_in))))
		(_type (_int word 0 27(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 29(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 31(_arch(_uni))))
		(_sig (_int head -1 0 32(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 33(_arch(_uni))))
		(_sig (_int data_wb 4 0 34(_arch(_uni))))
		(_cnst (_int Limit -1 0 36(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 38(_prcs (_simple)(_trgt(5))(_sens(0))(_read(5)(1)))))
			(line__53(_arch 1 0 53(_assignment (_trgt(7))(_sens(3)))))
			(WRP(_arch 2 0 55(_prcs (_simple)(_trgt(4))(_sens(5))(_read(7)(0)(1)))))
			(RDP(_arch 3 0 66(_prcs (_simple)(_trgt(6))(_sens(5))(_read(4)(0)(1)))))
			(line__81(_arch 4 0 81(_assignment (_trgt(2))(_sens(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1823          1462209377087 Beh
(_unit VHDL (lifo 0 6(beh 0 25))
	(_version vd0)
	(_time 1462209377088 2016.05.02 20:16:17)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 2e7c7d2a72797c387d296d747628282878287d2827)
	(_ent
		(_time 1462209239122)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int CLK -2 0 15(_ent(_in)(_event))))
		(_port (_int WR -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 19(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 19(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 21(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 21(_ent(_in))))
		(_type (_int word 0 27(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 29(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 31(_arch(_uni))))
		(_sig (_int head -1 0 32(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 33(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 33(_arch(_uni))))
		(_sig (_int data_wb 4 0 34(_arch(_uni))))
		(_cnst (_int Limit -1 0 36(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 38(_prcs (_simple)(_trgt(5))(_sens(0))(_read(5)(1)))))
			(line__53(_arch 1 0 53(_assignment (_trgt(7))(_sens(3)))))
			(WRP(_arch 2 0 55(_prcs (_simple)(_trgt(4))(_sens(5))(_read(7)(0)(1)))))
			(RDP(_arch 3 0 66(_prcs (_simple)(_trgt(6))(_sens(5))(_read(4)(0)(1)))))
			(line__81(_arch 4 0 81(_assignment (_trgt(2))(_sens(6)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1938          1462210170566 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462210170567 2016.05.02 20:29:30)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code bae9bbeee2ede8ace8b8fce1efbce9bcb3bcbcbcec)
	(_ent
		(_time 1462210170554)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int CLK -2 0 19(_ent (_in))))
				(_port (_int WR -2 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 23(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 25(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 25(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 36(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 29(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 30(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 31(_arch(_uni))))
		(_sig (_int data_wb 0 0 32(_arch(_uni))))
		(_cnst (_int CLK_Period -3 0 34(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 48(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 56(_prcs (_wait_for)(_trgt(1)(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 1938          1462386113811 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462386113812 2016.05.04 21:21:53)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code 7d282a7c202a2f6b2f7f3b26287b2e7b747b7b7b2b)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int CLK -2 0 19(_ent (_in))))
				(_port (_int WR -2 0 21(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 23(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 25(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 25(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 36(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 29(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 30(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 31(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 31(_arch(_uni))))
		(_sig (_int data_wb 0 0 32(_arch(_uni))))
		(_cnst (_int CLK_Period -3 0 34(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 48(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 56(_prcs (_wait_for)(_trgt(1)(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
V 000044 55 1614 1462389568935 sortingstack
(_unit VHDL (sortingstack 0 4)
	(_version vd0)
	(_time 1462389568936 2016.05.04 22:19:28)
	(_source (\./../../src/Constants.vhd\))
	(_parameters dbg tan)
	(_code 121245154644440517140b48161415151115161413)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~15 0 6(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_ADD 0 0 6(_ent(_string \"0001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~152 0 7(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_SUB 1 0 7(_ent(_string \"0010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~154 0 8(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_HALT 2 0 8(_ent(_string \"0011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~156 0 9(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_JNSB 3 0 9(_ent(_string \"0100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~158 0 10(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_JZ 4 0 10(_ent(_string \"0101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1510 0 11(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_PUSH 5 0 11(_ent(_string \"0110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1512 0 12(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_POP 6 0 12(_ent(_string \"0111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1514 0 13(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_PUSHIN 7 0 13(_ent(_string \"1000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1516 0 14(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int OP_POPIN 8 0 14(_ent(_string \"1001"\))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000050 55 2571          1462389577373 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462389577374 2016.05.04 22:19:37)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 070856000050521005041f5d52000701060003010f)
	(_ent
		(_time 1462389577342)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 28(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 30(_arch(_uni))))
		(_sig (_int cur_state 2 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 32(_arch(_uni))))
		(_sig (_int i_op 3 0 33(_arch(_uni))))
		(_sig (_int i_op1 3 0 34(_arch(_uni))))
		(_sig (_int i_op2 3 0 35(_arch(_uni))))
		(_sig (_int i_res 3 0 36(_arch(_uni))))
		(_sig (_int t_sbf -1 0 38(_arch(_uni))))
		(_sig (_int t_zf -1 0 38(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 41(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 51(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 93(_prcs (_simple)(_trgt(7))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 3 -1)
)
I 000044 55 1872          1462390806214 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462390806215 2016.05.04 22:40:06)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 3330353639646125603570696b353535653560353a)
	(_ent
		(_time 1462390806200)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6))(_read(8)(0)(1)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6))(_read(5)(0)(1)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462390983296 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462390983297 2016.05.04 22:43:03)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code e9eebbbae9bebbffbaefaab3b1efefefbfefbaefe0)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6))(_read(8)(0)(1)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6))(_read(5)(0)(1)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000050 55 2571          1462391059361 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462391059362 2016.05.04 22:44:19)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 171241111040420015400f4d42101711161013111f)
	(_ent
		(_time 1462389577341)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 28(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 30(_arch(_uni))))
		(_sig (_int cur_state 2 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 33(_arch(_uni))))
		(_sig (_int i_op 3 0 35(_arch(_uni))))
		(_sig (_int i_op1 3 0 37(_arch(_uni))))
		(_sig (_int i_op2 3 0 39(_arch(_uni))))
		(_sig (_int i_res 3 0 41(_arch(_uni))))
		(_sig (_int t_sbf -1 0 43(_arch(_uni))))
		(_sig (_int t_zf -1 0 43(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 46(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 56(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 98(_prcs (_simple)(_trgt(7))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 3 -1)
)
I 000050 55 2627          1462391139229 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462391139230 2016.05.04 22:45:39)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 0b0a0c0c595c5e1c085b13515e0c0b0d0a0c0f0d03)
	(_ent
		(_time 1462389577341)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int t_sbf -1 0 64(_arch(_uni))))
		(_sig (_int t_zf -1 0 64(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 67(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 77(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 119(_prcs (_simple)(_trgt(7))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 3 -1)
)
I 000050 55 3689          1462391486795 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462391486796 2016.05.04 22:51:26)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code b5e0b1e0b0e2e0a2b8b1adefe0b2b5b3b4b2b1b3bd)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 3 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 84(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 5 -1)
)
I 000050 55 3765          1462391858751 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462391858752 2016.05.04 22:57:38)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code a6a6f6f0a0f1f3b1f3a1befcf3a1a6a0a7a1a2a0ae)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 4 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 5 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 84(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 3 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 6 -1)
)
I 000050 55 4074          1462392713389 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462392713390 2016.05.04 23:11:53)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 17161b111040420041400f4d42101711161013111f)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 7 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 8 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 84(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 3 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 4 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 5 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 6 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 9 -1)
)
I 000050 55 4330          1462392882608 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462392882609 2016.05.04 23:14:42)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 1a1c4a1c4b4d4f0d4d1802404f1d1a1c1b1d1e1c12)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 10 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 11 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 84(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 3 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 4 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 5 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 6 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 7 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(line__194(_arch 8 0 194(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__195(_arch 9 0 195(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 12 -1)
)
I 000044 55 1872          1462392886891 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462392886892 2016.05.04 23:14:46)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code e2e5e5b1e9b5b0f4b1e4a1b8bae4e4e4b4e4b1e4eb)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6))(_read(8)(0)(1)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6))(_read(5)(0)(1)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000050 55 4330          1462392886939 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462392886940 2016.05.04 23:14:46)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 11164017104644064613094b441611171016151719)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 10 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 11 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 84(_prcs (_simple)(_trgt(9))(_sens(0)(1)(8)))))
			(COMB(_arch 1 0 94(_prcs (_simple)(_trgt(8))(_sens(0)(2)(9)))))
			(PSTOP(_arch 2 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 3 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 4 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 5 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 6 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 7 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(line__194(_arch 8 0 194(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__195(_arch 9 0 195(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 12 -1)
)
I 000044 55 2060          1462392950365 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462392950366 2016.05.04 23:15:50)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code cfc8999a90989dd99d9b89949ac99cc9c6c9c9c999)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 3))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000050 55 4615          1462393015137 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462393015138 2016.05.04 23:16:55)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code cdcacb99999a98da9dcfd59798cacdcbcccac9cbc5)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 13 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 14 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 84(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 1 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 2 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 3 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 4 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 5 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 6 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 7 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 8 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 9 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 10 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 11 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 12 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 15 -1)
)
I 000050 55 4700          1462393751855 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462393751856 2016.05.04 23:29:11)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 9c9f9892cfcbc98bcc9c84c6c99b9c9a9d9b989a94)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 2 0 96(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 138(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 147(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 164(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 171(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 178(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 196(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__211(_arch 10 0 211(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__212(_arch 11 0 212(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__213(_arch 12 0 213(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__214(_arch 13 0 214(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 1872          1462418132370 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462418132371 2016.05.05 06:15:32)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code fffca8afa0a8ade9adaabca5a7f9f9f9a9f9acf9f6)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__52(_arch 1 0 52(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 54(_prcs (_simple)(_trgt(5))(_sens(6))(_read(8)(0)(1)(2)))))
			(RDP(_arch 3 0 65(_prcs (_simple)(_trgt(7))(_sens(6))(_read(5)(0)(1)(2)))))
			(line__76(_arch 4 0 76(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462418165996 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462418165997 2016.05.05 06:16:05)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 580a035b590f0a4e0b5e1b02005e5e5e0e5e0b5e51)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6))(_read(8)(0)(1)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6))(_read(5)(0)(1)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462418276808 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462418276809 2016.05.05 06:17:56)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 353b6f30396267236633766f6d333333633366333c)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6)(8))(_read(0)(1)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6))(_read(5)(0)(1)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462418604060 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462418604061 2016.05.05 06:23:24)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 8789d38989d0d591d481c4dddf818181d181d4818e)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462418631035 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462418631036 2016.05.05 06:23:51)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code efbfbcbcb0b8bdf9bce9acb5b7e9e9e9b9e9bce9e6)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 399           1462420593030 Beh
(_unit VHDL (lifo_t 0 6(beh 1 9))
	(_version vd0)
	(_time 1462420593031 2016.05.05 06:56:33)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\(\./../../src/Testbenches/DPATH_T.vhd\)))
	(_parameters dbg tan)
	(_code efbcbcbcb0b8bdf9b9bba9b4bae9bce9e6e9e9e9b9)
	(_ent
		(_time 1462210170553)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 648           1462420640012 Beh
(_unit VHDL (lifo_t 0 6(beh 1 9))
	(_version vd0)
	(_time 1462420640013 2016.05.05 06:57:20)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\(\./../../src/Testbenches/DPATH_T.vhd\)))
	(_parameters dbg tan)
	(_code 78772379792f2a6e2f293e232d7e2b7e717e7e7e2e)
	(_ent
		(_time 1462210170553)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 4700          1462420747277 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462420747278 2016.05.05 06:59:07)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 797c2f79702e2c6e297961232c7e797f787e7d7f71)
	(_ent
		(_time 1462389577341)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 2 0 96(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 138(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 147(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 164(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 171(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 178(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 196(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__211(_arch 10 0 211(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__212(_arch 11 0 212(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__213(_arch 12 0 213(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__214(_arch 13 0 214(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 1408          1462424561872 Beh
(_unit VHDL (lifo_t 0 6(beh 1 9))
	(_version vd0)
	(_time 1462424561873 2016.05.05 08:02:41)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\(\./../../src/Testbenches/DPATH_T.vhd\)))
	(_parameters dbg tan)
	(_code 3b3a683e606c692d6e3c7d606e3d683d323d3d3d6d)
	(_ent
		(_time 1462210170553)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 16(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 18(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 1 30(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 1 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 32(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 1 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 1 33(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 1 34(_arch(_uni))))
		(_sig (_int i_zf -1 1 35(_arch(_uni))))
		(_sig (_int i_sbf -1 1 36(_arch(_uni))))
		(_sig (_int i_stop -1 1 37(_arch(_uni))))
		(_cnst (_int CLK_Period -2 1 39(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 1 44(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 1 -1)
)
I 000050 55 4700          1462623446113 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462623446114 2016.05.07 15:17:26)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code a0afa2f6a0f7f5b7f0a0b8faf5a7a0a6a1a7a4a6a8)
	(_ent
		(_time 1462623446077)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 2 0 96(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 138(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 147(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 164(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 171(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 178(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 196(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__211(_arch 10 0 211(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__212(_arch 11 0 212(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__213(_arch 12 0 213(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__214(_arch 13 0 214(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2094          1462623448811 Beh
(_unit VHDL (lifo_t 0 6(beh 1 10))
	(_version vd0)
	(_time 1462623448812 2016.05.07 15:17:28)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\(\./../../src/Testbenches/DPATH_T.vhd\)))
	(_parameters dbg tan)
	(_code 1f484d1840484d094d1859444a194c191619191949)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 1 13(_ent (_in))))
				(_port (_int CLK -1 1 15(_ent (_in))))
				(_port (_int OT 0 1 17(_ent (_in))))
				(_port (_int OP 1 1 19(_ent (_in))))
				(_port (_int RES 1 1 21(_ent (_out))))
				(_port (_int ZF -1 1 23(_ent (_out))))
				(_port (_int SBF -1 1 25(_ent (_out))))
				(_port (_int Stop -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 1 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 1 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 1 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 1 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 1 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 1 35(_arch(_uni))))
		(_sig (_int i_zf -1 1 36(_arch(_uni))))
		(_sig (_int i_sbf -1 1 37(_arch(_uni))))
		(_sig (_int i_stop -1 1 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 1 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 1 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 1 62(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 2 -1)
)
I 000044 55 1872          1462623467081 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462623467082 2016.05.07 15:17:47)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 89dad28789dedb9fda8fcad3d18f8f8fdf8fda8f80)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000050 55 4700          1462623467138 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462623467139 2016.05.07 15:17:47)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code b8ebb4edb0efedafe8b8a0e2edbfb8beb9bfbcbeb0)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(0)(1)(8)))))
			(COMB(_arch 2 0 96(_prcs (_simple)(_trgt(8))(_sens(0)(2)(9)))))
			(PSTOP(_arch 3 0 138(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 147(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 164(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 171(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 178(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 196(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__211(_arch 10 0 211(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__212(_arch 11 0 212(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__213(_arch 12 0 213(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__214(_arch 13 0 214(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2094          1462623467301 Beh
(_unit VHDL (lifo_t 0 6(beh 1 10))
	(_version vd0)
	(_time 1462623467302 2016.05.07 15:17:47)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\(\./../../src/Testbenches/DPATH_T.vhd\)))
	(_parameters dbg tan)
	(_code 633039636934317531642538366530656a65656535)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 1 13(_ent (_in))))
				(_port (_int CLK -1 1 15(_ent (_in))))
				(_port (_int OT 0 1 17(_ent (_in))))
				(_port (_int OP 1 1 19(_ent (_in))))
				(_port (_int RES 1 1 21(_ent (_out))))
				(_port (_int ZF -1 1 23(_ent (_out))))
				(_port (_int SBF -1 1 25(_ent (_out))))
				(_port (_int Stop -1 1 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 1 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 1 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 1 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 1 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 1 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 1 35(_arch(_uni))))
		(_sig (_int i_zf -1 1 36(_arch(_uni))))
		(_sig (_int i_sbf -1 1 37(_arch(_uni))))
		(_sig (_int i_stop -1 1 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 1 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 1 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 1 62(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 2 -1)
)
I 000044 55 2060          1462623467345 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462623467346 2016.05.07 15:17:47)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code 83d0d98d89d4d195d1d7c5d8d685d0858a858585d5)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 3))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2074          1462623512834 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462623512835 2016.05.07 15:18:32)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 3f30693b69686a283f3a276638383b393b383f393e)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 2 -1)
)
I 000044 55 2060          1462623518849 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462623518850 2016.05.07 15:18:38)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code beeaefeae2e9eca8eceaf8e5ebb8edb8b7b8b8b8e8)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 3))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 1872          1462623521740 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462623521741 2016.05.07 15:18:41)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 095d0f0f095e5b1f5a0f4a53510f0f0f5f0f5a0f00)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000050 55 4700          1462623521785 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462623521786 2016.05.07 15:18:41)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 386c693c306f6d2f683820626d3f383e393f3c3e30)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(0)(1)(8)))))
			(COMB(_arch 2 0 96(_prcs (_simple)(_trgt(8))(_sens(0)(2)(9)))))
			(PSTOP(_arch 3 0 138(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 147(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 164(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 171(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 178(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 196(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__211(_arch 10 0 211(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__212(_arch 11 0 212(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__213(_arch 12 0 213(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__214(_arch 13 0 214(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2074          1462623521879 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462623521880 2016.05.07 15:18:41)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 96c2c79890c1c38196938ecf919192909291969097)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 2 -1)
)
I 000044 55 2060          1462623521903 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462623521904 2016.05.07 15:18:41)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code a5f1a3f2a9f2f7b3f7f1e3fef0a3f6a3aca3a3a3f3)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 3))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 3))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2084          1462624070996 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462624070997 2016.05.07 15:27:50)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 8b8cd984d9dcde9c8b8493d28c8c8f8d8f8c8b8d8a)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 2 -1)
)
I 000050 55 4700          1462624493244 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462624493245 2016.05.07 15:34:53)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code f5faf1a4f0a2a0e2a5f1edafa0f2f5f3f4f2f1f3fd)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 2 0 96(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 134(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 143(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 160(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 167(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 174(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 185(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 192(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__207(_arch 10 0 207(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__208(_arch 11 0 208(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__209(_arch 12 0 209(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__210(_arch 13 0 210(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000050 55 4700          1462624620200 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462624620201 2016.05.07 15:37:00)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code ded0da8d8b898bc98edec6848bd9ded8dfd9dad8d6)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(0)(1)))))
			(COMB(_arch 2 0 96(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 138(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 147(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 164(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 171(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 178(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 189(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 196(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__211(_arch 10 0 211(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__212(_arch 11 0 212(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__213(_arch 12 0 213(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__214(_arch 13 0 214(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000050 55 4697          1462624896551 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462624896552 2016.05.07 15:41:36)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 653169646032307235677d3f30626563646261636d)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 10 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 11 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 12 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 13 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000050 55 4697          1462625093872 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462625093873 2016.05.07 15:44:53)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 267270232071733176243e7c73212620272122202e)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 10 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 11 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 12 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 13 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2125          1462625220188 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462625220189 2016.05.07 15:47:00)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 8ed98281dbd9db998f8896d789898a888a898e888f)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
	)
	(_model . Beh 2 -1)
)
I 000044 55 2125          1462625379408 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462625379409 2016.05.07 15:49:39)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 8186838e80d6d496808599d8868685878586818780)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
	)
	(_model . Beh 2 -1)
)
I 000044 55 2307          1462626270908 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462626270909 2016.05.07 16:04:30)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code edb9e9bfb9bab8faecb9f5b4eaeae9ebe9eaedebec)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
	)
	(_model . Beh 2 -1)
)
I 000050 55 4703          1462626554636 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462626554637 2016.05.07 16:09:14)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 444245474013115314465c1e11434442454340424c)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(9)))))
			(OP1CTRL(_arch 5 0 162(_prcs (_simple)(_trgt(12))(_sens(8)(9)(17)))))
			(OP2CTRL(_arch 6 0 169(_prcs (_simple)(_trgt(13))(_sens(8)(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 10 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 11 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 12 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 13 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2330          1462626554708 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462626554709 2016.05.07 16:09:14)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 9294939c90c5c78593c78acb959596949695929493)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018)
	)
	(_model . Beh 2 -1)
)
I 000050 55 4706          1462627014390 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462627014391 2016.05.07 16:16:54)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 2a2c272f7b7d7f3d7a2832707f2d2a2c2b2d2e2c22)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 162(_prcs (_simple)(_trgt(12))(_sens(8)(9)(17)))))
			(OP2CTRL(_arch 6 0 169(_prcs (_simple)(_trgt(13))(_sens(8)(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 10 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 11 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 12 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 13 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000050 55 4706          1462627377137 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462627377138 2016.05.07 16:22:57)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 28272e2d207f7d3f782a30727d2f282e292f2c2e20)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 162(_prcs (_simple)(_trgt(12))(_sens(8)(9)(17)))))
			(OP2CTRL(_arch 6 0 169(_prcs (_simple)(_trgt(13))(_sens(8)(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 10 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 11 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 12 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 13 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2330          1462627548922 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462627548923 2016.05.07 16:25:48)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 2d282828797a783a2c7a35742a2a292b292a2d2b2c)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018)
	)
	(_model . Beh 2 -1)
)
I 000044 55 1872          1462627937333 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462627937334 2016.05.07 16:32:17)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 7374757279242165207530292b757575257520757a)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462628612112 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462628612113 2016.05.07 16:43:32)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 40404242491712561346031a184646461646134649)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__56(_arch 1 0 56(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 58(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 69(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__80(_arch 4 0 80(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000050 55 4700          1462628661743 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462628661744 2016.05.07 16:44:21)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 292d7e2c207e7c3e792b31737c2e292f282e2d2f21)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 94(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 10 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 11 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 12 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 13 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2513          1462629058725 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462629058726 2016.05.07 16:50:58)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code e1e4b4b3e0b6b4f6e3e0f9b8e6e6e5e7e5e6e1e7e0)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018)
	)
	(_model . Beh 2 -1)
)
I 000044 55 1819          1462631665571 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462631665572 2016.05.07 17:34:25)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code dddb8f8f808a8fcb8f8a9e8785dbdbdb8bdb8edbd4)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_prcs
			(SH(_arch 0 0 37(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__50(_arch 1 0 50(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 52(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 63(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__74(_arch 4 0 74(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 10 -1)
)
I 000050 55 4700          1462631665620 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462631665621 2016.05.07 17:34:25)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 0c0a0a0b5f5b591b5c0e1456590b0c0a0d0b080a04)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 71(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 51(_arch(_uni))))
		(_sig (_int cur_state 2 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 54(_arch(_uni))))
		(_sig (_int i_op 3 0 56(_arch(_uni))))
		(_sig (_int i_op1 3 0 58(_arch(_uni))))
		(_sig (_int i_op2 3 0 60(_arch(_uni))))
		(_sig (_int i_res 3 0 62(_arch(_uni))))
		(_sig (_int s_en -1 0 64(_arch(_uni))))
		(_sig (_int s_wr -1 0 65(_arch(_uni))))
		(_sig (_int s_res 3 0 66(_arch(_uni))))
		(_sig (_int s_data 3 0 67(_arch(_uni))))
		(_sig (_int t_sbf -1 0 69(_arch(_uni))))
		(_sig (_int t_zf -1 0 69(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 0 84(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 86(_prcs (_simple)(_trgt(9))(_sens(1)(8)))))
			(COMB(_arch 2 0 94(_prcs (_simple)(_trgt(8))(_sens(0)(2)(9)))))
			(PSTOP(_arch 3 0 136(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 145(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 162(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 169(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 176(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 187(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 194(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__209(_arch 10 0 209(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__210(_arch 11 0 210(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__211(_arch 12 0 211(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__212(_arch 13 0 212(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000044 55 2063          1462633390918 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462633390919 2016.05.07 18:03:10)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code 7d7e2b7c202a2f6b2f2a3b26287b2e7b747b7b7b2b)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2063          1462633448911 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462633448912 2016.05.07 18:04:08)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code fdf8a9ada0aaafebafacbba6a8fbaefbf4fbfbfbab)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000050 55 4701          1462634835195 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462634835196 2016.05.07 18:27:15)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 363564323061632166632e6c63313630373132303e)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 79(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 59(_arch(_uni))))
		(_sig (_int cur_state 2 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 62(_arch(_uni))))
		(_sig (_int i_op 3 0 64(_arch(_uni))))
		(_sig (_int i_op1 3 0 66(_arch(_uni))))
		(_sig (_int i_op2 3 0 68(_arch(_uni))))
		(_sig (_int i_res 3 0 70(_arch(_uni))))
		(_sig (_int s_en -1 0 72(_arch(_uni))))
		(_sig (_int s_wr -1 0 73(_arch(_uni))))
		(_sig (_int s_res 3 0 74(_arch(_uni))))
		(_sig (_int s_data 3 0 75(_arch(_uni))))
		(_sig (_int t_sbf -1 0 77(_arch(_uni))))
		(_sig (_int t_zf -1 0 77(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 94(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 102(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 144(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 153(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 170(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 177(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 184(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 195(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 202(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__217(_arch 10 0 217(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__218(_arch 11 0 218(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__219(_arch 12 0 219(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__220(_arch 13 0 220(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000050 55 1945          1462702865367 Beh_Stack
(_unit VHDL (mram 0 5(beh_stack 0 14))
	(_version vd0)
	(_time 1462702865368 2016.05.08 13:21:05)
	(_source (\./../../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 121213141245470445405649411413144614461510)
	(_ent
		(_time 1462702865358)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADR 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DIN 1 0 9(_ent(_in))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int byte 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 16(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 17(_arch(_uni(((_string \"00000011"\))((_string \"00000001"\))((_string \"00000111"\))((_string \"00010011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int data_in 2 0 40(_arch(_uni))))
		(_sig (_int data_out 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((data_in)(Din)))(_trgt(5))(_sens(2)))))
			(WRITE(_arch 1 0 45(_prcs (_simple)(_trgt(4))(_sens(5)(0)(1))(_mon))))
			(line__52(_arch 2 0 52(_assignment (_trgt(6))(_sens(4)(1))(_mon))))
			(ZBUFS(_arch 3 0 54(_prcs (_simple)(_trgt(3))(_sens(6)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Beh_Stack 4 -1)
)
I 000050 55 5317          1462707317470 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462707317471 2016.05.08 14:35:17)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 10134716144646061610014a421714171216431311)
	(_ent
		(_time 1462707272622)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_adr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_adr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp (_to i 0 i 10))))
		(_sig (_int nxt_state 4 0 46(_arch(_uni))))
		(_sig (_int cur_state 4 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 50(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 52(_arch(_uni))))
		(_sig (_int RA 6 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 56(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 59(_prcs (_simple)(_trgt(19))(_sens(18)(0)(1)))))
			(COMB(_arch 1 0 69(_prcs (_simple)(_trgt(18))(_sens(19)(22)(2)))))
			(PSTOP(_arch 2 0 127(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 137(_prcs (_simple)(_trgt(21))(_sens(19)(0)(1))(_read(21)(23)(15)(16)))))
			(line__152(_arch 4 0 152(_assignment (_alias((ROM_adr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 155(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 165(_prcs (_simple)(_trgt(20))(_sens(19)(1)(6)))))
			(PRORA(_arch 7 0 175(_prcs (_simple)(_trgt(22)(23))(_sens(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 188(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 196(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 206(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__214(_arch 11 0 214(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__216(_arch 12 0 216(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__218(_arch 13 0 218(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 220(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 5321          1462707486815 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462707486816 2016.05.08 14:38:06)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 8fdf8e80ddd9d99989899ed5dd888b888d89dc8c8e)
	(_ent
		(_time 1462707272622)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_adr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_adr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(18)(0)(1)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(19)(22)(2)))))
			(PSTOP(_arch 2 0 129(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 139(_prcs (_simple)(_trgt(21))(_sens(19)(0)(1))(_read(21)(23)(15)(16)))))
			(line__154(_arch 4 0 154(_assignment (_alias((ROM_adr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 157(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 167(_prcs (_simple)(_trgt(20))(_sens(19)(1)(6)))))
			(PRORA(_arch 7 0 177(_prcs (_simple)(_trgt(22)(23))(_sens(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 190(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 198(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 208(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__216(_arch 11 0 216(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__218(_arch 12 0 218(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__220(_arch 13 0 220(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 222(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 5332          1462713797273 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462713797274 2016.05.08 16:23:17)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code d4d18487d48282c2d2dec58e86d3d0d3d6d287d7d5)
	(_ent
		(_time 1462707272622)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_adr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_adr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(18)(0)(1)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(19)(22)(2))(_read(17)))))
			(PSTOP(_arch 2 0 133(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 143(_prcs (_simple)(_trgt(21))(_sens(19)(0)(1))(_read(21)(23)(15)(16)))))
			(line__158(_arch 4 0 158(_assignment (_alias((ROM_adr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 161(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 171(_prcs (_simple)(_trgt(20))(_sens(19)(1)(6)))))
			(PRORA(_arch 7 0 181(_prcs (_simple)(_trgt(22)(23))(_sens(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 194(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 202(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 212(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__220(_arch 11 0 220(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__222(_arch 12 0 222(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__224(_arch 13 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 226(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 4026          1462714048840 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462714048841 2016.05.08 16:27:28)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 7f78287f2b287d6929283b242c7929792b792b787d)
	(_ent
		(_time 1462714048835)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 4 0 18(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 5 0 19(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 6 0 20(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 7 0 21(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 8 0 22(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 9 0 23(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 10 0 24(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 11 0 25(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 27(_arch gms(_code 2))))
		(_sig (_int data 2 0 31(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 35(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 4176          1462714098613 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462714098614 2016.05.08 16:28:18)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code f4a6a5a5f2a3f6e2a2a0b0afa7f2a2f2a0f2a0f3f6)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 28(_arch gms(_code 2))))
		(_sig (_int data 2 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 36(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 1946          1462714214442 Beh_Stack
(_unit VHDL (mram 0 5(beh_stack 0 14))
	(_version vd0)
	(_time 1462714214443 2016.05.08 16:30:14)
	(_source (\./../../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 68676d69623f3d7e3f3a2c333b6e696e3c6e3c6f6a)
	(_ent
		(_time 1462714214440)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DIN 1 0 9(_ent(_in))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int byte 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 16(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 17(_arch(_uni(((_string \"00000011"\))((_string \"00000001"\))((_string \"00000111"\))((_string \"00010011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int data_in 2 0 40(_arch(_uni))))
		(_sig (_int data_out 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((data_in)(Din)))(_trgt(5))(_sens(2)))))
			(WRITE(_arch 1 0 45(_prcs (_simple)(_trgt(4))(_sens(5)(0)(1))(_mon))))
			(line__52(_arch 2 0 52(_assignment (_trgt(6))(_sens(4)(1))(_mon))))
			(ZBUFS(_arch 3 0 54(_prcs (_simple)(_trgt(3))(_sens(6)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Beh_Stack 4 -1)
)
I 000050 55 5335          1462714296398 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462714296399 2016.05.08 16:31:36)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 89dbdb8684dfdf9f8f8398d3db8e8d8e8b8fda8a88)
	(_ent
		(_time 1462714285020)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_addr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(18)(0)(1)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(19)(22)(2))(_read(17)))))
			(PSTOP(_arch 2 0 133(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 143(_prcs (_simple)(_trgt(21))(_sens(19)(0)(1))(_read(21)(23)(15)(16)))))
			(line__158(_arch 4 0 158(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 161(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 171(_prcs (_simple)(_trgt(20))(_sens(19)(1)(6)))))
			(PRORA(_arch 7 0 181(_prcs (_simple)(_trgt(22)(23))(_sens(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 194(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 202(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 212(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__220(_arch 11 0 220(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__222(_arch 12 0 222(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__224(_arch 13 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 226(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 5335          1462714390754 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462714390755 2016.05.08 16:33:10)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 2123702424777737272b307b732625262327722220)
	(_ent
		(_time 1462714285020)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_addr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(18)(0)(1)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(19)(22)(2))(_read(17)))))
			(PSTOP(_arch 2 0 133(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 143(_prcs (_simple)(_trgt(21))(_sens(19)(0)(1))(_read(21)(23)(15)(16)))))
			(line__158(_arch 4 0 158(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 161(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 171(_prcs (_simple)(_trgt(20))(_sens(19)(1)(6)))))
			(PRORA(_arch 7 0 181(_prcs (_simple)(_trgt(22)(23))(_sens(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 194(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 202(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 212(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__220(_arch 11 0 220(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__222(_arch 12 0 222(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__224(_arch 13 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 226(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000044 55 4692          1462714631845 Beh
(_unit VHDL (sortmanager 0 5(beh 0 12))
	(_version vd0)
	(_time 1462714631846 2016.05.08 16:37:11)
	(_source (\./../../src/Sorting/SortManager.vhd\))
	(_parameters dbg tan)
	(_code d786dc85868181c0dbd9938d87d182d1d6d1d0d1d2)
	(_ent
		(_time 1462714620809)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 32(_ent (_in))))
				(_port (_int CLK -1 0 34(_ent (_in))))
				(_port (_int OT 4 0 36(_ent (_in))))
				(_port (_int OP 5 0 38(_ent (_in))))
				(_port (_int RES 5 0 40(_ent (_out))))
				(_port (_int ZF -1 0 42(_ent (_out))))
				(_port (_int SBF -1 0 44(_ent (_out))))
				(_port (_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int RST -1 0 52(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Stop -1 0 53(_ent (_out))))
				(_port (_int ROM_re -1 0 56(_ent (_out))))
				(_port (_int ROM_addr 6 0 57(_ent (_out))))
				(_port (_int ROM_dout 7 0 58(_ent (_in))))
				(_port (_int RAM_rw -1 0 61(_ent (_out))))
				(_port (_int RAM_addr 6 0 62(_ent (_out))))
				(_port (_int RAM_din 8 0 63(_ent (_out))))
				(_port (_int RAM_dout 8 0 64(_ent (_in))))
				(_port (_int DP_op 8 0 67(_ent (_out))))
				(_port (_int DP_ot 9 0 68(_ent (_out))))
				(_port (_int DP_en -1 0 69(_ent (_out))))
				(_port (_int DP_res 8 0 70(_ent (_in))))
				(_port (_int DP_sbf -1 0 71(_ent (_in))))
				(_port (_int DP_zf -1 0 72(_ent (_in))))
				(_port (_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 92(_ent . MRAM Beh_Stack)
		(_port
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
	)
	(_inst UMROM 0 99(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 116(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_sbf)(dp_sbf))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use (_ent . CTRL1)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int RST -1 0 7(_ent(_in))))
		(_port (_int Start -1 0 7(_ent(_in))))
		(_port (_int Stop -1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 57(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 58(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 63(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rom_re -1 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 78(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int rom_addr 10 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 79(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int rom_dout 11 0 79(_arch(_uni))))
		(_sig (_int ram_rw -1 0 80(_arch(_uni))))
		(_sig (_int ram_addr 10 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 82(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_din 12 0 82(_arch(_uni))))
		(_sig (_int ram_dout 12 0 83(_arch(_uni))))
		(_sig (_int dp_op 12 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 85(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int dp_ot 13 0 85(_arch(_uni))))
		(_sig (_int dp_en -1 0 86(_arch(_uni))))
		(_sig (_int dp_res 12 0 87(_arch(_uni))))
		(_sig (_int dp_zf -1 0 88(_arch(_uni))))
		(_sig (_int dp_sbf -1 0 89(_arch(_uni))))
		(_sig (_int dp_stop -1 0 90(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 1312          1462714691912 Beh_Stack
(_unit VHDL (sortmanager_t 0 5(beh_stack 0 8))
	(_version vd0)
	(_time 1462714691913 2016.05.08 16:38:11)
	(_source (\./../../src/sortmanager_t.vhd\))
	(_parameters dbg tan)
	(_code 85d7858bd6d3d39283d7c1dfd583d0838483828380)
	(_ent
		(_time 1462714691910)
	)
	(_comp
		(SortManager
			(_object
				(_port (_int CLK -1 0 11(_ent (_in))))
				(_port (_int RST -1 0 11(_ent (_in))))
				(_port (_int Start -1 0 11(_ent (_in))))
				(_port (_int Stop -1 0 12(_ent (_out))))
			)
		)
	)
	(_inst USORTMANAGER 0 22(_comp SortManager)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_ent . SortManager)
		)
	)
	(_object
		(_sig (_int clk -1 0 16(_arch(_uni((i 2))))))
		(_sig (_int rst -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int start -1 0 18(_arch(_uni((i 2))))))
		(_sig (_int stop -1 0 19(_arch(_uni((i 2))))))
		(_cnst (_int CLK_period -2 0 20(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 29(_prcs (_wait_for)(_trgt(0)))))
			(main(_arch 1 0 37(_prcs (_wait_for)(_trgt(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 2 -1)
)
I 000044 55 1819          1462714705914 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462714705915 2016.05.08 16:38:25)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 35323730396267236762766f6d333333633366333c)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_prcs
			(SH(_arch 0 0 37(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__50(_arch 1 0 50(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 52(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 63(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__74(_arch 4 0 74(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 10 -1)
)
I 000050 55 4701          1462714705942 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462714705943 2016.05.08 16:38:25)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 545301565003014304014c0e01535452555350525c)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 79(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 59(_arch(_uni))))
		(_sig (_int cur_state 2 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 62(_arch(_uni))))
		(_sig (_int i_op 3 0 64(_arch(_uni))))
		(_sig (_int i_op1 3 0 66(_arch(_uni))))
		(_sig (_int i_op2 3 0 68(_arch(_uni))))
		(_sig (_int i_res 3 0 70(_arch(_uni))))
		(_sig (_int s_en -1 0 72(_arch(_uni))))
		(_sig (_int s_wr -1 0 73(_arch(_uni))))
		(_sig (_int s_res 3 0 74(_arch(_uni))))
		(_sig (_int s_data 3 0 75(_arch(_uni))))
		(_sig (_int t_sbf -1 0 77(_arch(_uni))))
		(_sig (_int t_zf -1 0 77(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 94(_prcs (_simple)(_trgt(9))(_sens(1)(8)))))
			(COMB(_arch 2 0 102(_prcs (_simple)(_trgt(8))(_sens(0)(2)(9)))))
			(PSTOP(_arch 3 0 144(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 153(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 170(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 177(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 184(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 195(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 202(_prcs (_simple)(_trgt(19)(20))(_sens(14)))))
			(line__217(_arch 10 0 217(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__218(_arch 11 0 218(_assignment (_alias((res)(i_res)))(_trgt(4))(_sens(14)))))
			(line__219(_arch 12 0 219(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__220(_arch 13 0 220(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000050 55 1946          1462714705974 Beh_Stack
(_unit VHDL (mram 0 5(beh_stack 0 14))
	(_version vd0)
	(_time 1462714705975 2016.05.08 16:38:25)
	(_source (\./../../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 64636165623331723336203f376265623062306366)
	(_ent
		(_time 1462714214439)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DIN 1 0 9(_ent(_in))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int byte 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 16(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 17(_arch(_uni(((_string \"00000011"\))((_string \"00000001"\))((_string \"00000111"\))((_string \"00010011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int data_in 2 0 40(_arch(_uni))))
		(_sig (_int data_out 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((data_in)(Din)))(_trgt(5))(_sens(2)))))
			(WRITE(_arch 1 0 45(_prcs (_simple)(_trgt(4))(_sens(5)(0)(1))(_mon))))
			(line__52(_arch 2 0 52(_assignment (_trgt(6))(_sens(4)(1))(_mon))))
			(ZBUFS(_arch 3 0 54(_prcs (_simple)(_trgt(3))(_sens(6)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Beh_Stack 4 -1)
)
I 000050 55 5335          1462714706006 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462714706007 2016.05.08 16:38:26)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 9394c19d94c5c585959982c9c19497949195c09092)
	(_ent
		(_time 1462714285020)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_addr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(18)(0)(1)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(19)(22)(2))(_read(17)))))
			(PSTOP(_arch 2 0 133(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 143(_prcs (_simple)(_trgt(21))(_sens(19)(0)(1))(_read(21)(23)(15)(16)))))
			(line__158(_arch 4 0 158(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 161(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 171(_prcs (_simple)(_trgt(20))(_sens(19)(1)(6)))))
			(PRORA(_arch 7 0 181(_prcs (_simple)(_trgt(22)(23))(_sens(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 194(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 202(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 212(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__220(_arch 11 0 220(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__222(_arch 12 0 222(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__224(_arch 13 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 226(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 4176          1462714706042 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462714706043 2016.05.08 16:38:26)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code b2b5b7e7b2e5b0a4e4e6f6e9e1b4e4b4e6b4e6b5b0)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 28(_arch gms(_code 2))))
		(_sig (_int data 2 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 36(_prcs (_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 1357          1462714706069 Beh_Stack
(_unit VHDL (sortmanager_t 0 5(beh_stack 1 8))
	(_version vd0)
	(_time 1462714706070 2016.05.08 16:38:26)
	(_source (\./../../src/sortmanager_t.vhd\(\./../../src/Testbenches/sortmanager_t.vhd\)))
	(_parameters dbg tan)
	(_code d1d78383868787c6d783958b81d784d7d0d7d6d7d4)
	(_ent
		(_time 1462714691909)
	)
	(_comp
		(SortManager
			(_object
				(_port (_int CLK -1 1 11(_ent (_in))))
				(_port (_int RST -1 1 11(_ent (_in))))
				(_port (_int Start -1 1 11(_ent (_in))))
				(_port (_int Stop -1 1 12(_ent (_out))))
			)
		)
	)
	(_inst USORTMANAGER 1 22(_comp SortManager)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_ent . SortManager)
		)
	)
	(_object
		(_sig (_int clk -1 1 16(_arch(_uni((i 2))))))
		(_sig (_int rst -1 1 17(_arch(_uni((i 2))))))
		(_sig (_int start -1 1 18(_arch(_uni((i 2))))))
		(_sig (_int stop -1 1 19(_arch(_uni((i 2))))))
		(_cnst (_int CLK_period -2 1 20(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 1 29(_prcs (_wait_for)(_trgt(0)))))
			(main(_arch 1 1 37(_prcs (_wait_for)(_trgt(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 2 -1)
)
I 000044 55 2513          1462714706097 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462714706098 2016.05.08 16:38:26)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code f0f7a5a1f0a7a5e7f2f1e8a9f7f7f4f6f4f7f0f6f1)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018)
	)
	(_model . Beh 2 -1)
)
I 000044 55 2063          1462714706124 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462714706125 2016.05.08 16:38:26)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code 00070106095752165251465b550653060906060656)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 4692          1462714706152 Beh
(_unit VHDL (sortmanager 0 5(beh 0 12))
	(_version vd0)
	(_time 1462714706153 2016.05.08 16:38:26)
	(_source (\./../../src/Sorting/SortManager.vhd\))
	(_parameters dbg tan)
	(_code 1f194e181f49490813115b454f194a191e1918191a)
	(_ent
		(_time 1462714620809)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 32(_ent (_in))))
				(_port (_int CLK -1 0 34(_ent (_in))))
				(_port (_int OT 4 0 36(_ent (_in))))
				(_port (_int OP 5 0 38(_ent (_in))))
				(_port (_int RES 5 0 40(_ent (_out))))
				(_port (_int ZF -1 0 42(_ent (_out))))
				(_port (_int SBF -1 0 44(_ent (_out))))
				(_port (_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int RST -1 0 52(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Stop -1 0 53(_ent (_out))))
				(_port (_int ROM_re -1 0 56(_ent (_out))))
				(_port (_int ROM_addr 6 0 57(_ent (_out))))
				(_port (_int ROM_dout 7 0 58(_ent (_in))))
				(_port (_int RAM_rw -1 0 61(_ent (_out))))
				(_port (_int RAM_addr 6 0 62(_ent (_out))))
				(_port (_int RAM_din 8 0 63(_ent (_out))))
				(_port (_int RAM_dout 8 0 64(_ent (_in))))
				(_port (_int DP_op 8 0 67(_ent (_out))))
				(_port (_int DP_ot 9 0 68(_ent (_out))))
				(_port (_int DP_en -1 0 69(_ent (_out))))
				(_port (_int DP_res 8 0 70(_ent (_in))))
				(_port (_int DP_sbf -1 0 71(_ent (_in))))
				(_port (_int DP_zf -1 0 72(_ent (_in))))
				(_port (_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 92(_ent . MRAM Beh_Stack)
		(_port
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
	)
	(_inst UMROM 0 99(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 116(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_sbf)(dp_sbf))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use (_ent . CTRL1)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int RST -1 0 7(_ent(_in))))
		(_port (_int Start -1 0 7(_ent(_in))))
		(_port (_int Stop -1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 57(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 58(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 63(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rom_re -1 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 78(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int rom_addr 10 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 79(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int rom_dout 11 0 79(_arch(_uni))))
		(_sig (_int ram_rw -1 0 80(_arch(_uni))))
		(_sig (_int ram_addr 10 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 82(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_din 12 0 82(_arch(_uni))))
		(_sig (_int ram_dout 12 0 83(_arch(_uni))))
		(_sig (_int dp_op 12 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 85(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int dp_ot 13 0 85(_arch(_uni))))
		(_sig (_int dp_en -1 0 86(_arch(_uni))))
		(_sig (_int dp_res 12 0 87(_arch(_uni))))
		(_sig (_int dp_zf -1 0 88(_arch(_uni))))
		(_sig (_int dp_sbf -1 0 89(_arch(_uni))))
		(_sig (_int dp_stop -1 0 90(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 4361          1462716555398 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462716555399 2016.05.08 17:09:15)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code c1c29795c296c3d796c7859a92c797c795c795c6c3)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 28(_arch gms(_code 2))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 41(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33751810 50528770 50463491 33686019 50529027 33751810 50528770 50463235 33686019 33751811 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 5328          1462716901966 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462716901967 2016.05.08 17:15:01)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 848bd48b84d2d292828e95ded68380838682d78785)
	(_ent
		(_time 1462714285020)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_addr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(18)(0)(1)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(19)(22)(2)(17)))))
			(PSTOP(_arch 2 0 133(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 143(_prcs (_simple)(_trgt(21))(_sens(19)(0)(1))(_read(21)(23)(15)(16)))))
			(line__158(_arch 4 0 158(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 161(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 171(_prcs (_simple)(_trgt(20))(_sens(19)(1)(6)))))
			(PRORA(_arch 7 0 181(_prcs (_simple)(_trgt(22)(23))(_sens(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 194(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 202(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 212(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__220(_arch 11 0 220(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__222(_arch 12 0 222(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__224(_arch 13 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 226(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 4540          1462717074994 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462717074995 2016.05.08 17:17:54)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 6b693f6a3b3c697d3c6c2f30386d3d6d3f6d3f6c69)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 28(_arch gms(_code 2))))
		(_sig (_int data 2 0 38(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 42(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33751810 50528770 50463491 33686019 50529027 33751810 50528770 50463235 33686019 33751811 50463234 50529027 33686275 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 4365          1462717328280 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462717328281 2016.05.08 17:22:08)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code cccbcc989d9bceda9bc888979fca9aca98ca98cbce)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 28(_arch gms(_code 2))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 43(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33686019 50528770 33686275 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 4548          1462717481206 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462717481207 2016.05.08 17:24:41)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 36376132326134206133726d653060306230623134)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 28(_arch gms(_code 2))))
		(_sig (_int data 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 44(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33686019 50528770 50463491 50463491 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 4552          1462717612827 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462717612828 2016.05.08 17:26:52)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 4f4e1e4c1b184d59184a0b141c4919491b491b484d)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_cnst (_int ROM 3 0 28(_arch gms(_code 2))))
		(_sig (_int data 2 0 40(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 44(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33686019 50528770 33751811 33686274 33751554 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 1819          1462722408105 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462722408106 2016.05.08 18:46:48)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code e0b7b3b3e9b7b2f6b2b7a3bab8e6e6e6b6e6b3e6e9)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_prcs
			(SH(_arch 0 0 37(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__50(_arch 1 0 50(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 52(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 63(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__74(_arch 4 0 74(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 10 -1)
)
I 000050 55 4701          1462722408134 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462722408135 2016.05.08 18:46:48)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code 00570507005755175055185a550700060107040608)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 79(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 59(_arch(_uni))))
		(_sig (_int cur_state 2 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 62(_arch(_uni))))
		(_sig (_int i_op 3 0 64(_arch(_uni))))
		(_sig (_int i_op1 3 0 66(_arch(_uni))))
		(_sig (_int i_op2 3 0 68(_arch(_uni))))
		(_sig (_int i_res 3 0 70(_arch(_uni))))
		(_sig (_int s_en -1 0 72(_arch(_uni))))
		(_sig (_int s_wr -1 0 73(_arch(_uni))))
		(_sig (_int s_res 3 0 74(_arch(_uni))))
		(_sig (_int s_data 3 0 75(_arch(_uni))))
		(_sig (_int t_sbf -1 0 77(_arch(_uni))))
		(_sig (_int t_zf -1 0 77(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 94(_prcs (_simple)(_trgt(9))(_sens(8)(1)))))
			(COMB(_arch 2 0 102(_prcs (_simple)(_trgt(8))(_sens(9)(0)(2)))))
			(PSTOP(_arch 3 0 144(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 153(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 170(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 177(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 184(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 195(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 202(_prcs (_simple)(_trgt(19)(20))(_sens(10)))))
			(line__217(_arch 10 0 217(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__218(_arch 11 0 218(_assignment (_alias((RES)(i_res)))(_trgt(4))(_sens(14)))))
			(line__219(_arch 12 0 219(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__220(_arch 13 0 220(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
I 000050 55 1946          1462722408169 Beh_Stack
(_unit VHDL (mram 0 5(beh_stack 0 14))
	(_version vd0)
	(_time 1462722408170 2016.05.08 18:46:48)
	(_source (\./../../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 1f484a194b484a09484d5b444c191e194b194b181d)
	(_ent
		(_time 1462714214439)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DIN 1 0 9(_ent(_in))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int byte 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 16(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 17(_arch(_uni(((_string \"00000011"\))((_string \"00000001"\))((_string \"00000111"\))((_string \"00010011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int data_in 2 0 40(_arch(_uni))))
		(_sig (_int data_out 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((data_in)(Din)))(_trgt(5))(_sens(2)))))
			(WRITE(_arch 1 0 45(_prcs (_simple)(_trgt(4))(_sens(5)(0)(1))(_mon))))
			(line__52(_arch 2 0 52(_assignment (_trgt(6))(_sens(4)(1))(_mon))))
			(ZBUFS(_arch 3 0 54(_prcs (_simple)(_trgt(3))(_sens(6)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Beh_Stack 4 -1)
)
I 000050 55 5328          1462722408196 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462722408197 2016.05.08 18:46:48)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 3e693c3a6f68682838342f646c393a393c386d3d3f)
	(_ent
		(_time 1462714285020)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_addr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(0)(1)(18)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(2)(17)(19)(22)))))
			(PSTOP(_arch 2 0 133(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 143(_prcs (_simple)(_trgt(21))(_sens(0)(1)(19))(_read(15)(16)(21)(23)))))
			(line__158(_arch 4 0 158(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 161(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 171(_prcs (_simple)(_trgt(20))(_sens(1)(6)(19)))))
			(PRORA(_arch 7 0 181(_prcs (_simple)(_trgt(22)(23))(_sens(1)(18)(20))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 194(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 202(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 212(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__220(_arch 11 0 220(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__222(_arch 12 0 222(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__224(_arch 13 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 226(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
I 000050 55 5792          1462722408230 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462722408231 2016.05.08 18:46:48)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 5d0a085f0b0a5f4b0f5d19060e5b0b5b095b095a5f)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 27(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP3 13 0 27(_arch(_string \"010010"\))))
		(_cnst (_int ROM 3 0 29(_arch gms(_code 2))))
		(_sig (_int data 2 0 91(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 95(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33751810 50528770 50463491 33686275 33686275 33751810 50528770 50463491 33686275 50463491 33751810 50528770 50463234 33686019 50528771 33751554 50529027 50463491 33751810 33751811 33751810 50528770 50463235 33686019 33686275 50463234 50529027 50463491 33686275 50463491 33751810 50528770 50463490 33686019 33751555 33751554 50529027 50463491 33751810 33686019 33686019 50528770 50463490 50463491 33686018 33686019 50528770 50463234 50463491 50463234 33751810 33686274 50463234 50463235 50463234 33751554 50529027 50463491 50463234 33751811 33751810 33686274 50463234 50463491 33751554 33751810 33686274 50463490 50463491 33686018 33751810 33686274 50463235 50463491 50463234 33751810 33686274 33751554 33686274 33686275 33751810 33686274 33751810 33686274 50463491 33751810 50528770 50463235 33686019 50463491 50463234 50529027 50463491 33686275 50463491 33751810 50528770 50463491 33686274 33686275 33751810 50528770 50463235 33686019 33686275 50463234 50529027 50463491 33686275 33686275 33751810 50528770 50463491 33686274 33686274 33751810 50528770 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000050 55 1357          1462722408257 Beh_Stack
(_unit VHDL (sortmanager_t 0 5(beh_stack 1 8))
	(_version vd0)
	(_time 1462722408258 2016.05.08 18:46:48)
	(_source (\./../../src/sortmanager_t.vhd\(\./../../src/Testbenches/sortmanager_t.vhd\)))
	(_parameters dbg tan)
	(_code 7d2b7f7c7f2b2b6a7b2f39272d7b287b7c7b7a7b78)
	(_ent
		(_time 1462714691909)
	)
	(_comp
		(SortManager
			(_object
				(_port (_int CLK -1 1 11(_ent (_in))))
				(_port (_int RST -1 1 11(_ent (_in))))
				(_port (_int Start -1 1 11(_ent (_in))))
				(_port (_int Stop -1 1 12(_ent (_out))))
			)
		)
	)
	(_inst USORTMANAGER 1 22(_comp SortManager)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_ent . SortManager)
		)
	)
	(_object
		(_sig (_int clk -1 1 16(_arch(_uni((i 2))))))
		(_sig (_int rst -1 1 17(_arch(_uni((i 2))))))
		(_sig (_int start -1 1 18(_arch(_uni((i 2))))))
		(_sig (_int stop -1 1 19(_arch(_uni((i 2))))))
		(_cnst (_int CLK_period -2 1 20(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 1 29(_prcs (_wait_for)(_trgt(0)))))
			(main(_arch 1 1 37(_prcs (_wait_for)(_trgt(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 2 -1)
)
I 000044 55 2513          1462722408284 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462722408285 2016.05.08 18:46:48)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 8cdb8983dfdbd99b8e8d94d58b8b888a888b8c8a8d)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018)
	)
	(_model . Beh 2 -1)
)
I 000044 55 2063          1462722408315 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462722408316 2016.05.08 18:46:48)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code abfcf9fcf0fcf9bdf9faedf0feadf8ada2adadadfd)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 4692          1462722408343 Beh
(_unit VHDL (sortmanager 0 5(beh 0 12))
	(_version vd0)
	(_time 1462722408344 2016.05.08 18:46:48)
	(_source (\./../../src/Sorting/SortManager.vhd\))
	(_parameters dbg tan)
	(_code cb9dc99ecf9d9ddcc7c58f919bcd9ecdcacdcccdce)
	(_ent
		(_time 1462714620809)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 32(_ent (_in))))
				(_port (_int CLK -1 0 34(_ent (_in))))
				(_port (_int OT 4 0 36(_ent (_in))))
				(_port (_int OP 5 0 38(_ent (_in))))
				(_port (_int RES 5 0 40(_ent (_out))))
				(_port (_int ZF -1 0 42(_ent (_out))))
				(_port (_int SBF -1 0 44(_ent (_out))))
				(_port (_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int RST -1 0 52(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Stop -1 0 53(_ent (_out))))
				(_port (_int ROM_re -1 0 56(_ent (_out))))
				(_port (_int ROM_addr 6 0 57(_ent (_out))))
				(_port (_int ROM_dout 7 0 58(_ent (_in))))
				(_port (_int RAM_rw -1 0 61(_ent (_out))))
				(_port (_int RAM_addr 6 0 62(_ent (_out))))
				(_port (_int RAM_din 8 0 63(_ent (_out))))
				(_port (_int RAM_dout 8 0 64(_ent (_in))))
				(_port (_int DP_op 8 0 67(_ent (_out))))
				(_port (_int DP_ot 9 0 68(_ent (_out))))
				(_port (_int DP_en -1 0 69(_ent (_out))))
				(_port (_int DP_res 8 0 70(_ent (_in))))
				(_port (_int DP_sbf -1 0 71(_ent (_in))))
				(_port (_int DP_zf -1 0 72(_ent (_in))))
				(_port (_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 92(_ent . MRAM Beh_Stack)
		(_port
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
	)
	(_inst UMROM 0 99(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 116(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_sbf)(dp_sbf))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use (_ent . CTRL1)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int RST -1 0 7(_ent(_in))))
		(_port (_int Start -1 0 7(_ent(_in))))
		(_port (_int Stop -1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 57(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 58(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 63(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rom_re -1 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 78(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int rom_addr 10 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 79(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int rom_dout 11 0 79(_arch(_uni))))
		(_sig (_int ram_rw -1 0 80(_arch(_uni))))
		(_sig (_int ram_addr 10 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 82(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_din 12 0 82(_arch(_uni))))
		(_sig (_int ram_dout 12 0 83(_arch(_uni))))
		(_sig (_int dp_op 12 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 85(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int dp_ot 13 0 85(_arch(_uni))))
		(_sig (_int dp_en -1 0 86(_arch(_uni))))
		(_sig (_int dp_res 12 0 87(_arch(_uni))))
		(_sig (_int dp_zf -1 0 88(_arch(_uni))))
		(_sig (_int dp_sbf -1 0 89(_arch(_uni))))
		(_sig (_int dp_stop -1 0 90(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000050 55 5792          1462723924181 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462723924182 2016.05.08 19:12:04)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 0e5b590959590c185c0e4a555d0858085a085a090c)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 27(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP3 13 0 27(_arch(_string \"010010"\))))
		(_cnst (_int ROM 3 0 29(_arch gms(_code 2))))
		(_sig (_int data 2 0 91(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 95(_prcs (_simple)(_trgt(2))(_sens(3)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33751810 50528770 50463491 33686275 33686275 33751810 50528770 50463491 33686275 50463491 33751810 50528770 50463234 33686019 50528771 33751554 50529027 50463491 33751810 33751811 33751810 50528770 50463235 33686019 33686275 50463234 50529027 50463491 33686275 50463491 33751810 50528770 50463490 33686019 33751555 33751554 50529027 50463491 33751810 33686019 33686019 50528770 50463490 50463491 33686018 33686019 50528770 50463234 50463491 50463234 33751810 33686274 50463234 50463235 50463234 33751554 50529027 50463491 50463234 33751811 33751810 33686274 50463234 50463491 33751554 33751810 33686274 50463490 50463491 33686018 33751810 33686274 50463235 50463491 50463234 33751810 33686274 33751554 33686274 50463491 33751810 33686274 33751810 33686274 33686275 33751810 50528770 50463235 33686019 50463491 50463234 50529027 50463491 33686275 50463491 33751810 50528770 50463491 33686274 33686275 33751810 50528770 50463235 33686019 33686275 50463234 50529027 50463491 33686275 33686275 33751810 50528770 50463491 33686274 33686274 33751810 50528770 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
I 000044 55 1872          1462725079515 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462725079516 2016.05.08 19:31:19)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 0f0f580950585d195c0d4c555709090959095c0906)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__60(_arch 1 0 60(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 62(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 73(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__84(_arch 4 0 84(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462725084330 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462725084331 2016.05.08 19:31:24)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code dbda8e89808c89cd88d9988183dddddd8ddd88ddd2)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__60(_arch 1 0 60(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 62(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 73(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__84(_arch 4 0 84(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
V 000050 55 4701          1462725084358 Beh_Stack
(_unit VHDL (dpath 0 7(beh_stack 0 27))
	(_version vd0)
	(_time 1462725084359 2016.05.08 19:31:24)
	(_source (\./../../src/DPATH.vhd\))
	(_parameters dbg tan)
	(_code fafbf8ababadafedaaafe2a0affdfafcfbfdfefcf2)
	(_ent
		(_time 1462623446076)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -2 0 31(_ent((i 2)))))
				(_gen (_int n -2 0 33(_ent((i 2)))))
				(_port (_int EN -1 0 36(_ent (_in))))
				(_port (_int CLK -1 0 38(_ent (_in))))
				(_port (_int WR -1 0 40(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -1 ((_dto c 14 i 0)))))
				(_port (_int RB 4 0 42(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 44(_array -1 ((_dto c 15 i 0)))))
				(_port (_int WB 5 0 44(_ent (_in))))
			)
		)
	)
	(_inst USTACK 0 79(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(s_en))
			((CLK)(CLK))
			((WR)(s_wr))
			((RB)(s_res))
			((WB)(s_data))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_port (_int EN -1 0 9(_ent(_in))))
		(_port (_int CLK -1 0 11(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OT 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int OP 1 0 15(_ent(_in))))
		(_port (_int RES 1 0 17(_ent(_out))))
		(_port (_int ZF -1 0 19(_ent(_out))))
		(_port (_int SBF -1 0 21(_ent(_out))))
		(_port (_int Stop -1 0 23(_ent(_out))))
		(_type (_int states 0 49(_enum1 i ipop1 ipop2 add sub ipush moveres moveresop h (_to i 0 i 8))))
		(_sig (_int nxt_state 2 0 59(_arch(_uni))))
		(_sig (_int cur_state 2 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int res_op 3 0 62(_arch(_uni))))
		(_sig (_int i_op 3 0 64(_arch(_uni))))
		(_sig (_int i_op1 3 0 66(_arch(_uni))))
		(_sig (_int i_op2 3 0 68(_arch(_uni))))
		(_sig (_int i_res 3 0 70(_arch(_uni))))
		(_sig (_int s_en -1 0 72(_arch(_uni))))
		(_sig (_int s_wr -1 0 73(_arch(_uni))))
		(_sig (_int s_res 3 0 74(_arch(_uni))))
		(_sig (_int s_data 3 0 75(_arch(_uni))))
		(_sig (_int t_sbf -1 0 77(_arch(_uni))))
		(_sig (_int t_zf -1 0 77(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment (_alias((i_op)(OP)))(_trgt(11))(_sens(3)))))
			(FSM(_arch 1 0 94(_prcs (_simple)(_trgt(9))(_sens(1)(8)))))
			(COMB(_arch 2 0 102(_prcs (_simple)(_trgt(8))(_sens(0)(2)(9)))))
			(PSTOP(_arch 3 0 144(_prcs (_simple)(_trgt(7))(_sens(9)))))
			(STACKCTRL(_arch 4 0 153(_prcs (_simple)(_trgt(15)(16))(_sens(8)(9)))))
			(OP1CTRL(_arch 5 0 170(_prcs (_simple)(_trgt(12))(_sens(9)(17)))))
			(OP2CTRL(_arch 6 0 177(_prcs (_simple)(_trgt(13))(_sens(9)(17)))))
			(OPRESULTCTRL(_arch 7 0 184(_prcs (_simple)(_trgt(10))(_sens(9)(11)(12)(13))(_mon))))
			(IRESCTRL(_arch 8 0 195(_prcs (_simple)(_trgt(14))(_sens(9)(12)))))
			(FLAGS(_arch 9 0 202(_prcs (_simple)(_trgt(19)(20))(_sens(10)))))
			(line__217(_arch 10 0 217(_assignment (_alias((s_data)(res_op)))(_trgt(18))(_sens(10)))))
			(line__218(_arch 11 0 218(_assignment (_alias((RES)(i_res)))(_trgt(4))(_sens(14)))))
			(line__219(_arch 12 0 219(_assignment (_alias((SBF)(t_sbf)))(_simpleassign BUF)(_trgt(6))(_sens(19)))))
			(line__220(_arch 13 0 220(_assignment (_alias((ZF)(t_zf)))(_simpleassign BUF)(_trgt(5))(_sens(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (2 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (2 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (2 OP_POPIN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 16 -1)
)
V 000050 55 1946          1462725084381 Beh_Stack
(_unit VHDL (mram 0 5(beh_stack 0 14))
	(_version vd0)
	(_time 1462725084382 2016.05.08 19:31:24)
	(_source (\./../../src/MRAM.vhd\))
	(_parameters dbg tan)
	(_code 0a0b590d595d5f1c5d584e51590c0b0c5e0c5e0d08)
	(_ent
		(_time 1462714214439)
	)
	(_object
		(_port (_int RW -1 0 7(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1 ((_dto i 7 i 0)))))
		(_port (_int DIN 1 0 9(_ent(_in))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int byte 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int tRAM 0 16(_array 2 ((_to i 0 i 63)))))
		(_sig (_int RAM 3 0 17(_arch(_uni(((_string \"00000011"\))((_string \"00000001"\))((_string \"00000111"\))((_string \"00010011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000100"\))((_string \"00000011"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))(_others(_string \"00000000"\)))))))
		(_sig (_int data_in 2 0 40(_arch(_uni))))
		(_sig (_int data_out 2 0 41(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_alias((data_in)(Din)))(_trgt(5))(_sens(2)))))
			(WRITE(_arch 1 0 45(_prcs (_simple)(_trgt(4))(_sens(5)(0)(1))(_mon))))
			(line__52(_arch 2 0 52(_assignment (_trgt(6))(_sens(4)(1))(_mon))))
			(ZBUFS(_arch 3 0 54(_prcs (_simple)(_trgt(3))(_sens(6)(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036)
	)
	(_model . Beh_Stack 4 -1)
)
V 000050 55 5328          1462725084418 Beh_Stack
(_unit VHDL (ctrl1 0 6(beh_stack 0 33))
	(_version vd0)
	(_time 1462725084419 2016.05.08 19:31:24)
	(_source (\./../../src/CTRL1.vhd\))
	(_parameters dbg tan)
	(_code 39383d3d346f6f2f3f3328636b3e3d3e3b3f6a3a38)
	(_ent
		(_time 1462714285020)
	)
	(_object
		(_port (_int CLK -1 0 8(_ent(_in)(_event))))
		(_port (_int RST -1 0 8(_ent(_in))))
		(_port (_int Start -1 0 8(_ent(_in))))
		(_port (_int Stop -1 0 9(_ent(_out))))
		(_port (_int ROM_re -1 0 12(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 13(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ROM_addr 0 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 14(_array -1 ((_dto i 9 i 0)))))
		(_port (_int ROM_dout 1 0 14(_ent(_in))))
		(_port (_int RAM_rw -1 0 17(_ent(_out))))
		(_port (_int RAM_addr 0 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19(_array -1 ((_dto i 7 i 0)))))
		(_port (_int RAM_din 2 0 19(_ent(_out))))
		(_port (_int RAM_dout 2 0 20(_ent(_in))))
		(_port (_int DP_op 2 0 23(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 24(_array -1 ((_dto i 3 i 0)))))
		(_port (_int DP_ot 3 0 24(_ent(_out))))
		(_port (_int DP_en -1 0 25(_ent(_out))))
		(_port (_int DP_res 2 0 26(_ent(_in))))
		(_port (_int DP_sbf -1 0 27(_ent(_in))))
		(_port (_int DP_zf -1 0 28(_ent(_in))))
		(_port (_int DP_stop -1 0 29(_ent(_in))))
		(_type (_int states 0 34(_enum1 i f d r s h jsb rin lin jz dp dpw (_to i 0 i 11))))
		(_sig (_int nxt_state 4 0 47(_arch(_uni))))
		(_sig (_int cur_state 4 0 47(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 49(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int RI 5 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int IC 6 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int RO 7 0 53(_arch(_uni))))
		(_sig (_int RA 6 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int RD 8 0 57(_arch(_uni))))
		(_prcs
			(FSM(_arch 0 0 60(_prcs (_simple)(_trgt(19))(_sens(0)(1)(18)))))
			(COMB(_arch 1 0 70(_prcs (_simple)(_trgt(18))(_sens(2)(17)(19)(22)))))
			(PSTOP(_arch 2 0 133(_prcs (_simple)(_trgt(3))(_sens(19)))))
			(PMC(_arch 3 0 143(_prcs (_simple)(_trgt(21))(_sens(0)(1)(19))(_read(15)(16)(21)(23)))))
			(line__158(_arch 4 0 158(_assignment (_alias((ROM_addr)(IC)))(_trgt(5))(_sens(21)))))
			(PROMREAD(_arch 5 0 161(_prcs (_simple)(_trgt(4))(_sens(18)(19)))))
			(PROMDAT(_arch 6 0 171(_prcs (_simple)(_trgt(20))(_sens(1)(6)(19)))))
			(PRORA(_arch 7 0 181(_prcs (_simple)(_trgt(22)(23))(_sens(1)(18)(20))(_read(24(d_5_0))))))
			(PRAMST(_arch 8 0 194(_prcs (_simple)(_trgt(8))(_sens(23))(_read(19)))))
			(PRAMREAD(_arch 9 0 202(_prcs (_simple)(_trgt(7))(_sens(19)))))
			(PRAMDAR(_arch 10 0 212(_prcs (_simple)(_trgt(24))(_sens(19))(_read(10)))))
			(line__220(_arch 11 0 220(_assignment (_alias((RAM_din)(DP_res)))(_trgt(9))(_sens(14)))))
			(line__222(_arch 12 0 222(_assignment (_alias((DP_op)(RD)))(_trgt(11))(_sens(24)))))
			(line__224(_arch 13 0 224(_assignment (_alias((DP_ot)(RO)))(_trgt(12))(_sens(22)))))
			(pdpathen(_arch 14 0 226(_prcs (_simple)(_trgt(13))(_sens(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 33686018 514)
		(33686018)
		(33686018 514)
	)
	(_model . Beh_Stack 15 -1)
)
V 000050 55 5792          1462725084448 Beh_Stack
(_unit VHDL (mrom 0 6(beh_stack 0 14))
	(_version vd0)
	(_time 1462725084449 2016.05.08 19:31:24)
	(_source (\./../../src/MROM.vhd\))
	(_parameters dbg tan)
	(_code 58590b5a520f5a4e0a581c030b5e0e5e0c5e0c5f5a)
	(_ent
		(_time 1462714048834)
	)
	(_object
		(_port (_int RE -1 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1 ((_dto i 5 i 0)))))
		(_port (_int ADDR 0 0 9(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -1 ((_dto i 9 i 0)))))
		(_port (_int DOUT 1 0 10(_ent(_out))))
		(_type (_int inst 0 15(_array -1 ((_dto i 9 i 0)))))
		(_type (_int tROM 0 16(_array 2 ((_to i 0 i 63)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int EMPTY_ADDR 4 0 18(_arch(_string \"111111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ONE 5 0 19(_arch(_string \"001110"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_ZERO 6 0 20(_arch(_string \"001111"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH 7 0 21(_arch(_string \"001010"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_LENGTH_1 8 0 22(_arch(_string \"001011"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_I 9 0 23(_arch(_string \"001100"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_J 10 0 24(_arch(_string \"001101"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP1 11 0 25(_arch(_string \"010000"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP2 12 0 26(_arch(_string \"010001"\))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 27(_array -1 ((_dto i 5 i 0)))))
		(_cnst (_int ADDR_TEMP3 13 0 27(_arch(_string \"010010"\))))
		(_cnst (_int ROM 3 0 29(_arch gms(_code 2))))
		(_sig (_int data 2 0 91(_arch(_uni))))
		(_prcs
			(line__93(_arch 0 0 93(_assignment (_trgt(3))(_sens(1))(_mon))))
			(zbufs(_arch 1 0 95(_prcs (_simple)(_trgt(2))(_sens(0)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1510 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1510)))
		(_var (_ext sortingstack.SortingStack.OP_PUSH (1 OP_PUSH)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (1 OP_POP)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~152 (1 ~STD_LOGIC_VECTOR{3~downto~0}~152)))
		(_var (_ext sortingstack.SortingStack.OP_SUB (1 OP_SUB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~158 (1 ~STD_LOGIC_VECTOR{3~downto~0}~158)))
		(_var (_ext sortingstack.SortingStack.OP_JZ (1 OP_JZ)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (1 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (1 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1514 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1514)))
		(_var (_ext sortingstack.SortingStack.OP_PUSHIN (1 OP_PUSHIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~156 (1 ~STD_LOGIC_VECTOR{3~downto~0}~156)))
		(_var (_ext sortingstack.SortingStack.OP_JNSB (1 OP_JNSB)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1516 (1 ~STD_LOGIC_VECTOR{3~downto~0}~1516)))
		(_var (_ext sortingstack.SortingStack.OP_POPIN (1 OP_POPIN)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~154 (1 ~STD_LOGIC_VECTOR{3~downto~0}~154)))
		(_var (_ext sortingstack.SortingStack.OP_HALT (1 OP_HALT)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(.(SortingStack))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 1028)
		(33751810 50528770 50463491 33686275 33686275 33751810 50528770 50463491 33686275 50463491 33751810 50528770 50463234 33686019 50528771 33751554 50529027 50463491 33751810 33751811 33751810 50528770 50463235 33686019 33686275 50463234 50529027 50463491 33686275 50463491 33751810 50528770 50463490 33686019 33751555 33751554 50529027 50463491 33751810 33686019 33686019 50528770 50463490 50463491 33686018 33686019 50528770 50463234 50463491 50463234 33751810 33686274 50463234 50463235 50463234 33751554 50529027 50463491 50463234 33751811 33751810 33686274 50463234 50463491 33751554 33751810 33686274 50463490 50463491 33686018 33751810 33686274 50463235 50463491 50463234 33751810 33686274 33751554 33686274 50463491 33751810 33686274 33751810 33686274 33686275 33751810 50528770 50463235 33686019 50463491 50463234 50529027 50463491 33686275 50463491 33751810 50528770 50463491 33686274 33686275 33751810 50528770 50463235 33686019 33686275 50463234 50529027 50463491 33686275 33686275 33751810 50528770 50463491 33686274 33686274 33751810 50528770 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018 50528770 33686018 33686018 33686275 33686018)
	)
	(_model . Beh_Stack 3 -1)
)
V 000050 55 1357          1462725084476 Beh_Stack
(_unit VHDL (sortmanager_t 0 5(beh_stack 1 8))
	(_version vd0)
	(_time 1462725084477 2016.05.08 19:31:24)
	(_source (\./../../src/sortmanager_t.vhd\(\./../../src/Testbenches/sortmanager_t.vhd\)))
	(_parameters dbg tan)
	(_code 77777376262121607125332d277122717671707172)
	(_ent
		(_time 1462714691909)
	)
	(_comp
		(SortManager
			(_object
				(_port (_int CLK -1 1 11(_ent (_in))))
				(_port (_int RST -1 1 11(_ent (_in))))
				(_port (_int Start -1 1 11(_ent (_in))))
				(_port (_int Stop -1 1 12(_ent (_out))))
			)
		)
	)
	(_inst USORTMANAGER 1 22(_comp SortManager)
		(_port
			((CLK)(clk))
			((RST)(rst))
			((Start)(start))
			((Stop)(stop))
		)
		(_use (_ent . SortManager)
		)
	)
	(_object
		(_sig (_int clk -1 1 16(_arch(_uni((i 2))))))
		(_sig (_int rst -1 1 17(_arch(_uni((i 2))))))
		(_sig (_int start -1 1 18(_arch(_uni((i 2))))))
		(_sig (_int stop -1 1 19(_arch(_uni((i 2))))))
		(_cnst (_int CLK_period -2 1 20(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 1 29(_prcs (_wait_for)(_trgt(0)))))
			(main(_arch 1 1 37(_prcs (_wait_for)(_trgt(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh_Stack 2 -1)
)
V 000044 55 2513          1462725084498 Beh
(_unit VHDL (dpath_t 0 7(beh 0 10))
	(_version vd0)
	(_time 1462725084499 2016.05.08 19:31:24)
	(_source (\./../../src/Testbenches/DPATH_T.vhd\))
	(_parameters dbg tan)
	(_code 8786848880d0d29085869fde808083818380878186)
	(_ent
		(_time 1462623253213)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 13(_ent (_in))))
				(_port (_int CLK -1 0 15(_ent (_in))))
				(_port (_int OT 0 0 17(_ent (_in))))
				(_port (_int OP 1 0 19(_ent (_in))))
				(_port (_int RES 1 0 21(_ent (_out))))
				(_port (_int ZF -1 0 23(_ent (_out))))
				(_port (_int SBF -1 0 25(_ent (_out))))
				(_port (_int Stop -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UDPATH 0 42(_comp DPATH)
		(_port
			((EN)(i_en))
			((CLK)(CLK))
			((OT)(i_ot))
			((OP)(i_op))
			((RES)(i_res))
			((ZF)(i_zf))
			((SBF)(i_sbf))
			((Stop)(i_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_en -1 0 31(_arch(_uni((i 2))))))
		(_sig (_int CLK -1 0 32(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int i_ot 2 0 33(_arch(_uni(_string \"0110"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 34(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_op 3 0 34(_arch(_uni(_string \"00000001"\)))))
		(_sig (_int i_res 3 0 35(_arch(_uni))))
		(_sig (_int i_zf -1 0 36(_arch(_uni))))
		(_sig (_int i_sbf -1 0 37(_arch(_uni))))
		(_sig (_int i_stop -1 0 38(_arch(_uni))))
		(_cnst (_int CLK_Period -2 0 40(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 54(_prcs (_wait_for)(_trgt(1)))))
			(MAIN(_arch 1 0 62(_prcs (_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~15 (2 ~STD_LOGIC_VECTOR{3~downto~0}~15)))
		(_var (_ext sortingstack.SortingStack.OP_ADD (2 OP_ADD)))
		(_type (_ext ~extsortingstack.SortingStack.~STD_LOGIC_VECTOR{3~downto~0}~1512 (2 ~STD_LOGIC_VECTOR{3~downto~0}~1512)))
		(_var (_ext sortingstack.SortingStack.OP_POP (2 OP_POP)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(SortingStack))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33751554)
		(33686018 33686018)
	)
	(_model . Beh 2 -1)
)
I 000044 55 2063          1462725084532 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462725084533 2016.05.08 19:31:24)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code a6a7f2f1a9f1f4b0f4f7e0fdf3a0f5a0afa0a0a0f0)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 5)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 5)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
V 000044 55 4692          1462725084559 Beh
(_unit VHDL (sortmanager 0 5(beh 0 12))
	(_version vd0)
	(_time 1462725084560 2016.05.08 19:31:24)
	(_source (\./../../src/Sorting/SortManager.vhd\))
	(_parameters dbg tan)
	(_code c5c5c190969393d2c9cb819f95c390c3c4c3c2c3c0)
	(_ent
		(_time 1462714620809)
	)
	(_comp
		(DPATH
			(_object
				(_port (_int EN -1 0 32(_ent (_in))))
				(_port (_int CLK -1 0 34(_ent (_in))))
				(_port (_int OT 4 0 36(_ent (_in))))
				(_port (_int OP 5 0 38(_ent (_in))))
				(_port (_int RES 5 0 40(_ent (_out))))
				(_port (_int ZF -1 0 42(_ent (_out))))
				(_port (_int SBF -1 0 44(_ent (_out))))
				(_port (_int Stop -1 0 46(_ent (_out))))
			)
		)
		(CTRL1
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int RST -1 0 52(_ent (_in))))
				(_port (_int Start -1 0 52(_ent (_in))))
				(_port (_int Stop -1 0 53(_ent (_out))))
				(_port (_int ROM_re -1 0 56(_ent (_out))))
				(_port (_int ROM_addr 6 0 57(_ent (_out))))
				(_port (_int ROM_dout 7 0 58(_ent (_in))))
				(_port (_int RAM_rw -1 0 61(_ent (_out))))
				(_port (_int RAM_addr 6 0 62(_ent (_out))))
				(_port (_int RAM_din 8 0 63(_ent (_out))))
				(_port (_int RAM_dout 8 0 64(_ent (_in))))
				(_port (_int DP_op 8 0 67(_ent (_out))))
				(_port (_int DP_ot 9 0 68(_ent (_out))))
				(_port (_int DP_en -1 0 69(_ent (_out))))
				(_port (_int DP_res 8 0 70(_ent (_in))))
				(_port (_int DP_sbf -1 0 71(_ent (_in))))
				(_port (_int DP_zf -1 0 72(_ent (_in))))
				(_port (_int DP_stop -1 0 73(_ent (_in))))
			)
		)
	)
	(_inst UMRAM 0 92(_ent . MRAM Beh_Stack)
		(_port
			((RW)(ram_rw))
			((ADDR)(ram_addr))
			((DIN)(ram_din))
			((DOUT)(ram_dout))
		)
	)
	(_inst UMROM 0 99(_ent . MROM Beh_Stack)
		(_port
			((RE)(rom_re))
			((ADDR)(rom_addr))
			((DOUT)(rom_dout))
		)
	)
	(_inst UDPATH 0 105(_comp DPATH)
		(_port
			((EN)(dp_en))
			((CLK)(CLK))
			((OT)(dp_ot))
			((OP)(dp_op))
			((RES)(dp_res))
			((ZF)(dp_zf))
			((SBF)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_ent . DPATH)
		)
	)
	(_inst UCTRL1 0 116(_comp CTRL1)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((Start)(Start))
			((Stop)(STOP))
			((ROM_re)(rom_re))
			((ROM_addr)(rom_addr))
			((ROM_dout)(rom_dout))
			((RAM_rw)(ram_rw))
			((RAM_addr)(ram_addr))
			((RAM_din)(ram_din))
			((RAM_dout)(ram_dout))
			((DP_op)(dp_op))
			((DP_ot)(dp_ot))
			((DP_en)(dp_en))
			((DP_res)(dp_res))
			((DP_sbf)(dp_sbf))
			((DP_zf)(dp_zf))
			((DP_stop)(dp_stop))
		)
		(_use (_ent . CTRL1)
		)
	)
	(_object
		(_port (_int CLK -1 0 7(_ent(_in))))
		(_port (_int RST -1 0 7(_ent(_in))))
		(_port (_int Start -1 0 7(_ent(_in))))
		(_port (_int Stop -1 0 8(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 17(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 24(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 25(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 36(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 38(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 57(_array -1 ((_dto i 5 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~138 0 58(_array -1 ((_dto i 9 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 63(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int rom_re -1 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 78(_array -1 ((_dto i 5 i 0)))))
		(_sig (_int rom_addr 10 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 79(_array -1 ((_dto i 9 i 0)))))
		(_sig (_int rom_dout 11 0 79(_arch(_uni))))
		(_sig (_int ram_rw -1 0 80(_arch(_uni))))
		(_sig (_int ram_addr 10 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 82(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_din 12 0 82(_arch(_uni))))
		(_sig (_int ram_dout 12 0 83(_arch(_uni))))
		(_sig (_int dp_op 12 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 85(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int dp_ot 13 0 85(_arch(_uni))))
		(_sig (_int dp_en -1 0 86(_arch(_uni))))
		(_sig (_int dp_res 12 0 87(_arch(_uni))))
		(_sig (_int dp_zf -1 0 88(_arch(_uni))))
		(_sig (_int dp_sbf -1 0 89(_arch(_uni))))
		(_sig (_int dp_stop -1 0 90(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 2063          1462725210865 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462725210866 2016.05.08 19:33:30)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code 2e2e782a72797c387c7f68757b287d282728282878)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 2)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 2)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
	)
	(_model . Beh 4 -1)
)
I 000044 55 1872          1462725299837 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462725299838 2016.05.08 19:34:59)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code b7e2e4e3b9e0e5a1e4b5f4edefb1b1b1e1b1e4b1be)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__60(_arch 1 0 60(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 62(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 73(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__84(_arch 4 0 84(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 2109          1462725418737 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462725418738 2016.05.08 19:36:58)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code 313e6334396663276267776a643762373837373767)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 2)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 2)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
		(33686018 33686274)
		(33686018 50463490)
	)
	(_model . Beh 4 -1)
)
I 000044 55 2109          1462725494965 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462725494966 2016.05.08 19:38:14)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code ecb8eebfb6bbbefabcebaab7b9eabfeae5eaeaeaba)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 2)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 2)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
		(33686018 33686274)
		(33686018 50463490)
	)
	(_model . Beh 4 -1)
)
I 000044 55 1872          1462725557835 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462725557836 2016.05.08 19:39:17)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code 87d3d48989d0d591d485c4dddf818181d181d4818e)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__60(_arch 1 0 60(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 62(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 73(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__84(_arch 4 0 84(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 1872          1462727025084 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462727025085 2016.05.08 20:03:45)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code f9fea9a9f9aeabefaaf7baa3a1ffffffafffaafff0)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__60(_arch 1 0 60(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 62(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 73(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__88(_arch 4 0 88(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
V 000044 55 1872          1462727245447 Beh
(_unit VHDL (lifo 0 6(beh 0 26))
	(_version vd0)
	(_time 1462727245448 2016.05.08 20:07:25)
	(_source (\./../../src/LIFO.vhd\))
	(_parameters dbg tan)
	(_code c0c19395c99792d693ce839a98c6c6c696c693c6c9)
	(_ent
		(_time 1462390806199)
	)
	(_object
		(_gen (_int m -1 0 9 \2\ (_ent((i 2)))))
		(_gen (_int n -1 0 11 \2\ (_ent gms((i 2)))))
		(_port (_int EN -2 0 14(_ent(_in))))
		(_port (_int CLK -2 0 16(_ent(_in)(_event))))
		(_port (_int WR -2 0 18(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 20(_array -2 ((_dto c 5 i 0)))))
		(_port (_int RB 0 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 22(_array -2 ((_dto c 6 i 0)))))
		(_port (_int WB 1 0 22(_ent(_in))))
		(_type (_int word 0 28(_array -2 ((_dto c 7 i 0)))))
		(_type (_int tRam 0 30(_array 2 ((_to i 0 c 8)))))
		(_sig (_int sRAM 3 0 32(_arch(_uni))))
		(_sig (_int head -1 0 33(_arch(_uni((i 0))))))
		(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 34(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int data_rb 4 0 34(_arch(_uni))))
		(_sig (_int data_wb 4 0 35(_arch(_uni))))
		(_cnst (_int Limit -1 0 37(_arch gms(_code 10))))
		(_prcs
			(SH(_arch 0 0 39(_prcs (_simple)(_trgt(6))(_sens(1))(_read(6)(0)(2)))))
			(line__60(_arch 1 0 60(_assignment (_trgt(8))(_sens(4)))))
			(WRP(_arch 2 0 62(_prcs (_simple)(_trgt(5))(_sens(6)(8)(1))(_read(0)(2)))))
			(RDP(_arch 3 0 73(_prcs (_simple)(_trgt(7))(_sens(6)(1))(_read(5)(0)(2)))))
			(line__88(_arch 4 0 88(_assignment (_trgt(3))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Beh 11 -1)
)
I 000044 55 2178          1462727294400 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462727294401 2016.05.08 20:08:14)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code f9fdfca9f9aeabefa9febfa2acffaafff0ffffffaf)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 2)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 2)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
		(33686018 50463235)
		(33686018 33751555)
		(33686018 50528771)
		(33686018 33686275)
		(33686018 50463491)
	)
	(_model . Beh 4 -1)
)
V 000044 55 2178          1462735283715 Beh
(_unit VHDL (lifo_t 0 6(beh 0 9))
	(_version vd0)
	(_time 1462735283737 2016.05.08 22:21:23)
	(_source (\./../../src/Testbenches/LIFO_T.vhd\))
	(_parameters dbg tan)
	(_code 595e025a590e0b4f095f1f020c5f0a5f505f5f5f0f)
	(_ent
		(_time 1462210170553)
	)
	(_comp
		(LIFO
			(_object
				(_gen (_int m -1 0 13(_ent((i 2)))))
				(_gen (_int n -1 0 15(_ent((i 2)))))
				(_port (_int EN -2 0 18(_ent (_in))))
				(_port (_int CLK -2 0 20(_ent (_in))))
				(_port (_int WR -2 0 22(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 24(_array -2 ((_dto c 2 i 0)))))
				(_port (_int RB 1 0 24(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 26(_array -2 ((_dto c 3 i 0)))))
				(_port (_int WB 2 0 26(_ent (_in))))
			)
		)
	)
	(_inst ULIFO 0 38(_comp LIFO)
		(_gen
			((m)((i 2)))
			((n)((i 8)))
		)
		(_port
			((EN)(en))
			((CLK)(CLK))
			((WR)(WR))
			((RB)(data_rb))
			((WB)(data_wb))
		)
		(_use (_ent . LIFO)
			(_gen
				((m)((i 2)))
				((n)((i 8)))
			)
			(_port
				((EN)(EN))
				((CLK)(CLK))
				((WR)(WR))
				((RB)(RB))
				((WB)(WB))
			)
		)
	)
	(_object
		(_sig (_int CLK -2 0 30(_arch(_uni((i 2))))))
		(_sig (_int WR -2 0 31(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 32(_array -2 ((_dto i 7 i 0)))))
		(_sig (_int data_rb 0 0 32(_arch(_uni))))
		(_sig (_int data_wb 0 0 33(_arch(_uni))))
		(_sig (_int en -2 0 34(_arch(_uni((i 2))))))
		(_cnst (_int CLK_Period -3 0 36(_arch((ns 4621819117588971520)))))
		(_prcs
			(CLK_Process(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)))))
			(MAIN(_arch 1 0 59(_prcs (_wait_for)(_trgt(1)(3)(4)))))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50463234)
		(33686018 33751554)
		(33686018 50528770)
		(33686018 50463235)
		(33686018 33751555)
		(33686018 50528771)
		(33686018 33686275)
		(33686018 50463491)
	)
	(_model . Beh 4 -1)
)
