#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x612342a3e280 .scope module, "tb_spike" "tb_spike" 2 10;
 .timescale -9 -12;
P_0x612342a3ce90 .param/l "DATA_WIDTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0x612342a3ced0 .param/l "LFSR_SEED" 0 2 16, C4<1010101111001101>;
v0x612342a6e9e0_0 .var "clk", 0 0;
v0x612342a6eaa0_0 .var "data_in", 15 0;
v0x612342a6eb70_0 .var "enable", 0 0;
v0x612342a6ec70_0 .net "ready", 0 0, v0x612342a6e6e0_0;  1 drivers
v0x612342a6ed40_0 .var "rst_n", 0 0;
v0x612342a6ede0_0 .net "spike_out", 0 0, v0x612342a6e860_0;  1 drivers
E_0x612342a4d770 .event posedge, v0x612342a6e2e0_0;
S_0x612342a42810 .scope module, "dut" "Spike" 2 34, 3 11 0, S_0x612342a3e280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "spike_out";
    .port_info 5 /OUTPUT 1 "ready";
P_0x612342a3cf70 .param/l "DATA_WIDTH" 0 3 12, +C4<00000000000000000000000000010000>;
P_0x612342a3cfb0 .param/l "LFSR_SEED" 0 3 13, C4<1010101111001101>;
L_0x612342a3ef40 .functor XOR 1, L_0x612342a6eeb0, L_0x612342a6efb0, C4<0>, C4<0>;
L_0x612342a3f400 .functor XOR 1, L_0x612342a3ef40, L_0x612342a6f170, C4<0>, C4<0>;
L_0x612342a419c0 .functor XOR 1, L_0x612342a3f400, L_0x612342a6f2b0, C4<0>, C4<0>;
v0x612342a40860_0 .net *"_ivl_1", 0 0, L_0x612342a6eeb0;  1 drivers
v0x612342a6dea0_0 .net *"_ivl_11", 0 0, L_0x612342a6f2b0;  1 drivers
v0x612342a6df80_0 .net *"_ivl_3", 0 0, L_0x612342a6efb0;  1 drivers
v0x612342a6e040_0 .net *"_ivl_4", 0 0, L_0x612342a3ef40;  1 drivers
v0x612342a6e120_0 .net *"_ivl_7", 0 0, L_0x612342a6f170;  1 drivers
v0x612342a6e200_0 .net *"_ivl_8", 0 0, L_0x612342a3f400;  1 drivers
v0x612342a6e2e0_0 .net "clk", 0 0, v0x612342a6e9e0_0;  1 drivers
v0x612342a6e3a0_0 .net "data_in", 15 0, v0x612342a6eaa0_0;  1 drivers
v0x612342a6e480_0 .net "enable", 0 0, v0x612342a6eb70_0;  1 drivers
v0x612342a6e540_0 .net "feedback_bit", 0 0, L_0x612342a419c0;  1 drivers
v0x612342a6e600_0 .var "lfsr_reg", 15 0;
v0x612342a6e6e0_0 .var "ready", 0 0;
v0x612342a6e7a0_0 .net "rst_n", 0 0, v0x612342a6ed40_0;  1 drivers
v0x612342a6e860_0 .var "spike_out", 0 0;
E_0x612342a37db0/0 .event negedge, v0x612342a6e7a0_0;
E_0x612342a37db0/1 .event posedge, v0x612342a6e2e0_0;
E_0x612342a37db0 .event/or E_0x612342a37db0/0, E_0x612342a37db0/1;
L_0x612342a6eeb0 .part v0x612342a6e600_0, 15, 1;
L_0x612342a6efb0 .part v0x612342a6e600_0, 13, 1;
L_0x612342a6f170 .part v0x612342a6e600_0, 12, 1;
L_0x612342a6f2b0 .part v0x612342a6e600_0, 10, 1;
    .scope S_0x612342a42810;
T_0 ;
    %wait E_0x612342a37db0;
    %load/vec4 v0x612342a6e7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 43981, 0, 16;
    %assign/vec4 v0x612342a6e600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x612342a6e860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x612342a6e6e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x612342a6e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x612342a6e600_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x612342a6e540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x612342a6e600_0, 0;
    %load/vec4 v0x612342a6e600_0;
    %load/vec4 v0x612342a6e3a0_0;
    %cmp/u;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x612342a6e860_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x612342a6e860_0, 0;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x612342a6e6e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x612342a6e860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x612342a6e6e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x612342a3e280;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612342a6e9e0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x612342a3e280;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x612342a6e9e0_0;
    %inv;
    %store/vec4 v0x612342a6e9e0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x612342a3e280;
T_3 ;
    %vpi_call 2 53 "$dumpfile", "tb_spike.vcd" {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x612342a3e280 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x612342a3e280;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612342a6ed40_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x612342a6eaa0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612342a6eb70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x612342a6ed40_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x612342a6eb70_0, 0, 1;
    %pushi/vec4 20000, 0, 16;
    %store/vec4 v0x612342a6eaa0_0, 0, 16;
    %pushi/vec4 100, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x612342a4d770;
    %load/vec4 v0x612342a6ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 80 "$display", "[%0t ns] Spike Out: %b, Data In: %d, LFSR Value: DUT=%d", $time, v0x612342a6ede0_0, v0x612342a6eaa0_0, v0x612342a6e600_0 {0 0 0};
T_4.2 ;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 60000, 0, 16;
    %store/vec4 v0x612342a6eaa0_0, 0, 16;
    %pushi/vec4 100, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x612342a4d770;
    %load/vec4 v0x612342a6ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call 2 89 "$display", "[%0t ns] Spike Out: %b, Data In: %d, LFSR Value: DUT=%d", $time, v0x612342a6ede0_0, v0x612342a6eaa0_0, v0x612342a6e600_0 {0 0 0};
T_4.6 ;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 5000, 0, 16;
    %store/vec4 v0x612342a6eaa0_0, 0, 16;
    %pushi/vec4 100, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x612342a4d770;
    %load/vec4 v0x612342a6ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %vpi_call 2 98 "$display", "[%0t ns] Spike Out: %b, Data In: %d, LFSR Value: DUT=%d", $time, v0x612342a6ede0_0, v0x612342a6eaa0_0, v0x612342a6e600_0 {0 0 0};
T_4.10 ;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x612342a6eb70_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 107 "$display", "Simulation completed successfully." {0 0 0};
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test/tb_spike.v";
    "src/spike.v";
