vendor_name = ModelSim
source_file = 1, /home/tyler/verilog_lib_tba/true_dual_port_ram_dual_clock/true_dual_port_ram_dual_clock.v
source_file = 1, /home/tyler/verilog_lib_tba/ram_delay/ram_delay.v
source_file = 1, ../../../tdp_ram/tdp_ram.v
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/tyler/verilog_lib_tba/ram_delay/fpga/5cefa5f23i7/db/altsyncram_6rt1.tdf
source_file = 1, /home/tyler/verilog_lib_tba/ram_delay/fpga/5cefa5f23i7/db/test.ram0_true_dual_port_ram_dual_clock_f471eff2.hdl.mif
design_name = ram_delay
instance = comp, \q[0]~output , q[0]~output, ram_delay, 1
instance = comp, \q[1]~output , q[1]~output, ram_delay, 1
instance = comp, \q[2]~output , q[2]~output, ram_delay, 1
instance = comp, \q[3]~output , q[3]~output, ram_delay, 1
instance = comp, \q[4]~output , q[4]~output, ram_delay, 1
instance = comp, \q[5]~output , q[5]~output, ram_delay, 1
instance = comp, \q[6]~output , q[6]~output, ram_delay, 1
instance = comp, \q[7]~output , q[7]~output, ram_delay, 1
instance = comp, \q[8]~output , q[8]~output, ram_delay, 1
instance = comp, \q[9]~output , q[9]~output, ram_delay, 1
instance = comp, \q[10]~output , q[10]~output, ram_delay, 1
instance = comp, \q[11]~output , q[11]~output, ram_delay, 1
instance = comp, \q[12]~output , q[12]~output, ram_delay, 1
instance = comp, \q[13]~output , q[13]~output, ram_delay, 1
instance = comp, \valid~output , valid~output, ram_delay, 1
instance = comp, \wr~input , wr~input, ram_delay, 1
instance = comp, \clk~input , clk~input, ram_delay, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, ram_delay, 1
instance = comp, \d[0]~input , d[0]~input, ram_delay, 1
instance = comp, \Add3~1 , Add3~1, ram_delay, 1
instance = comp, \delay_len[7]~input , delay_len[7]~input, ram_delay, 1
instance = comp, \delay_len[6]~input , delay_len[6]~input, ram_delay, 1
instance = comp, \delay_len[5]~input , delay_len[5]~input, ram_delay, 1
instance = comp, \delay_len[4]~input , delay_len[4]~input, ram_delay, 1
instance = comp, \delay_len[3]~input , delay_len[3]~input, ram_delay, 1
instance = comp, \delay_len[2]~input , delay_len[2]~input, ram_delay, 1
instance = comp, \delay_len[1]~input , delay_len[1]~input, ram_delay, 1
instance = comp, \delay_len[0]~input , delay_len[0]~input, ram_delay, 1
instance = comp, \Add2~29 , Add2~29, ram_delay, 1
instance = comp, \Add2~33 , Add2~33, ram_delay, 1
instance = comp, \Add2~21 , Add2~21, ram_delay, 1
instance = comp, \Add2~25 , Add2~25, ram_delay, 1
instance = comp, \Add2~13 , Add2~13, ram_delay, 1
instance = comp, \Add2~1 , Add2~1, ram_delay, 1
instance = comp, \Add2~5 , Add2~5, ram_delay, 1
instance = comp, \Add2~9 , Add2~9, ram_delay, 1
instance = comp, \Add2~17 , Add2~17, ram_delay, 1
instance = comp, \Add3~5 , Add3~5, ram_delay, 1
instance = comp, \i_addr_in[1] , i_addr_in[1], ram_delay, 1
instance = comp, \Add3~9 , Add3~9, ram_delay, 1
instance = comp, \i_addr_in[2] , i_addr_in[2], ram_delay, 1
instance = comp, \Add3~13 , Add3~13, ram_delay, 1
instance = comp, \i_addr_in[3] , i_addr_in[3], ram_delay, 1
instance = comp, \Add3~17 , Add3~17, ram_delay, 1
instance = comp, \i_addr_in[4] , i_addr_in[4], ram_delay, 1
instance = comp, \Add3~21 , Add3~21, ram_delay, 1
instance = comp, \i_addr_in[5] , i_addr_in[5], ram_delay, 1
instance = comp, \Add3~25 , Add3~25, ram_delay, 1
instance = comp, \i_addr_in[6] , i_addr_in[6], ram_delay, 1
instance = comp, \Add3~29 , Add3~29, ram_delay, 1
instance = comp, \i_addr_in[7] , i_addr_in[7], ram_delay, 1
instance = comp, \Equal2~0 , Equal2~0, ram_delay, 1
instance = comp, \Equal2~2 , Equal2~2, ram_delay, 1
instance = comp, \Equal2~1 , Equal2~1, ram_delay, 1
instance = comp, \Equal2~3 , Equal2~3, ram_delay, 1
instance = comp, \i_addr_in[0] , i_addr_in[0], ram_delay, 1
instance = comp, \Equal2~4 , Equal2~4, ram_delay, 1
instance = comp, \Add4~1 , Add4~1, ram_delay, 1
instance = comp, \Add4~5 , Add4~5, ram_delay, 1
instance = comp, \i_addr_out~1 , i_addr_out~1, ram_delay, 1
instance = comp, \i_addr_out[1] , i_addr_out[1], ram_delay, 1
instance = comp, \Add4~9 , Add4~9, ram_delay, 1
instance = comp, \Add4~13 , Add4~13, ram_delay, 1
instance = comp, \i_addr_out~3 , i_addr_out~3, ram_delay, 1
instance = comp, \i_addr_out[3] , i_addr_out[3], ram_delay, 1
instance = comp, \Add4~17 , Add4~17, ram_delay, 1
instance = comp, \i_addr_out~4 , i_addr_out~4, ram_delay, 1
instance = comp, \i_addr_out[4] , i_addr_out[4], ram_delay, 1
instance = comp, \Add4~21 , Add4~21, ram_delay, 1
instance = comp, \i_addr_out~5 , i_addr_out~5, ram_delay, 1
instance = comp, \i_addr_out[5] , i_addr_out[5], ram_delay, 1
instance = comp, \Equal3~0 , Equal3~0, ram_delay, 1
instance = comp, \i_addr_out~2 , i_addr_out~2, ram_delay, 1
instance = comp, \i_addr_out[2] , i_addr_out[2], ram_delay, 1
instance = comp, \Equal3~1 , Equal3~1, ram_delay, 1
instance = comp, \Add4~25 , Add4~25, ram_delay, 1
instance = comp, \i_addr_out~6 , i_addr_out~6, ram_delay, 1
instance = comp, \i_addr_out[6] , i_addr_out[6], ram_delay, 1
instance = comp, \Add4~29 , Add4~29, ram_delay, 1
instance = comp, \i_addr_out~7 , i_addr_out~7, ram_delay, 1
instance = comp, \i_addr_out[7] , i_addr_out[7], ram_delay, 1
instance = comp, \Equal3~2 , Equal3~2, ram_delay, 1
instance = comp, \i_addr_out~0 , i_addr_out~0, ram_delay, 1
instance = comp, \i_addr_out[0] , i_addr_out[0], ram_delay, 1
instance = comp, \i_addr_out[1]~_wirecell , i_addr_out[1]~_wirecell, ram_delay, 1
instance = comp, \d[1]~input , d[1]~input, ram_delay, 1
instance = comp, \d[2]~input , d[2]~input, ram_delay, 1
instance = comp, \d[3]~input , d[3]~input, ram_delay, 1
instance = comp, \d[4]~input , d[4]~input, ram_delay, 1
instance = comp, \d[5]~input , d[5]~input, ram_delay, 1
instance = comp, \d[6]~input , d[6]~input, ram_delay, 1
instance = comp, \d[7]~input , d[7]~input, ram_delay, 1
instance = comp, \d[8]~input , d[8]~input, ram_delay, 1
instance = comp, \d[9]~input , d[9]~input, ram_delay, 1
instance = comp, \d[10]~input , d[10]~input, ram_delay, 1
instance = comp, \d[11]~input , d[11]~input, ram_delay, 1
instance = comp, \d[12]~input , d[12]~input, ram_delay, 1
instance = comp, \d[13]~input , d[13]~input, ram_delay, 1
instance = comp, \TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0 , TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0|ram_rtl_0|auto_generated|ram_block1a0, ram_delay, 1
instance = comp, \Add1~30 , Add1~30, ram_delay, 1
instance = comp, \Add1~17 , Add1~17, ram_delay, 1
instance = comp, \Add1~21 , Add1~21, ram_delay, 1
instance = comp, \Add1~5 , Add1~5, ram_delay, 1
instance = comp, \Add1~9 , Add1~9, ram_delay, 1
instance = comp, \Add0~25 , Add0~25, ram_delay, 1
instance = comp, \prime~input , prime~input, ram_delay, 1
instance = comp, \always0~2 , always0~2, ram_delay, 1
instance = comp, \always0~4 , always0~4, ram_delay, 1
instance = comp, \Add0~5 , Add0~5, ram_delay, 1
instance = comp, \Add0~9 , Add0~9, ram_delay, 1
instance = comp, \valid_cnt[6] , valid_cnt[6], ram_delay, 1
instance = comp, \Add0~1 , Add0~1, ram_delay, 1
instance = comp, \valid_cnt[7] , valid_cnt[7], ram_delay, 1
instance = comp, \always0~0 , always0~0, ram_delay, 1
instance = comp, \valid_cnt~0 , valid_cnt~0, ram_delay, 1
instance = comp, \valid_cnt[0] , valid_cnt[0], ram_delay, 1
instance = comp, \Add0~29 , Add0~29, ram_delay, 1
instance = comp, \valid_cnt[1] , valid_cnt[1], ram_delay, 1
instance = comp, \Add0~17 , Add0~17, ram_delay, 1
instance = comp, \valid_cnt[2] , valid_cnt[2], ram_delay, 1
instance = comp, \Add0~21 , Add0~21, ram_delay, 1
instance = comp, \valid_cnt[3] , valid_cnt[3], ram_delay, 1
instance = comp, \Add0~13 , Add0~13, ram_delay, 1
instance = comp, \valid_cnt[4] , valid_cnt[4], ram_delay, 1
instance = comp, \valid_cnt[5] , valid_cnt[5], ram_delay, 1
instance = comp, \Add1~13 , Add1~13, ram_delay, 1
instance = comp, \state~0 , state~0, ram_delay, 1
instance = comp, \Add1~1 , Add1~1, ram_delay, 1
instance = comp, \Equal0~0 , Equal0~0, ram_delay, 1
instance = comp, \always0~1 , always0~1, ram_delay, 1
instance = comp, \always0~3 , always0~3, ram_delay, 1
instance = comp, \Equal0~1 , Equal0~1, ram_delay, 1
instance = comp, \Add1~25 , Add1~25, ram_delay, 1
instance = comp, \Equal0~2 , Equal0~2, ram_delay, 1
instance = comp, \state~1 , state~1, ram_delay, 1
instance = comp, \state~2 , state~2, ram_delay, 1
instance = comp, \state~3 , state~3, ram_delay, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ram_delay, 1
