# WB Stage (Write Back)

Design the write-back stage: it selects the value that is written to the register file.

### Module Specification

```SystemVerilog
`timescale 1ns / 1ps

module wb_stage(
    input  logic [31:0] mem_out,           // data from data memory
    input  logic [31:0] alu_out,
    input  logic [31:0] return_addr,       // PC + 4
    input  logic [31:0] imm_out,           // LUI immediate
    input  logic [31:0] pc_signed_offset,  // PC + upper immediate (AUIPC)
    input  logic [1:0]  memtoreg,
    input  logic [6:0]  opcode_out_d,
    output logic [31:0] wb_data
);

    always_comb begin
        case (memtoreg)
            2'b00: wb_data = alu_out;
            2'b01: wb_data = mem_out;
            2'b10: begin
                case (opcode_out_d)
                    7'b1101111, 7'b1100111: wb_data = return_addr;      // JAL, JALR
                    7'b0110111:             wb_data = imm_out;          // LUI
                    7'b0010111:             wb_data = pc_signed_offset; // AUIPC
                    default:                wb_data = alu_out;
                endcase
            end
            2'b11: wb_data = alu_out;
            default: wb_data = alu_out;
        endcase
    end

endmodule
```

### Working

| memtoreg | wb_data |
|---|---|
| `00` | `alu_out` |
| `01` | `mem_out` |
| `10` | by opcode: JAL (`1101111`) / JALR (`1100111`) -> `return_addr`; LUI (`0110111`) -> `imm_out`; AUIPC (`0010111`) -> `pc_signed_offset`; otherwise `alu_out` |
| `11` | `alu_out` |

### Interface

> [!IMPORTANT]
> Your module, port and parameter names are up to you. Your design must have the same number of ports, with the same directions and widths, as shown above, and must behave as specified. Map your names to this spec in `rnr-stage.yaml` (see the assignment handout).
