<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KallistiOS: kernel/arch/dreamcast/include/dc/net/broadband_adapter.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">KallistiOS<span id="projectnumber">&#160;##version##</span>
   </div>
   <div id="projectbrief">Independent SDK for the Sega Dreamcast</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('broadband__adapter_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">broadband_adapter.h</div></div>
</div><!--header-->
<div class="contents">
<a href="broadband__adapter_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* KallistiOS ##version##</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"></span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">   dc/net/broadband_adapter.h</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">   Copyright (C) 2001-2002 Megan Potter</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"></span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">*/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"></span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/** \file    dc/net/broadband_adapter.h</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">    \brief   Broadband Adapter support.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">    \ingroup bba</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">    This file contains declarations related to support for the HIT-0400</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">    &quot;Broadband Adapter&quot;. There&#39;s not really anything that users will generally</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">    have to deal with in here.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"></span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">    \author Megan Potter</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">*/</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef __DC_NET_BROADBAND_ADAPTER_H</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define __DC_NET_BROADBAND_ADAPTER_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &lt;sys/cdefs.h&gt;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>__BEGIN_DECLS</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"></span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/** \defgroup bba Broadband Adapter</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">    \brief    Driver for the Dreamcast&#39;s BBA (RTL8139C).</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">    \ingroup  networking_drivers</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">*/</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"></span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/** \defgroup bba_regs Registers</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">    \brief    Registers and related info for the broadband adapter</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">*/</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"></span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/** \defgroup bba_regs_locs Locations</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">    \brief    Locations for various broadband adapter registers.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">    The default assumption is that these are all RW at any aligned size unless </span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">    otherwise noted. ex (RW 32bit, RO 16/8) indicates read/write at 32bit and </span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">    read-only at 16 or 8bits.</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"></span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga572bd31ff97389d27fed216f5072e066">   45</a></span><span class="preprocessor">#define RT_IDR0             0x00    </span><span class="comment">/**&lt; \brief MAC address 0 (RW 32bit, RO 16/8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga27941916bf287e23b4ad60dd225048a5">   46</a></span><span class="preprocessor">#define RT_IDR1             0x01    </span><span class="comment">/**&lt; \brief MAC address 1 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga4022ff5b2d0d22c177b2fdebc983d5fa">   47</a></span><span class="preprocessor">#define RT_IDR2             0x02    </span><span class="comment">/**&lt; \brief MAC address 2 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gaf930bb4b8a34e8ff472872e54d4ef641">   48</a></span><span class="preprocessor">#define RT_IDR3             0x03    </span><span class="comment">/**&lt; \brief MAC address 3 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga5c44a26eea38ccf1ab139a1bf459f4b8">   49</a></span><span class="preprocessor">#define RT_IDR4             0x04    </span><span class="comment">/**&lt; \brief MAC address 4 (RW 32bit, RO 16/8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga483f8ed02034276947dfe5267ac01f7a">   50</a></span><span class="preprocessor">#define RT_IDR5             0x05    </span><span class="comment">/**&lt; \brief MAC address 5 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga2e6912ad9fb98c78657eba14220d2e04">   51</a></span><span class="preprocessor">#define RT_RES06            0x06    </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gac925184988c155da5389893429632564">   52</a></span><span class="preprocessor">#define RT_RES07            0x07    </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga11108c31b672f5703eb36de7e8adc663">   53</a></span><span class="preprocessor">#define RT_MAR0             0x08    </span><span class="comment">/**&lt; \brief Multicast filter 0 (RW 32bit, RO 16/8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga14ebf3326c2546ab97382d8ff5373b8f">   54</a></span><span class="preprocessor">#define RT_MAR1             0x09    </span><span class="comment">/**&lt; \brief Multicast filter 1 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga2f588e9688b144aa06dc99a854a406e9">   55</a></span><span class="preprocessor">#define RT_MAR2             0x0A    </span><span class="comment">/**&lt; \brief Multicast filter 2 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga23fa3fe9dcc129b2e6fd2c502fdafaf2">   56</a></span><span class="preprocessor">#define RT_MAR3             0x0B    </span><span class="comment">/**&lt; \brief Multicast filter 3 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gaeaecbcfcb07d05342db49ac6f0d35d2c">   57</a></span><span class="preprocessor">#define RT_MAR4             0x0C    </span><span class="comment">/**&lt; \brief Multicast filter 4 (RW 32bit, RO 16/8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gabb943e4c1ff89a241eca23a378aa4a33">   58</a></span><span class="preprocessor">#define RT_MAR5             0x0D    </span><span class="comment">/**&lt; \brief Multicast filter 5 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gab0214edd00b7c9aef9dd68bdd60df081">   59</a></span><span class="preprocessor">#define RT_MAR6             0x0E    </span><span class="comment">/**&lt; \brief Multicast filter 6 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga750c12018974b7dc6e055c11a43ddbec">   60</a></span><span class="preprocessor">#define RT_MAR7             0x0F    </span><span class="comment">/**&lt; \brief Multicast filter 7 (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga088bdda05f636f8cb9088f5d77045b3e">   61</a></span><span class="preprocessor">#define RT_TXSTATUS0        0x10    </span><span class="comment">/**&lt; \brief Transmit status 0 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga47151b34f8eee199a4d68a0400985556">   62</a></span><span class="preprocessor">#define RT_TXSTATUS1        0x14    </span><span class="comment">/**&lt; \brief Transmit status 1 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga1cd20793a74d9c10b8a4d47f09a116d0">   63</a></span><span class="preprocessor">#define RT_TXSTATUS2        0x18    </span><span class="comment">/**&lt; \brief Transmit status 2 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gac017076c04ae08732106d6007326c94d">   64</a></span><span class="preprocessor">#define RT_TXSTATUS3        0x1C    </span><span class="comment">/**&lt; \brief Transmit status 3 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gaea807df2882754626b3f401c2bb26987">   65</a></span><span class="preprocessor">#define RT_TXADDR0          0x20    </span><span class="comment">/**&lt; \brief Tx descriptor 0 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga1a495f79f475d6938122c99fa3f80784">   66</a></span><span class="preprocessor">#define RT_TXADDR1          0x24    </span><span class="comment">/**&lt; \brief Tx descriptor 1 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga6ea8722b16d98cbfdb8f53028392b381">   67</a></span><span class="preprocessor">#define RT_TXADDR2          0x28    </span><span class="comment">/**&lt; \brief Tx descriptor 2 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga403bbba51fbdfa5e48c5b79b811415cb">   68</a></span><span class="preprocessor">#define RT_TXADDR3          0x2C    </span><span class="comment">/**&lt; \brief Tx descriptor 3 (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga3e2101655d96528a7cde260e3250e8e4">   69</a></span><span class="preprocessor">#define RT_RXBUF            0x30    </span><span class="comment">/**&lt; \brief Receive buffer start address (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gaa0efd70ec686a8d46aacba87a9a53081">   70</a></span><span class="preprocessor">#define RT_RXEARLYCNT       0x34    </span><span class="comment">/**&lt; \brief Early Rx byte count (RO 16bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga102bed4ef0ed731cf8cc5c1437bb0570">   71</a></span><span class="preprocessor">#define RT_RXEARLYSTATUS    0x36    </span><span class="comment">/**&lt; \brief Early Rx status (RO) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga87e20ebd6e6de74a322fd78aa129be0a">   72</a></span><span class="preprocessor">#define RT_CHIPCMD          0x37    </span><span class="comment">/**&lt; \brief Command register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gaddc215b71b4445cb7f8af9d1673a4cf4">   73</a></span><span class="preprocessor">#define RT_RXBUFTAIL        0x38    </span><span class="comment">/**&lt; \brief Current address of packet read (queue tail) (16bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga00ad12fc6f202cc305775c978e35c88f">   74</a></span><span class="preprocessor">#define RT_RXBUFHEAD        0x3A    </span><span class="comment">/**&lt; \brief Current buffer address (queue head) (RO 16bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga03ca4ae36788cc47f7d4d967ed5dc508">   75</a></span><span class="preprocessor">#define RT_INTRMASK         0x3C    </span><span class="comment">/**&lt; \brief Interrupt mask (16bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga43c6187b4f13cf7b32fd22bac2ad0db4">   76</a></span><span class="preprocessor">#define RT_INTRSTATUS       0x3E    </span><span class="comment">/**&lt; \brief Interrupt status (16bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gac0b4e66d20fdaf483409f55d7cbdcd03">   77</a></span><span class="preprocessor">#define RT_TXCONFIG         0x40    </span><span class="comment">/**&lt; \brief Tx config (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga2c6406edf33211d127a3e1627c7778eb">   78</a></span><span class="preprocessor">#define RT_RXCONFIG         0x44    </span><span class="comment">/**&lt; \brief Rx config (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga986ecdf1696159035156e1fb11e0ea3e">   79</a></span><span class="preprocessor">#define RT_TIMER            0x48    </span><span class="comment">/**&lt; \brief A general purpose counter, any write clears (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga14bc003d66bae9334d415eedd27f50af">   80</a></span><span class="preprocessor">#define RT_RXMISSED         0x4C    </span><span class="comment">/**&lt; \brief 24 bits valid, write clears (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga407523d115e18e81fdd477294b5d2199">   81</a></span><span class="preprocessor">#define RT_CFG9346          0x50    </span><span class="comment">/**&lt; \brief 93C46 command register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gacabfc887d205ad198903fc11709c5688">   82</a></span><span class="preprocessor">#define RT_CONFIG0          0x51    </span><span class="comment">/**&lt; \brief Configuration reg 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga6f783ea7d35dfb177a11850362c89b65">   83</a></span><span class="preprocessor">#define RT_CONFIG1          0x52    </span><span class="comment">/**&lt; \brief Configuration reg 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gab43b49e818640bddab57753e0d1d9b52">   84</a></span><span class="preprocessor">#define RT_RES53            0x53    </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga2bc6e570f4f0526b68c6f4a8d0265ef4">   85</a></span><span class="preprocessor">#define RT_TIMERINT         0x54    </span><span class="comment">/**&lt; \brief Timer interrupt register (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga0419a1ae80a3b4835382add1999f521f">   86</a></span><span class="preprocessor">#define RT_MEDIASTATUS      0x58    </span><span class="comment">/**&lt; \brief Media status register */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga0f3fa569f89c5626a915400560c1eadf">   87</a></span><span class="preprocessor">#define RT_CONFIG3          0x59    </span><span class="comment">/**&lt; \brief Config register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga1156df172d349e7f859603e133da49b2">   88</a></span><span class="preprocessor">#define RT_CONFIG4          0x5A    </span><span class="comment">/**&lt; \brief Config register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gad24f3f1fb3d2346f36076943082d2e34">   89</a></span><span class="preprocessor">#define RT_RES5B            0x5B    </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga0472bfacad86be4df2249e0387c9e63d">   90</a></span><span class="preprocessor">#define RT_MULTIINTR        0x5C    </span><span class="comment">/**&lt; \brief Multiple interrupt select (32bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga47f052c2bd36336dcee78dae6c0acfdc">   91</a></span><span class="preprocessor">#define RT_RERID            0x5E    </span><span class="comment">/**&lt; \brief PCI Revision ID (10h) (Read-only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga08113eb88f3574616f1517fb5c17d6a6">   92</a></span><span class="preprocessor">#define RT_RES5F            0x5F    </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga823e257185166304d93a73aacd527c62">   93</a></span><span class="preprocessor">#define RT_MII_TSAD         0x60    </span><span class="comment">/**&lt; \brief Transmit status of all descriptors (RO 16bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gaee238698114173a9cc662324d050dab4">   94</a></span><span class="preprocessor">#define RT_MII_BMCR         0x62    </span><span class="comment">/**&lt; \brief Basic Mode Control Register (16bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga54584a926c1c28f24704b11cc28b77e8">   95</a></span><span class="preprocessor">#define RT_MII_BMSR         0x64    </span><span class="comment">/**&lt; \brief Basic Mode Status Register (RO 16bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga18e40f7a9b55f6c5ba49b8beeb1f7e85">   96</a></span><span class="preprocessor">#define RT_AS_ADVERT        0x66    </span><span class="comment">/**&lt; \brief Auto-negotiation advertisement reg (16bit only) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gab629cf9880ae25d14ed34d2eb6a3d225">   97</a></span><span class="preprocessor">#define RT_AS_LPAR          0x68    </span><span class="comment">/**&lt; \brief Auto-negotiation link partner reg (RO 16bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#gaff088701f82f0a9daa65cec5a0b4beb2">   98</a></span><span class="preprocessor">#define RT_AS_EXPANSION     0x6A    </span><span class="comment">/**&lt; \brief Auto-negotiation expansion reg (RO 16bit) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group__bba__regs__locs.html#ga7f982e5355d96a0ecee906ff2e934708">  100</a></span><span class="preprocessor">#define RT_CONFIG5          0xD8    </span><span class="comment">/**&lt; \brief Config register 5 */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"></span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/** \defgroup bba_regs_fields Fields</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">    \brief    Register fields for the broadband adapter</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">*/</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"></span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/** \defgroup bba_miicb MII Control Bits</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">    \brief    BBA media independent interface control register fields</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">*/</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#gaaf0e833b9384d7425c719645f1bf4773">  112</a></span><span class="preprocessor">#define RT_MII_RESET       0x8000  </span><span class="comment">/**&lt; \brief Reset the MII chip */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#ga22cdca96b49febb17e5f23658e2db6bd">  113</a></span><span class="preprocessor">#define RT_MII_RES4000     0x4000  </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#ga33126c112840f07dc61e377d754893c2">  114</a></span><span class="preprocessor">#define RT_MII_SPD_SET     0x2000  </span><span class="comment">/**&lt; \brief 1 for 100 0 for 10. Ignored if AN enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#ga90dfe349e97808e8e689437e68cfbc5f">  115</a></span><span class="preprocessor">#define RT_MII_AN_ENABLE   0x1000  </span><span class="comment">/**&lt; \brief Enable auto-negotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#ga186ddc4e33c308ac65b2d530dc28a060">  116</a></span><span class="preprocessor">#define RT_MII_RES0800     0x0800  </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#ga76912dc1745c6f4e9592c04c76f7cabc">  117</a></span><span class="preprocessor">#define RT_MII_RES0400     0x0400  </span><span class="comment">/**&lt; \brief Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#ga982fcd4342c3e1f62f9ba3143733fdf4">  118</a></span><span class="preprocessor">#define RT_MII_AN_START    0x0200  </span><span class="comment">/**&lt; \brief Start auto-negotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__bba__miicb.html#gafe36e6cfb13ba1973abeea71e966f7c4">  119</a></span><span class="preprocessor">#define RT_MII_DUPLEX      0x0100  </span><span class="comment">/**&lt; \brief 1 for full 0 for half. Ignored if AN enabled. */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"></span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/** \defgroup bba_miisb MII Status Bits</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">    \brief    BBA media independent interface status register fields</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">*/</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__bba__miisb.html#ga6c3f2a250c6a427b46b60bac4280f29a">  126</a></span><span class="preprocessor">#define RT_MII_LINK         0x0004  </span><span class="comment">/**&lt; \brief Link is present */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group__bba__miisb.html#gaa1334d1ffcef7699335373a4477dc5cf">  127</a></span><span class="preprocessor">#define RT_MII_AN_CAPABLE   0x0008  </span><span class="comment">/**&lt; \brief Can do auto negotiation */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__bba__miisb.html#gaf883227f5f3948c1af3f686b298a0062">  128</a></span><span class="preprocessor">#define RT_MII_AN_COMPLETE  0x0020  </span><span class="comment">/**&lt; \brief Auto-negotiation complete */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__bba__miisb.html#gaf30da23e7e1f270b789c7069c327def8">  129</a></span><span class="preprocessor">#define RT_MII_10_HALF      0x0800  </span><span class="comment">/**&lt; \brief Can do 10Mbit half duplex */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="group__bba__miisb.html#ga445fb1b75d920dfdbc84c74fe499b5bd">  130</a></span><span class="preprocessor">#define RT_MII_10_FULL      0x1000  </span><span class="comment">/**&lt; \brief Can do 10Mbit full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="group__bba__miisb.html#gafd3c42ec4fdf92c4b3a9e34905d9b248">  131</a></span><span class="preprocessor">#define RT_MII_100_HALF     0x2000  </span><span class="comment">/**&lt; \brief Can do 100Mbit half */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group__bba__miisb.html#gadc7fb601f522ae64cf7295ce6e945054">  132</a></span><span class="preprocessor">#define RT_MII_100_FULL     0x4000  </span><span class="comment">/**&lt; \brief Can do 100Mbit full */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"></span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/** \defgroup bba_cbits Command Bits</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">    \brief    BBA command register fields</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"></span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">    OR appropriate bit values together and write into the RT_CHIPCMD register to</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">    execute the command.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"></span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">*/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group__bba__cbits.html#ga51dc16477da424b6eee06983ebf3b745">  143</a></span><span class="preprocessor">#define RT_CMD_RESET        0x10 </span><span class="comment">/**&lt; \brief Reset the RTL8139C */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="group__bba__cbits.html#ga66ae1dac11e38c0e6bb4038a08306da4">  144</a></span><span class="preprocessor">#define RT_CMD_RX_ENABLE    0x08 </span><span class="comment">/**&lt; \brief Enable Rx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group__bba__cbits.html#ga349f469a7bffcb321222ed1c61a35340">  145</a></span><span class="preprocessor">#define RT_CMD_TX_ENABLE    0x04 </span><span class="comment">/**&lt; \brief Enable Tx */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group__bba__cbits.html#ga7f4639daddf243ae7f96d11040df9e89">  146</a></span><span class="preprocessor">#define RT_CMD_RX_BUF_EMPTY 0x01 </span><span class="comment">/**&lt; \brief Empty the Rx buffer */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"></span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/** \defgroup bba_ibits Interrupt Status Bits</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">    \brief    BBA interrupt status fields</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">*/</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#ga11906ffa46585f9908a859474b70b897">  153</a></span><span class="preprocessor">#define RT_INT_PCIERR           0x8000  </span><span class="comment">/**&lt; \brief PCI Bus error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#ga794318396d36736f077e10a45629334d">  154</a></span><span class="preprocessor">#define RT_INT_TIMEOUT          0x4000  </span><span class="comment">/**&lt; \brief Set when TCTR reaches TimerInt value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#ga1a839c77d2d3710144197f83e0a66e51">  155</a></span><span class="preprocessor">#define RT_INT_RXFIFO_OVERFLOW  0x0040  </span><span class="comment">/**&lt; \brief Rx FIFO overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#ga57951fe3bbf86c0f9a35140e806c75cd">  156</a></span><span class="preprocessor">#define RT_INT_RXFIFO_UNDERRUN  0x0020  </span><span class="comment">/**&lt; \brief Packet underrun / link change */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#ga922007d420ce22b5617a73fb34835eec">  157</a></span><span class="preprocessor">#define RT_INT_LINK_CHANGE      0x0020  </span><span class="comment">/**&lt; \brief Packet underrun / link change */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#gac60ec90a531a074eaa0e52c7e10a1465">  158</a></span><span class="preprocessor">#define RT_INT_RXBUF_OVERFLOW   0x0010  </span><span class="comment">/**&lt; \brief Rx BUFFER overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#gaf93c6ee11cb47cd4d8c22761504bbd8e">  159</a></span><span class="preprocessor">#define RT_INT_TX_ERR           0x0008  </span><span class="comment">/**&lt; \brief Tx error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#gae9e8acd04f50d13eeb7529ac807da982">  160</a></span><span class="preprocessor">#define RT_INT_TX_OK            0x0004  </span><span class="comment">/**&lt; \brief Tx OK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#gae73faea2c9fd67d0d1fbddf35f472a25">  161</a></span><span class="preprocessor">#define RT_INT_RX_ERR           0x0002  </span><span class="comment">/**&lt; \brief Rx error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#ga0dc4c8472b15799a8db52425395f5ca4">  162</a></span><span class="preprocessor">#define RT_INT_RX_OK            0x0001  </span><span class="comment">/**&lt; \brief Rx OK */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/** \brief Composite RX bits we check for while doing an RX interrupt. */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group__bba__ibits.html#gace98c80b5ad6bff274b7168500a4e2bd">  165</a></span><span class="preprocessor">#define RT_INT_RX_ACK (RT_INT_RXFIFO_OVERFLOW | RT_INT_RXBUF_OVERFLOW | RT_INT_RX_OK)</span><span class="comment"></span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"></span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/** \defgroup bba_tbits RTL8139C Transmit Status Bits</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">    \brief    BBA transmit status register fields</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">*/</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__bba__tbits.html#gab8e29b2b7500f41daa98773c9772e1d5">  172</a></span><span class="preprocessor">#define RT_TX_CARRIER_LOST  0x80000000  </span><span class="comment">/**&lt; \brief Carrier sense lost */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group__bba__tbits.html#gab40ba1b5f976c9688ea12669f36fc0f1">  173</a></span><span class="preprocessor">#define RT_TX_ABORTED       0x40000000  </span><span class="comment">/**&lt; \brief Transmission aborted */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group__bba__tbits.html#ga4daf103893629f410878aac78df64fca">  174</a></span><span class="preprocessor">#define RT_TX_OUT_OF_WINDOW 0x20000000  </span><span class="comment">/**&lt; \brief Out of window collision */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__bba__tbits.html#ga82d9dc4469581b68fe7e273f85909b8c">  175</a></span><span class="preprocessor">#define RT_TX_STATUS_OK     0x00008000  </span><span class="comment">/**&lt; \brief Status ok: a good packet was transmitted */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group__bba__tbits.html#ga5f29a3844cafff81fac9fd99e05dd81f">  176</a></span><span class="preprocessor">#define RT_TX_UNDERRUN      0x00004000  </span><span class="comment">/**&lt; \brief Transmit FIFO underrun */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="group__bba__tbits.html#ga4a9b9233e600c1abfb452a5981a0e691">  177</a></span><span class="preprocessor">#define RT_TX_HOST_OWNS     0x00002000  </span><span class="comment">/**&lt; \brief Set to 1 when DMA operation is completed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="group__bba__tbits.html#gab2d612b10466e5794105f7bb6f52b06c">  178</a></span><span class="preprocessor">#define RT_TX_SIZE_MASK     0x00001fff  </span><span class="comment">/**&lt; \brief Descriptor size mask */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"></span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/** \defgroup bba_rbits Receive Status Bits</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">    \brief    BBA receive status register fields</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">*/</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#gac535dfd0a8a40187c23fb2fc9b2fabbc">  185</a></span><span class="preprocessor">#define RT_RX_MULTICAST     0x8000  </span><span class="comment">/**&lt; \brief Multicast packet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#gab893a1d8d9d255ae0f603644b1c8cae2">  186</a></span><span class="preprocessor">#define RT_RX_PAM           0x4000  </span><span class="comment">/**&lt; \brief Physical address matched */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#ga2890f61d9dd46c4a0787b0633ee91d15">  187</a></span><span class="preprocessor">#define RT_RX_BROADCAST     0x2000  </span><span class="comment">/**&lt; \brief Broadcast address matched */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#ga65f27f0421ce861ff40a65190c55f3bb">  188</a></span><span class="preprocessor">#define RT_RX_BAD_SYMBOL    0x0020  </span><span class="comment">/**&lt; \brief Invalid symbol in 100TX packet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#gafa28c1a591eafc8b8b4f923d2631e683">  189</a></span><span class="preprocessor">#define RT_RX_RUNT          0x0010  </span><span class="comment">/**&lt; \brief Packet size is &lt;64 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#gaa624331b5760a252457f982a2395649b">  190</a></span><span class="preprocessor">#define RT_RX_TOO_LONG      0x0008  </span><span class="comment">/**&lt; \brief Packet size is &gt;4K bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#gaffc1ca11842cb4df79215894139ef44d">  191</a></span><span class="preprocessor">#define RT_RX_CRC_ERR       0x0004  </span><span class="comment">/**&lt; \brief CRC error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#ga6ba166a721e224e53b7d8c09ef334fe0">  192</a></span><span class="preprocessor">#define RT_RX_FRAME_ALIGN   0x0002  </span><span class="comment">/**&lt; \brief Frame alignment error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group__bba__rbits.html#gad7c64f3f887197c9da34244bebc6979b">  193</a></span><span class="preprocessor">#define RT_RX_STATUS_OK     0x0001  </span><span class="comment">/**&lt; \brief Status ok: a good packet was received */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"></span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/** \defgroup bba_configrx RTL8139C RX Config Register (RT_RXCONFIG) bits</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"></span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">    From RTL8139C(L) datasheet v1.4.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"></span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">*/</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#ga1808fa5a15da9d0fe41be5d39fa55cfc">  202</a></span><span class="preprocessor">#define RT_ERTH(n)         ((n) &lt;&lt;24)  </span><span class="comment">/**&lt; \brief Early RX Threshold multiplier n/16 or 0 for none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#gaa436e1168a7b7ac48f0ce22923dbf8aa">  204</a></span><span class="preprocessor">#define RT_RXC_MulERINT    0x00020000  </span><span class="comment">/**&lt; \brief 0 for Early Receive Interrupt only on familiar protocols 1 for any */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#ga951db39449961a07c3c64e5e5114e6b8">  205</a></span><span class="preprocessor">#define RT_RXC_RER8        0x00010000  </span><span class="comment">/**&lt; \brief 1 sets the acceptance of runt error packets */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#ga6953c58809d72da601ea73cabf073649">  206</a></span><span class="preprocessor">#define RT_RXC_RXFTH(n)    ((n) &lt;&lt;13)  </span><span class="comment">/**&lt; \brief 2^(4+n) bytes from 0-6 (16b - 1Kb) or 7 for none */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#ga36fa9ed693ac369465ac3016e45336a6">  207</a></span><span class="preprocessor">#define RT_RXC_RBLEN(n)    ((n) &lt;&lt;11)  </span><span class="comment">/**&lt; \brief Set Rx ring buffer len to 16b + 2^(3+n) kb. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#ga806e78048df6b06b7e770caffefae344">  208</a></span><span class="preprocessor">#define RT_RXC_MXDMA(n)    ((n) &lt;&lt; 8)  </span><span class="comment">/**&lt; \brief 2^(4+n) bytes from 0-6 (16b - 1Kb) or 7 for unlimited */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#gabd414f04ab68c398c7b61d6fd2c8a190">  210</a></span><span class="preprocessor">#define RT_RXC_WRAP        0x00000080  </span><span class="comment">/**&lt; \brief 0 to use wrapping mode or 1 to not (Ignored for 64Kb buffer length) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#gac97dfa69f7136b7f4062375b6bf1d9cc">  211</a></span><span class="preprocessor">#define RT_RXC_9356SEL     0x00000040  </span><span class="comment">/**&lt; \brief 0 if EEPROM is 9346, 1 if 9356. RO */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#gad64e0c687ed39cf11fcba866ab5d7df0">  212</a></span><span class="preprocessor">#define RT_RXC_AER         0x00000020  </span><span class="comment">/**&lt; \brief Accept Error Packets */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#gafde8857ff8509f14a678f03e63694d80">  213</a></span><span class="preprocessor">#define RT_RXC_AR          0x00000010  </span><span class="comment">/**&lt; \brief Accept Runt (8-64 byte) Packets */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#ga86ee4fa04315c90c5f0f9b1db2a5a296">  214</a></span><span class="preprocessor">#define RT_RXC_AB          0x00000008  </span><span class="comment">/**&lt; \brief Accept Broadcast Packets */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#gacd55caa54482418966b27a9a52d11350">  215</a></span><span class="preprocessor">#define RT_RXC_AM          0x00000004  </span><span class="comment">/**&lt; \brief Accept Multicast Packets */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#ga88885d489af60ea51a5461f8f5ffeaaa">  216</a></span><span class="preprocessor">#define RT_RXC_APM         0x00000002  </span><span class="comment">/**&lt; \brief Accept Physical Match Packets */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group__bba__configrx.html#gacc67b80b9262fe0f0621d38d6ac334c4">  217</a></span><span class="preprocessor">#define RT_RXC_AAP         0x00000001  </span><span class="comment">/**&lt; \brief Accept Physical Address Packets */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"></span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/** \defgroup bba_config1bits RTL8139C Config Register 1 (RT_CONFIG1) Bits</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">    \brief    BBA config register 1 fields</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"></span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">    From RTL8139C(L) datasheet v1.4</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"></span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">*/</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#gae63e62b1d8b4bd984d09bc35ee04b57c">  227</a></span><span class="preprocessor">#define RT_CONFIG1_LED1     0x80 </span><span class="comment">/**&lt; \brief XXX DC bba has no LED, maybe repurposed. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#gaf1e70d18938b2bed8ba31c9fbb5999dd">  228</a></span><span class="preprocessor">#define RT_CONFIG1_LED0     0x40 </span><span class="comment">/**&lt; \brief XXX DC bba has no LED, maybe repurposed. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#ga449af2c932c834d089b3d5d87ddb8381">  229</a></span><span class="preprocessor">#define RT_CONFIG1_DVRLOAD  0x20 </span><span class="comment">/**&lt; \brief Sets the Driver as loaded. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#ga7a47e877887f61ae4d0c25c91ef13c4c">  230</a></span><span class="preprocessor">#define RT_CONFIG1_LWACT    0x10 </span><span class="comment">/**&lt; \brief LWAKE active mode. Default 0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#gaa7583c4e706b6734dc4d00f60eaa2689">  231</a></span><span class="preprocessor">#define RT_CONFIG1_MEMMAP   0x08 </span><span class="comment">/**&lt; \brief Registers mapped to PCI mem space. Read Only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#ga0caf83cd504a49ec24a6c689aa539448">  232</a></span><span class="preprocessor">#define RT_CONFIG1_IOMAP    0x04 </span><span class="comment">/**&lt; \brief Registers mapped to PCI I/O space. Read Only */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#gac417483beb64450f836274d3b2cfcb72">  233</a></span><span class="preprocessor">#define RT_CONFIG1_VPD      0x02 </span><span class="comment">/**&lt; \brief Enable Vital Product Data. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group__bba__config1bits.html#gaf0fb716e5baaf6d8cf9c6c62f2b4f7e7">  234</a></span><span class="preprocessor">#define RT_CONFIG1_PMEn     0x01 </span><span class="comment">/**&lt; \brief Power Management Enable */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"></span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/** \defgroup bba_config4bits RTL8139C Config Register 4 (RT_CONFIG4) Bits</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">    \brief    BBA config register 4 fields</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"></span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">    From RTL8139C(L) datasheet v1.4. Only RT_CONFIG4_RxFIFIOAC is used.</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"></span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">*/</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#ga3d1bd03cec184489b02d6f6dfa9e757f">  244</a></span><span class="preprocessor">#define RT_CONFIG4_RxFIFIOAC 0x80 </span><span class="comment">/**&lt; \brief Auto-clear the Rx FIFO overflow. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#gae84e100865d3fc1397eaad04032cefc6">  245</a></span><span class="preprocessor">#define RT_CONFIG4_AnaOff    0x40 </span><span class="comment">/**&lt; \brief Turn off analog power. Default 0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#ga2db57ac0e2a7220681a3f66703ed12a8">  246</a></span><span class="preprocessor">#define RT_CONFIG4_LongWF    0x20 </span><span class="comment">/**&lt; \brief Long Wake-up Frames. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#gaa3963bc12353f73e42c895f0898adf61">  247</a></span><span class="preprocessor">#define RT_CONFIG4_LWPME     0x10 </span><span class="comment">/**&lt; \brief LWake vs PMEB. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#gaf469bb5aea8cbc7f3856c1200a9dab9f">  248</a></span><span class="preprocessor">#define RT_CONFIG4_RES08     0x08 </span><span class="comment">/**&lt; \brief Reserved. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#gacee4daaf52e2c1ed59a0295eeffc80d7">  249</a></span><span class="preprocessor">#define RT_CONFIG4_LWPTN     0x04 </span><span class="comment">/**&lt; \brief LWAKE Pattern. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#gabca2456a83a6059f795ecf72d3a1413a">  250</a></span><span class="preprocessor">#define RT_CONFIG4_RES02     0x02 </span><span class="comment">/**&lt; \brief Reserved. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="group__bba__config4bits.html#ga4b89549b43c6cde6237a38911a704f94">  251</a></span><span class="preprocessor">#define RT_CONFIG4_PBWake    0x01 </span><span class="comment">/**&lt; \brief Disable pre-Boot Wakeup. */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"></span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/** \defgroup bba_config5bits RTL8139C Config Register 5 (RT_CONFIG5) Bits</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">    \brief    BBA config register 5 fields</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"></span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">    From RTL8139C(L) datasheet v1.4. Only RT_CONFIG5_LDPS is used.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"></span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">*/</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#gaa46187d00ebf5910d6db37db1ad4510b">  261</a></span><span class="preprocessor">#define RT_CONFIG5_RES80    0x80 </span><span class="comment">/**&lt; \brief Reserved. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#ga5600e83de3bb069f3db38baab7c68f12">  262</a></span><span class="preprocessor">#define RT_CONFIG5_BWF      0x40 </span><span class="comment">/**&lt; \brief Enable Broadcast Wakeup Frame. Default 0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#ga70b9133c828c09dc60f4ab38fb5c9e8f">  263</a></span><span class="preprocessor">#define RT_CONFIG5_MWF      0x20 </span><span class="comment">/**&lt; \brief Enable Multicast Wakeup Frame. Default 0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#ga7f8b74f6759c1c776a55307c18cd2fdc">  264</a></span><span class="preprocessor">#define RT_CONFIG5_UWF      0x10 </span><span class="comment">/**&lt; \brief Enable Unicast Wakeup Frame. Default 0. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#gabf86be10bd26488e4295c833d4034426">  265</a></span><span class="preprocessor">#define RT_CONFIG5_FIFOAddr 0x08 </span><span class="comment">/**&lt; \brief Set FIFO address pointer. For testing only. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#ga0382145442e8c6d216d84212222423fc">  266</a></span><span class="preprocessor">#define RT_CONFIG5_LDPS     0x04 </span><span class="comment">/**&lt; \brief Disable Link Down Power Saving mode. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#ga39bb86a3a70aede2cd3b95fbe0690c24">  267</a></span><span class="preprocessor">#define RT_CONFIG5_LANW     0x02 </span><span class="comment">/**&lt; \brief Enable LANWake signal. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="group__bba__config5bits.html#ga24f6adab46e0c6077ff0b0cffd3ccb8d">  268</a></span><span class="preprocessor">#define RT_CONFIG5_PME_STS  0x01 </span><span class="comment">/**&lt; \brief Allow PCI reset to set PME_Status bit. */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"></span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">/** @} */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"></span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/** @} */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"></span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/** \brief   Retrieve the MAC Address of the attached BBA.</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"></span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">    This function reads the MAC Address of the BBA and places it in the buffer</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">    passed in. The resulting data is undefined if no BBA is connected.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"></span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">    \param  arr             The array to read the MAC into.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">*/</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group__bba.html#ga732a9c43b3c61b10cf8bb03bd2d1a473">  282</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__bba.html#ga732a9c43b3c61b10cf8bb03bd2d1a473">bba_get_mac</a>(<a class="code hl_typedef" href="group__system__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> *arr);</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"></span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">/** \defgroup bba_rx RX</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">    \brief    Receive packet API for the BBA</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">*/</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"></span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/** \brief   Receive packet callback function type.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"></span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">    When a packet is received by the BBA, the callback function will be called</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">    to handle it.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"></span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">    \param  pkt             A pointer to the packet in question.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">    \param  len             The length, in bytes, of the packet.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">*/</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group__bba__rx.html#gac3ee990c5e8a55d75af65dcd4cbddf61">  297</a></span><span class="keyword">typedef</span> void (*<a class="code hl_typedef" href="group__bba__rx.html#gac3ee990c5e8a55d75af65dcd4cbddf61">eth_rx_callback_t</a>)(<a class="code hl_typedef" href="group__system__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> *pkt, <span class="keywordtype">int</span> len);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"></span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/** \brief   Set the ethernet packet receive callback.</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"></span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">    This function sets the function called when a packet is received by the BBA.</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">    Generally, this inputs into the network layer.</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"></span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">    \param  cb              A pointer to the new callback function.</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">*/</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group__bba__rx.html#ga7efcf21b93e885209ef972356da23c38">  306</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__bba__rx.html#ga7efcf21b93e885209ef972356da23c38">bba_set_rx_callback</a>(<a class="code hl_typedef" href="group__bba__rx.html#gac3ee990c5e8a55d75af65dcd4cbddf61">eth_rx_callback_t</a> cb);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"></span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/** @} */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"></span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/** \defgroup bba_tx TX</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">    \brief    Transmit packet API for the BBA</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">*/</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"></span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/** \defgroup bba_txrv  Return Values</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">    \brief    Return values for bba_tx()</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">*/</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group__bba__txrv.html#gaa7efe01adf0d0950bf654b887dce25bb">  319</a></span><span class="preprocessor">#define BBA_TX_OK       0   </span><span class="comment">/**&lt; \brief Transmit success */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group__bba__txrv.html#ga11d98175f995928aae5c80ec742c6997">  320</a></span><span class="preprocessor">#define BBA_TX_ERROR    -1  </span><span class="comment">/**&lt; \brief Transmit error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group__bba__txrv.html#ga67d860dbd8142d8d7db2ebc88f2494aa">  321</a></span><span class="preprocessor">#define BBA_TX_AGAIN    -2  </span><span class="comment">/**&lt; \brief Retry transmit again */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"></span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">/** \defgroup bba_wait  Wait Modes</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">    \brief    Wait modes for bba_tx()</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">    @{</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">*/</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group__bba__wait.html#gaf0c2ceaf81fa103371050ff83a07e920">  328</a></span><span class="preprocessor">#define BBA_TX_NOWAIT   0   </span><span class="comment">/**&lt; \brief Don&#39;t block waiting for the transfer. */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group__bba__wait.html#gae80045516fe8eb9c3ebd82ff5cdfc020">  329</a></span><span class="preprocessor">#define BBA_TX_WAIT     1   </span><span class="comment">/**&lt; \brief Wait, if needed on transfer. */</span><span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/** @} */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"></span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/** \brief   Transmit a single packet.</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"></span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">    This function transmits a single packet on the bba, waiting for the link to</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">    become stable, if requested.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"></span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">    \param  pkt             The packet to transmit.</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">    \param  len             The length of the packet, in bytes.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">    \param  wait            BBA_TX_WAIT if you don&#39;t mind blocking for the</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">                            all clear to transmit, BBA_TX_NOWAIT otherwise.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"></span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">    \retval BBA_TX_OK       On success.</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">    \retval BBA_TX_ERROR    If there was an error transmitting the packet.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">    \retval BBA_TX_AGAIN    If BBA_TX_NOWAIT was specified and it is not ok to</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">                            transmit right now.</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">*/</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group__bba__tx.html#gab05a848390c23603f12ca7c04200c9bc">  347</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group__bba__tx.html#gab05a848390c23603f12ca7c04200c9bc">bba_tx</a>(<span class="keyword">const</span> <a class="code hl_typedef" href="group__system__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a> *pkt, <span class="keywordtype">int</span> len, <span class="keywordtype">int</span> wait);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"></span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/** @} */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/* \cond */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* Initialize */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="keywordtype">int</span> bba_init(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/* Shutdown */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="keywordtype">int</span> bba_shutdown(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/* \endcond */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"></span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/** @} */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>__END_DECLS</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#endif  </span><span class="comment">/* __DC_NET_BROADBAND_ADAPTER_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="ttc" id="agroup__bba__rx_html_ga7efcf21b93e885209ef972356da23c38"><div class="ttname"><a href="group__bba__rx.html#ga7efcf21b93e885209ef972356da23c38">bba_set_rx_callback</a></div><div class="ttdeci">void bba_set_rx_callback(eth_rx_callback_t cb)</div><div class="ttdoc">Set the ethernet packet receive callback.</div></div>
<div class="ttc" id="agroup__bba__rx_html_gac3ee990c5e8a55d75af65dcd4cbddf61"><div class="ttname"><a href="group__bba__rx.html#gac3ee990c5e8a55d75af65dcd4cbddf61">eth_rx_callback_t</a></div><div class="ttdeci">void(* eth_rx_callback_t)(uint8 *pkt, int len)</div><div class="ttdoc">Receive packet callback function type.</div><div class="ttdef"><b>Definition</b> broadband_adapter.h:297</div></div>
<div class="ttc" id="agroup__bba__tx_html_gab05a848390c23603f12ca7c04200c9bc"><div class="ttname"><a href="group__bba__tx.html#gab05a848390c23603f12ca7c04200c9bc">bba_tx</a></div><div class="ttdeci">int bba_tx(const uint8 *pkt, int len, int wait)</div><div class="ttdoc">Transmit a single packet.</div></div>
<div class="ttc" id="agroup__bba_html_ga732a9c43b3c61b10cf8bb03bd2d1a473"><div class="ttname"><a href="group__bba.html#ga732a9c43b3c61b10cf8bb03bd2d1a473">bba_get_mac</a></div><div class="ttdeci">void bba_get_mac(uint8 *arr)</div><div class="ttdoc">Retrieve the MAC Address of the attached BBA.</div></div>
<div class="ttc" id="agroup__system__types_html_gadde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="group__system__types.html#gadde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdoc">8-bit unsigned integer</div><div class="ttdef"><b>Definition</b> types.h:35</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="dir_4a04b9aac4eefdd334a78e565f4616f2.html">arch</a></li><li class="navelem"><a class="el" href="dir_49fbd9c46ac73fe76d8a6b686de400da.html">dreamcast</a></li><li class="navelem"><a class="el" href="dir_08ece2ffab5ad20e41852b4cf81b30e2.html">include</a></li><li class="navelem"><a class="el" href="dir_39421b6c340728d4b73811bee3577133.html">dc</a></li><li class="navelem"><a class="el" href="dir_ca3c05f5bdf964901a0c9edd944c43a3.html">net</a></li><li class="navelem"><a class="el" href="broadband__adapter_8h.html">broadband_adapter.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
