// Seed: 3452940628
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2
);
  always @(posedge 1);
  assign module_1.id_24 = 0;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    output wand id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    output wor id_14,
    output wor id_15,
    output uwire id_16,
    output uwire id_17,
    output tri1 id_18,
    input tri id_19,
    output wand id_20,
    output supply1 id_21,
    input wand id_22,
    input wire id_23
    , id_26,
    output wand id_24
);
  assign id_21 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_8
  );
endmodule
