Signals	RWr	rd	rs1	rs2	WBDat	ce	rs1D	rs2D	Delay	TestNo	Note
Mode	in	in	in	in	in	in	out	out	None	None	None
Radix	1'b	5'h	5'h	5'h	32'h	1'b	32'h	32'h	None	None	None
=	=	=	=	=	=	=	=	=	=	=	=
	1	00100	00100	00100	deadbeef	1	deadbeef	deadbeef	1	1	Note for test number 1
	1	00101	00100	00101	c001cafe	1	deadbeef	c001cafe	1	2	Note for test number 2
	1	00110	00110	00100	f00dcafe	1	f00dcafe	deadbeef	1	3	Note for test number 3
	1	00110	00110	00110	a5a5a5a5	1	f00dcafe	f00dcafe	0.1	4	Note for test number 1
	1	00110	00110	00101	a5a5a5a5	1	a5a5a5a5	c001cafe	0.9	5	Note for test number 2
	1	11111	11111	00110	3c3c3c3c	1	3c3c3c3c	a5a5a5a5	3	6	Note for test number 3
	1	00000	11111	00000	5a5a5a5a	1	3c3c3c3c	00000000	3	7	Note for test number 1
	1	00100	00100	11111	c001100c	0	deadbeef	3c3c3c3c	1	8	Note for test number 2
	1	00100	00100	00100	c001100c	1	c001100c	c001100c	1	9	Note for test number 3
	0	00110	00110	00110	ffffffff	1	a5a5a5a5	a5a5a5a5	1	10	Note for test number 1
	1	00001	00001	00001	ffffffff	1	ffffffff	ffffffff	1	11	Note for test number 2
# Example of a comment - comments are ignored by the testplan generator											
# HDLGen-ChatGPT Test Specification											
# Title: 32 x 32-bit Register Bank, with chip enable. Single synchronous write port, dual combinational read ports											
# Created by: Fearghal Morgan											
# Date: 08/05/2024											
# Component type: Register-Transfer Logic