#ifndef FIMC_IS_FROM_REAR_2L3_V007_H
#define FIMC_IS_FROM_REAR_2L3_V007_H

/* Header referenced section */
#define ROM_HEADER_CAL_DATA_START_ADDR					0x00
#define ROM_HEADER_CAL_DATA_END_ADDR					0x020F
#define ROM_HEADER_VERSION_START_ADDR			0x50
#define ROM_HEADER2_VERSION_START_ADDR			0x40 /* REAR SECOND SENSOR (TELE) */
#define ROM_HEADER_MODULE_ID_START_ADDR		0x0
#define ROM_HEADER_MODULE_ID_SIZE				0x2
#define ROM_HEADER_CAL_MAP_VER_START_ADDR		0x70
#define ROM_HEADER_ISP_SETFILE_VER_START_ADDR	0x74
#define ROM_HEADER_PROJECT_NAME_START_ADDR		0x7E

#define ROM_HEADER_ISP_BINARY_START_ADDR		    0x110	/*DDK*/
#define ROM_HEADER_ISP_BINARY_END_ADDR			    0x114	/*DDK*/
#define ROM_HEADER_RTA_BINARY_LY_START_ADDR	    0x100	/*RTA*/ /* rear : SONY(imx333) front : S.LSI(3H1) */
#define ROM_HEADER_RTA_BINARY_LY_END_ADDR			0x104 /*RTA*/ /* rear : SONY(imx333) front : LSI(3H1) */
#define ROM_HEADER_RTA_BINARY_LS_START_ADDR		0x108 /*RTA*/ /* rear : SONY(imx333) front : Sony(IMX320) */
#define ROM_HEADER_RTA_BINARY_LS_END_ADDR			0x10C /*RTA*/ /* rear : SONY(imx333) front : Sony(IMX320) */

#define ROM_HEADER_ISP_SETFILE_LL_START_ADDR		0xE0	/* 3M3 TELE*/
#define ROM_HEADER_ISP_SETFILE_LL_END_ADDR			0xE4	/* 3M3 TELE*/
#define ROM_HEADER_ISP_SETFILE2_LL_START_ADDR		0xE0	/* 3M3 TELE*/
#define ROM_HEADER_ISP_SETFILE2_LL_END_ADDR		0xE4	/* 3M3 TELE*/
#define ROM_HEADER_ISP_SETFILE_LS_START_ADDR		0xE8	/* IMX333 */
#define ROM_HEADER_ISP_SETFILE_LS_END_ADDR			0xEC	/* IMX333 */

#define ROM_HEADER_ISP_FRONT_SETFILE_LL_START_ADDR		0xF0	/* 3H1 */
#define ROM_HEADER_ISP_FRONT_SETFILE_LL_END_ADDR		0xF4	/* 3H1 */
#define ROM_HEADER_ISP_FRONT_SETFILE_LS_START_ADDR		0xF8	/* IMX320 */
#define ROM_HEADER_ISP_FRONT_SETFILE_LS_END_ADDR		0xFC	/* IMX320 */

#define ROM_HEADER_HIFI_TUNNINGFILE_LS_START_ADDR	0x118	/* IMX333 */
#define ROM_HEADER_HIFI_TUNNINGFILE_LS_END_ADDR	0x11C	/* IMX333 */

#define ROM_HEADER_SHADING_START_ADDR			0x00
#define ROM_HEADER_SHADING_END_ADDR			0x04
#define ROM_HEADER_SHADING_F2_START_ADDR		0x08	/* WIDE2 */
#define ROM_HEADER_SHADING_F2_END_ADDR		0x0C	/* WIDE2 */

#define ROM_HEADER_PDAF_CAL_START_ADDR			0x10
#define ROM_HEADER_PDAF_CAL_END_ADDR			0x14
#define ROM_HEADER_PDAF_CAL_F2_START_ADDR	0x18	/* WIDE2 */
#define ROM_HEADER_PDAF_CAL_F2_END_ADDR		0x1C	/* WIDE2 */

#define ROM_HEADER_SHADING2_START_ADDR		0x20		/* TELE */
#define ROM_HEADER_SHADING2_END_ADDR			0x24		/* TELE */
#define ROM_HEADER_PDAF2_CAL_START_ADDR		0x28		/* TELE */
#define ROM_HEADER_PDAF2_CAL_END_ADDR			0x2C		/* TELE */

#define ROM_HEADER_MODULE_ID_ADDR				0xA8
#define ROM_HEADER_SENSOR_ID_ADDR				0xB8	/* WIDE Sensor ID */
#define ROM_HEADER_SENSOR2_ID_ADDR				0xC8	/* TELE Sensor ID */
#define ROM_HEADER_SENSOR_VERSION_ADDR		0xC0
#define ROM_HEADER_MTF_DATA_ADDR				0x160	/* WIDE */
#define ROM_HEADER_MTF_DATA_F2_ADDR			0x196	/* WIDE2 */
#define ROM_HEADER_MTF_DATA2_ADDR				0x1CC	/* TELE */

#define ROM_HEADER_CAL_DATA_START_ADDR			0x1000

/* Shading referenced section */
#define ROM_SHADING_LSC_I0_GAIN_ADDR			0x1006
#define ROM_SHADING_LSC_J0_GAIN_ADDR			0x1008
#define ROM_SHADING_LSC_A_GAIN_ADDR			0x100A
#define ROM_SHADING_LSC_K4_GAIN_ADDR			0x100E
#define ROM_SHADING_LSC_SCALE_GAIN_ADDR		0x1012
#define ROM_SHADING_LSC_GAIN_START_ADDR		0x1014
#define ROM_SHADING_LSC_GAIN_END_ADDR			0x29DB
#define ROM_CAL_PAF_ERROR_CHECK_CODE_ADDR		    0x43F4 /* TEMP */

#define ROM_F2_SHADING_LSC_I0_GAIN_ADDR			0x29F6
#define ROM_F2_SHADING_LSC_J0_GAIN_ADDR			0x29F8
#define ROM_F2_SHADING_LSC_A_GAIN_ADDR				0x29FA
#define ROM_F2_SHADING_LSC_K4_GAIN_ADDR			0x29FE
#define ROM_F2_SHADING_LSC_SCALE_GAIN_ADDR		0x2A02
#define ROM_F2_SHADING_LSC_GAIN_START_ADDR		0x2A04
#define ROM_F2_SHADING_LSC_GAIN_END_ADDR			0x43CB
#define ROM_F2_CAL_PAF_ERROR_CHECK_CODE_ADDR		0x5404 /* TEMP */

/* Shading referenced section - REAR2 (TELE) */
#define ROM_REAR2_SHADING_LSC_I0_GAIN_ADDR				0x7006
#define ROM_REAR2_SHADING_LSC_J0_GAIN_ADDR				0x7008
#define ROM_REAR2_SHADING_LSC_A_GAIN_ADDR				0x700A
#define ROM_REAR2_SHADING_LSC_K4_GAIN_ADDR				0x700E
#define ROM_REAR2_SHADING_LSC_SCALE_GAIN_ADDR			0x7012
#define ROM_REAR2_SHADING_LSC_GAIN_START_ADDR			0x7014
#define ROM_REAR2_SHADING_LSC_GAIN_END_ADDR			0x89DB

#define ROM_REAR2_CAL_PAF_ERROR_CHECK_CODE_ADDR		0x8A04 /* TEMP */
/* CRC section */
#define ROM_SHADING_LSC_GAIN_CRC_ADDR				0x29DC
#define ROM_PAF_CRC_ADDR							0x53EC
#define ROM_F2_SHADING_LSC_GAIN_CRC_ADDR			0x43CC
#define ROM_F2_PAF_CRC_ADDR						0x63FC
#define ROM_REAR2_DUAR_CAM_F2_CAL_DATA_CRC_ADDR		0xAAFC
#define ROM_REAR2_SHADING_LSC_GAIN_CRC_ADDR			0x89DC
#define ROM_REAR2_DUAR_CAM_CAL_DATA_CRC_ADDR			0xA2EC

/* AWB referenced section */
#define ROM_REAR_AWB_MASTER_ADDR					0x6430 /* WIDE */
#define ROM_REAR_AWB_MODULE_ADDR					0x6454
#define ROM_REAR_F2_AWB_MASTER_ADDR				0x6470 /* WIDE2 */
#define ROM_REAR_F2_AWB_MODULE_ADDR				0x6494
#define ROM_REAR2_AWB_MASTER_ADDR					0x9A30
#define ROM_REAR2_AWB_MODULE_ADDR					0x9A54

/* Rear2 Cal Dual Calibration Data2 */
#define ROM_REAR2_DUAL_CAL2						0x9B70
#define ROM_REAR2_DUAL_CAL2_SIZE					512

#define ROM_REAR2_DUAL_F2_CAL2					0xA380
#define ROM_REAR2_DUAL_F2_CAL2_SIZE			512

#define ROM_REAR2_DUAL_TILT_X					0x9BCC /* TEMP */
#define ROM_REAR2_DUAL_TILT_Y					0x9BD0
#define ROM_REAR2_DUAL_TILT_Z					0x9BD4
#define ROM_REAR2_DUAL_TILT_SX					0x9C2C
#define ROM_REAR2_DUAL_TILT_SY					0x9C30
#define ROM_REAR2_DUAL_TILT_RANGE				0x9D50
#define ROM_REAR2_DUAL_TILT_MAX_ERR			0x9D54
#define ROM_REAR2_DUAL_TILT_AVG_ERR			0x9D58
#define ROM_REAR2_DUAL_TILT_DLL_VERSION		0x9D4C

/* ISP binary referenced section */
#define ROM_ISP_BINARY_SETFILE_START_ADDR		0xB000
#define ROM_ISP_BINARY_SETFILE_END_ADDR		0x3CDFFF

/* Checksum referenced section */
#define ROM_CHECKSUM_HEADER_ADDR				0xFFC
#define ROM_CHECKSUM_CAL_DATA_ADDR				0x6FFC
#define ROM_CAL_DATA_START_ADDR				0x1000
#define ROM_CAL_DATA_END_ADDR					0x651F

#define ROM_REAR2_CHECKSUM_CAL_DATA_ADDR		0xAFFC
#define ROM_REAR2_CAL_DATA_START_ADDR			0x7000
#define ROM_REAR2_CAL_DATA_END_ADDR			0xAAFF

/* etc section */
#define FIMC_IS_MAX_CAL_SIZE				(64 * 1024)
#define FIMC_IS_FROM_ERASE_SIZE				(64 * 1024)
#define FIMC_IS_MAX_FW_SIZE					(1300 * 1024)
#define FIMC_IS_MAX_RTA_FW_SIZE				(700 * 1024)
#define FIMC_IS_MAX_SETFILE_SIZE_LS			(288 * 1024)
#define FIMC_IS_MAX_SETFILE_SIZE_LL			(288 * 1024)
#define FIMC_IS_MAX_SETFILE_SIZE_FRONT_LL	(288 * 1024)
#define FIMC_IS_MAX_SETFILE_SIZE_FRONT_LS	(288 * 1024)
#define FIMC_IS_MAX_HIFI_TUNNING_SIZE_LS	(64 * 1024)


#define HEADER_CRC32_LEN					(0x170)
#define ROM_AF_CAL_D10_ADDR				0x6410
#define ROM_AF_CAL_D40_ADDR				0x640C
#define ROM_AF_CAL_D50_ADDR				0x6408
#define ROM_AF_CAL_PAN_ADDR				0x6404
#define ROM_AF_CAL_D80_ADDR				0x6400
#define ROM_AF_CAL_MACRO_ADDR				ROM_AF_CAL_D10_ADDR
#define ROM_AF_CAL_D1_ADDR					ROM_AF_CAL_D40_ADDR

#define ROM_AF2_CAL_D80_ADDR				0x9A00
#define ROM_AF2_CAL_PAN_ADDR				0x9A04 /* 120cm */
#define ROM_AF2_CAL_D50_ADDR				0x9A08
#define ROM_AF2_CAL_D40_ADDR				0x9A0C
#define ROM_AF2_CAL_MACRO_ADDR				0x9A10	/* REAR SECOND SENSOR (TELE) */
#define ROM_AF2_CAL_D1_ADDR				ROM_AF2_CAL_D40_ADDR	/* REAR SECOND SENSOR (TELE) */

#define CHECKSUM_SEED_SETF_LL				0x52FFC		/* 3M3 */
#define CHECKSUM_SEED_SETF2_LL				0x52FFC		/* 3M3 */
#define CHECKSUM_SEED_SETF_LS				0x9AFFC		/* IMX333 */
#define CHECKSUM_SEED_FRONT_SETF_LL			0xE2FFC		/* 3H1 */
#define CHECKSUM_SEED_FRONT_SETF_LS			0x12AFFC	/* IMX320 */


#define CHECKSUM_SEED_ISP_FW_RTA_LY			0x1D9FFC
#define CHECKSUM_SEED_ISP_FW_RTA_LS			0x288FFC
#define CHECKSUM_SEED_ISP_FW				0x3CDFFC

#define CHECKSUM_SEED_HIFI_TUNNING_LS		0x3DDFFC

#define ROM_WRITE_CHECKSUM_SETF_LS			0x9AFFC
#define ROM_WRITE_CHECKSUM_SETF_LL			0x52FFC

/* TUNNING HIFI LLS DATA */
#define FIMC_IS_TUNNING_HIFILLS			"libhifills_LSIRe_imx333.dat"

#endif /* FIMC_IS_FROM_REAR_2L3_V007_H */
