{"files":[{"patch":"@@ -335,4 +335,4 @@\n-  \/\/ if the number of popped regs is odd, the reserved slot for alignment will be removed\n-  \/\/ integer registers except ra(x1) & sp(x2) & gp(x3) & tp(x4) & x10\n-  __ pop_reg(RegSet::range(x5, x9), sp);   \/\/ pop zr, x5 ~ x9\n-  __ pop_reg(RegSet::range(x11, x31), sp); \/\/ pop x10 ~ x31, x10 will be loaded to zr\n+  \/\/ pop integer registers except ra(x1) & sp(x2) & gp(x3) & tp(x4) & x10\n+  \/\/ there is one reserved slot for alignment on the stack in save_live_registers().\n+  __ pop_reg(RegSet::range(x5, x9), sp);   \/\/ pop x5 ~ x9 with the reserved slot for alignment\n+  __ pop_reg(RegSet::range(x11, x31), sp); \/\/ pop x11 ~ x31; x10 will be automatically skipped here\n","filename":"src\/hotspot\/cpu\/riscv\/c1_Runtime1_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}