# Single-stage-pipeline-reg-in-SV-using-standard-handshake
This is the implementation of a single stage pipeline register in System Verilog using standard valid/ready handshake. The module is located in between the input and output.interface
