

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Wed Jun  9 18:43:10 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        ?|        ?|      2051|          -|          -|     ?|    no    |
        | + Loop 1.1  |     2048|     2048|         2|          1|          1|  2048|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      123|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      105|     -|
|Register             |        -|      -|       50|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       50|      228|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln306_fu_184_p2               |     +    |      0|  0|  12|          12|           1|
    |add_ln321_3_fu_244_p2             |     +    |      0|  0|  19|          13|          12|
    |add_ln321_fu_238_p2               |     +    |      0|  0|  19|          13|          13|
    |c3_V_fu_255_p2                    |     +    |      0|  0|   6|           4|           1|
    |c4_V_fu_190_p2                    |     +    |      0|  0|   7|           7|           1|
    |c5_V_fu_218_p2                    |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln306_fu_178_p2              |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln308_fu_196_p2              |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln879_fu_173_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln544_111_fu_210_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln544_fu_202_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 123|          84|          66|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |ap_phi_mux_p_053_0_phi_fu_147_p4  |   9|          2|    7|         14|
    |fifo_B_in_V_V_blk_n               |   9|          2|    1|          2|
    |fifo_B_out_V_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_reg_132            |   9|          2|   12|         24|
    |p_04_0_reg_122                    |   9|          2|    4|          8|
    |p_053_0_reg_143                   |   9|          2|    7|         14|
    |p_067_0_reg_154                   |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         22|   40|         84|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln306_reg_275        |   1|   0|    1|          0|
    |icmp_ln879_reg_271        |   1|   0|    1|          0|
    |indvar_flatten_reg_132    |  12|   0|   12|          0|
    |p_04_0_reg_122            |   4|   0|    4|          0|
    |p_053_0_reg_143           |   7|   0|    7|          0|
    |p_067_0_reg_154           |   6|   0|    6|          0|
    |select_ln544_111_reg_289  |   7|   0|    7|          0|
    |select_ln544_reg_284      |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  50|   0|   50|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_start               |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_done                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_idle                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|ap_ready               | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans | return value |
|idx                    |  in |    4|   ap_none  |           idx          |    scalar    |
|local_B_V_address1     | out |   12|  ap_memory |        local_B_V       |     array    |
|local_B_V_ce1          | out |    1|  ap_memory |        local_B_V       |     array    |
|local_B_V_we1          | out |    1|  ap_memory |        local_B_V       |     array    |
|local_B_V_d1           | out |  256|  ap_memory |        local_B_V       |     array    |
|fifo_B_in_V_V_dout     |  in |  256|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_in_V_V_empty_n  |  in |    1|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_in_V_V_read     | out |    1|   ap_fifo  |      fifo_B_in_V_V     |    pointer   |
|fifo_B_out_V_V_din     | out |  256|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
|fifo_B_out_V_V_full_n  |  in |    1|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
|fifo_B_out_V_V_write   | out |    1|   ap_fifo  |     fifo_B_out_V_V     |    pointer   |
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i256]* %local_B_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %idx)"   --->   Operation 9 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_B_V_addr_3 = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 2048"   --->   Operation 10 'getelementptr' 'local_B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_B_V_addr_3, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel_new.cpp:304]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_04_0 = phi i4 [ %idx_read, %0 ], [ %c3_V, %4 ]"   --->   Operation 13 'phi' 'p_04_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_04_0, i32 3)" [src/kernel_kernel_new.cpp:304]   --->   Operation 14 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_107, label %.loopexit, label %.preheader118.preheader" [src/kernel_kernel_new.cpp:304]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %p_04_0, %idx_read" [src/kernel_kernel_new.cpp:312]   --->   Operation 16 'icmp' 'icmp_ln879' <Predicate = (!tmp_107)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:306]   --->   Operation 17 'br' <Predicate = (!tmp_107)> <Delay = 0.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:320]   --->   Operation 18 'ret' <Predicate = (tmp_107)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.34>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader118.preheader ], [ %add_ln306, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:306]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%p_053_0 = phi i7 [ 0, %.preheader118.preheader ], [ %select_ln544_111, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:313]   --->   Operation 20 'phi' 'p_053_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_067_0 = phi i6 [ 0, %.preheader118.preheader ], [ %c5_V, %hls_label_6_end ]"   --->   Operation 21 'phi' 'p_067_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.62ns)   --->   "%icmp_ln306 = icmp eq i12 %indvar_flatten, -2048" [src/kernel_kernel_new.cpp:306]   --->   Operation 22 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.52ns)   --->   "%add_ln306 = add i12 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 23 'add' 'add_ln306' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %4, label %hls_label_6_begin" [src/kernel_kernel_new.cpp:306]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.40ns)   --->   "%c4_V = add i7 %p_053_0, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 25 'add' 'c4_V' <Predicate = (!icmp_ln306)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln308 = icmp eq i6 %p_067_0, -32" [src/kernel_kernel_new.cpp:308]   --->   Operation 26 'icmp' 'icmp_ln308' <Predicate = (!icmp_ln306)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln544 = select i1 %icmp_ln308, i6 0, i6 %p_067_0" [src/kernel_kernel_new.cpp:313]   --->   Operation 27 'select' 'select_ln544' <Predicate = (!icmp_ln306)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.30ns)   --->   "%select_ln544_111 = select i1 %icmp_ln308, i7 %c4_V, i7 %p_053_0" [src/kernel_kernel_new.cpp:313]   --->   Operation 28 'select' 'select_ln544_111' <Predicate = (!icmp_ln306)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %3" [src/kernel_kernel_new.cpp:312]   --->   Operation 29 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.43ns)   --->   "%c5_V = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:308]   --->   Operation 30 'add' 'c5_V' <Predicate = (!icmp_ln306)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_867 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 31 'speclooptripcount' 'empty_867' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln544_111, i5 0)" [src/kernel_kernel_new.cpp:313]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i12 %tmp_s to i13" [src/kernel_kernel_new.cpp:308]   --->   Operation 33 'zext' 'zext_ln308' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [src/kernel_kernel_new.cpp:308]   --->   Operation 34 'specregionbegin' 'tmp' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:309]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.21ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_B_in_V_V)" [src/kernel_kernel_new.cpp:311]   --->   Operation 36 'read' 'tmp_V' <Predicate = (!icmp_ln306)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 37 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_B_out_V_V, i256 %tmp_V)" [src/kernel_kernel_new.cpp:315]   --->   Operation 37 'write' <Predicate = (!icmp_ln879)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %hls_label_6_end"   --->   Operation 38 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %select_ln544 to i13" [src/kernel_kernel_new.cpp:313]   --->   Operation 39 'zext' 'zext_ln321' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i13 %zext_ln308, %zext_ln321" [src/kernel_kernel_new.cpp:313]   --->   Operation 40 'add' 'add_ln321' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln321_3 = add i13 %add_ln321, 2048" [src/kernel_kernel_new.cpp:313]   --->   Operation 41 'add' 'add_ln321_3' <Predicate = (icmp_ln879)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln321_211 = zext i13 %add_ln321_3 to i64" [src/kernel_kernel_new.cpp:313]   --->   Operation 42 'zext' 'zext_ln321_211' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 %zext_ln321_211" [src/kernel_kernel_new.cpp:313]   --->   Operation 43 'getelementptr' 'local_B_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.15ns)   --->   "store i256 %tmp_V, i256* %local_B_V_addr, align 32" [src/kernel_kernel_new.cpp:313]   --->   Operation 44 'store' <Predicate = (icmp_ln879)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [src/kernel_kernel_new.cpp:314]   --->   Operation 45 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [src/kernel_kernel_new.cpp:317]   --->   Operation 46 'specregionend' 'empty' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:308]   --->   Operation 47 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.33>
ST_5 : Operation 48 [1/1] (0.33ns)   --->   "%c3_V = add i4 %p_04_0, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 48 'add' 'c3_V' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel_new.cpp:304]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
idx_read           (read             ) [ 011111]
local_B_V_addr_3   (getelementptr    ) [ 000000]
specmemcore_ln0    (specmemcore      ) [ 000000]
br_ln304           (br               ) [ 011111]
p_04_0             (phi              ) [ 001111]
tmp_107            (bitselect        ) [ 001111]
br_ln304           (br               ) [ 000000]
icmp_ln879         (icmp             ) [ 000110]
br_ln306           (br               ) [ 001111]
ret_ln320          (ret              ) [ 000000]
indvar_flatten     (phi              ) [ 000100]
p_053_0            (phi              ) [ 000100]
p_067_0            (phi              ) [ 000100]
icmp_ln306         (icmp             ) [ 001111]
add_ln306          (add              ) [ 001111]
br_ln306           (br               ) [ 000000]
c4_V               (add              ) [ 000000]
icmp_ln308         (icmp             ) [ 000000]
select_ln544       (select           ) [ 000110]
select_ln544_111   (select           ) [ 001111]
br_ln312           (br               ) [ 000000]
c5_V               (add              ) [ 001111]
empty_867          (speclooptripcount) [ 000000]
tmp_s              (bitconcatenate   ) [ 000000]
zext_ln308         (zext             ) [ 000000]
tmp                (specregionbegin  ) [ 000000]
specpipeline_ln309 (specpipeline     ) [ 000000]
tmp_V              (read             ) [ 000000]
write_ln315        (write            ) [ 000000]
br_ln0             (br               ) [ 000000]
zext_ln321         (zext             ) [ 000000]
add_ln321          (add              ) [ 000000]
add_ln321_3        (add              ) [ 000000]
zext_ln321_211     (zext             ) [ 000000]
local_B_V_addr     (getelementptr    ) [ 000000]
store_ln313        (store            ) [ 000000]
br_ln314           (br               ) [ 000000]
empty              (specregionend    ) [ 000000]
br_ln308           (br               ) [ 001111]
c3_V               (add              ) [ 011111]
br_ln304           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="idx_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_V_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="256" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln315_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="0" index="2" bw="256" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln315/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="local_B_V_addr_3_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="256" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="13" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="local_B_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="256" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="13" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln313_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="12" slack="0"/>
<pin id="117" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="119" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/4 "/>
</bind>
</comp>

<comp id="122" class="1005" name="p_04_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="2"/>
<pin id="124" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_04_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_04_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="4" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="1"/>
<pin id="134" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="12" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_053_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_053_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_053_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_053_0/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="p_067_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="1"/>
<pin id="156" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_067_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_067_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_0/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_107_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_107/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln879_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="1"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln306_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln306_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="c4_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln308_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln544_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln544_111_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_111/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="c5_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln308_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln321_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln321_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln321_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="13" slack="0"/>
<pin id="246" dir="0" index="1" bw="13" slack="0"/>
<pin id="247" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_3/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln321_211_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_211/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="c3_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="2"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_V/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="idx_read_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_107_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_107 "/>
</bind>
</comp>

<comp id="271" class="1005" name="icmp_ln879_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln306_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln306_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln306 "/>
</bind>
</comp>

<comp id="284" class="1005" name="select_ln544_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="1"/>
<pin id="286" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="289" class="1005" name="select_ln544_111_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_111 "/>
</bind>
</comp>

<comp id="295" class="1005" name="c5_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c5_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="c3_V_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="66" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="68" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="82" pin="2"/><net_sink comp="111" pin=4"/></net>

<net id="121"><net_src comp="104" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="131"><net_src comp="125" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="125" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="125" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="136" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="136" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="147" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="158" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="158" pin="4"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="196" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="190" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="147" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="202" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="231" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="259"><net_src comp="122" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="76" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="270"><net_src comp="165" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="173" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="178" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="184" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="287"><net_src comp="202" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="292"><net_src comp="210" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="298"><net_src comp="218" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="303"><net_src comp="255" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="125" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B_V | {4 }
	Port: fifo_B_in_V_V | {}
	Port: fifo_B_out_V_V | {4 }
 - Input state : 
	Port: B_IO_L2_in_inter_trans : idx | {1 }
	Port: B_IO_L2_in_inter_trans : fifo_B_in_V_V | {4 }
	Port: B_IO_L2_in_inter_trans : fifo_B_out_V_V | {}
  - Chain level:
	State 1
		specmemcore_ln0 : 1
	State 2
		tmp_107 : 1
		br_ln304 : 2
		icmp_ln879 : 1
	State 3
		icmp_ln306 : 1
		add_ln306 : 1
		br_ln306 : 2
		c4_V : 1
		icmp_ln308 : 1
		select_ln544 : 2
		select_ln544_111 : 2
		c5_V : 3
	State 4
		zext_ln308 : 1
		add_ln321 : 2
		add_ln321_3 : 3
		zext_ln321_211 : 4
		local_B_V_addr : 5
		store_ln313 : 6
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln306_fu_184    |    0    |    12   |
|          |       c4_V_fu_190       |    0    |    7    |
|    add   |       c5_V_fu_218       |    0    |    6    |
|          |     add_ln321_fu_238    |    0    |    19   |
|          |    add_ln321_3_fu_244   |    0    |    19   |
|          |       c3_V_fu_255       |    0    |    6    |
|----------|-------------------------|---------|---------|
|          |    icmp_ln879_fu_173    |    0    |    9    |
|   icmp   |    icmp_ln306_fu_178    |    0    |    13   |
|          |    icmp_ln308_fu_196    |    0    |    11   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln544_fu_202   |    0    |    6    |
|          | select_ln544_111_fu_210 |    0    |    7    |
|----------|-------------------------|---------|---------|
|   read   |   idx_read_read_fu_76   |    0    |    0    |
|          |     tmp_V_read_fu_82    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln315_write_fu_88 |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|      tmp_107_fu_165     |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_224      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln308_fu_231    |    0    |    0    |
|   zext   |    zext_ln321_fu_235    |    0    |    0    |
|          |  zext_ln321_211_fu_250  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   115   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln306_reg_279   |   12   |
|      c3_V_reg_300      |    4   |
|      c5_V_reg_295      |    6   |
|   icmp_ln306_reg_275   |    1   |
|   icmp_ln879_reg_271   |    1   |
|    idx_read_reg_261    |    4   |
| indvar_flatten_reg_132 |   12   |
|     p_04_0_reg_122     |    4   |
|     p_053_0_reg_143    |    7   |
|     p_067_0_reg_154    |    6   |
|select_ln544_111_reg_289|    7   |
|  select_ln544_reg_284  |    6   |
|     tmp_107_reg_267    |    1   |
+------------------------+--------+
|          Total         |   71   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   115  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   71   |    -   |
+-----------+--------+--------+
|   Total   |   71   |   115  |
+-----------+--------+--------+
