{"Source Block": ["hdl/library/common/ad_gt_es.v@279:311@HdlStmProcess", "  assign axi_arvalid = 1'd0;\n  assign axi_araddr = 32'd0;\n  assign axi_arprot = 3'd0;\n  assign axi_rready = 1'd1;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      axi_awvalid <= 'b0;\n      axi_awaddr <= 'd0;\n      axi_wvalid <= 'b0;\n      axi_wdata <= 'd0;\n    end else begin\n      if ((axi_awvalid == 1'b1) && (axi_awready == 1'b1)) begin\n        axi_awvalid <= 1'b0;\n        axi_awaddr <= 32'd0;\n      end else if (up_es_fsm == ES_FSM_DMA_WRITE) begin\n        axi_awvalid <= 1'b1;\n        axi_awaddr <= up_es_dma_addr;\n      end\n      if ((axi_wvalid == 1'b1) && (axi_wready == 1'b1)) begin\n        axi_wvalid <= 1'b0;\n        axi_wdata <= 32'd0;\n      end else if (up_es_fsm == ES_FSM_DMA_WRITE) begin\n        axi_wvalid <= 1'b1;\n        axi_wdata <= {up_es_scnt_rdata, up_es_ecnt_rdata};\n      end\n    end\n  end\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_es_dmaerr <= 'd0;\n    end else begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[286, "      axi_awvalid <= 'b0;\n"], [287, "      axi_awaddr <= 'd0;\n"], [288, "      axi_wvalid <= 'b0;\n"], [289, "      axi_wdata <= 'd0;\n"], [291, "      if ((axi_awvalid == 1'b1) && (axi_awready == 1'b1)) begin\n"], [292, "        axi_awvalid <= 1'b0;\n"], [293, "        axi_awaddr <= 32'd0;\n"], [294, "      end else if (up_es_fsm == ES_FSM_DMA_WRITE) begin\n"], [295, "        axi_awvalid <= 1'b1;\n"], [296, "        axi_awaddr <= up_es_dma_addr;\n"], [297, "      end\n"], [298, "      if ((axi_wvalid == 1'b1) && (axi_wready == 1'b1)) begin\n"], [299, "        axi_wvalid <= 1'b0;\n"], [300, "        axi_wdata <= 32'd0;\n"], [302, "        axi_wvalid <= 1'b1;\n"], [303, "        axi_wdata <= {up_es_scnt_rdata, up_es_ecnt_rdata};\n"], [304, "      end\n"], [305, "    end\n"], [306, "  end\n"]], "Add": [[289, "      up_es_dma_req <= 'b0;\n"], [289, "      up_es_dma_addr <= 'd0;\n"], [289, "      up_es_dma_data <= 'd0;\n"], [300, "      if ((up_es_dma_req == 1'b1) && (up_es_dma_ack == 1'b1)) begin\n"], [300, "        up_es_dma_req <= 1'b0;\n"], [300, "        up_es_dma_addr <= 32'd0;\n"], [300, "        up_es_dma_data <= 32'd0;\n"]]}}