### 001. A Neural Network that Routes ICs [[link]](https://www.semanticscholar.org/paper/19daed55c9aafbab080976104af24d6059c1c308)
*Dmitry Utyamishev and Inna Partin-Vaisband*

**Design Automation Conference**

___

### 002. A Complete PCB Routing Methodology with Concurrent Hierarchical Routing [[link]](https://www.semanticscholar.org/paper/f3834198de3ed89271381185167b9806524f2029)
*Shih-Ting Lin, Hung-Hsiao Wang, Chia-Yu Kuo, Yolo Chen and Yih-Lang Li*

**Design Automation Conference**

___

### 003. Ordered Escape Routing via Assignment of Routability-Driven Detouring Paths [[link]](https://www.semanticscholar.org/paper/3909cb557f885039540ac60d9cdd3e5152dc7936)
*Jin-Tai Yan*

**IEEE Transactions on Components, Packaging, and Manufacturing Technology**

___

### 004. Escaped Boundary Pins Routing for High-Speed Boards [[link]](https://www.semanticscholar.org/paper/d7ffb5f7d037054702c67d673bdf3aea1ae4b622)
*Ching-Yu Chin, Chung-Yi Kuan, Tsung-Ying Tsai, Hung-Ming Chen and Y. Kajitani*

**IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**

___

### 005. Asynchronous Reinforcement Learning Framework and Knowledge Transfer for Net-Order Exploration in Detailed Routing [[link]](https://www.semanticscholar.org/paper/787d752ea9a17bb70da6b0ce8c1fc0d90627885f)
*Yibo Lin, Tong Qu, Zongqing Lu, Yajuan Su and Yayi Wei*

**IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**

___

### 006. A DEEP REINFORCEMENT LEARNING APPROACH FOR GLOBAL ROUTING [[link]](https://www.semanticscholar.org/paper/05cfda7882696febbf8f90374e722dc9c4632121)
*Haiguang Liao, Wentai Zhang, Xuliang Dong, B. Póczos, K. Shimada and L. Kara*

**arXiv.org**

___

### 007. FastGR: Global Routing on CPU–GPU With Heterogeneous Task Graph Scheduler [[link]](https://www.semanticscholar.org/paper/c4ea4a3a153e7b52a59dece53f987d4d86290894)
*Siting Liu, Peiyu Liao, Rui Zhang, Zhitang Chen, Wenlong Lv, Yibo Lin and Bei Yu*

**Design, Automation and Test in Europe**

___

### 008. Imitation Learning for Simultaneous Escape Routing [[link]](https://www.semanticscholar.org/paper/8c4eeaf12d06b8cf6eb56ac6860570b2c2228e08)
*Minsu Kim, Hyunwook Park, Keeyoung Son, Seongguk Kim, Haeyeon Kim, Jihun Kim, Jinwook Song, Youngmin Ku, Jounggyu Park and Joungho Kim*

**2021 IEEE 30th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS)**

___

### 009. AN ESCAPE ROUTING FRAMEWORK FOR DENSE BOARDS WITH HIGH-SPEED DESIGN CONSTRAINTS [[link]](https://www.semanticscholar.org/paper/45133075c3fca0cb731d3c16d2bccf42a348c6e0)
*Muhammet Mustafa Ozdal, Martin D. F. Wong and P. S. Honsinger*

**ICCAD. IEEE/ACM International Conference on Computer-Aided Design**

___

### 010. Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview [[link]](https://www.semanticscholar.org/paper/68588754791cbcdc85529c7f15118078006a5634)
*Junchi Yan, Xia Lyu, Ruoyu Cheng and Yibo Lin*

**arXiv.org**

___

### 011. TRouter: Thermal-driven PCB Routing via Non-Local Crisscross Attention Networks [[link]](https://www.semanticscholar.org/paper/cced764957b968422d61ee01f281d967f19ccb7f)
*Tinghuan Chen, Silu Xiong, Huan He and Bei Yu*

**IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems**

___

### 012. FanoutNet: A Neuralized PCB Fanout Automation Method Using Deep Reinforcement Learning [[link]](https://www.semanticscholar.org/paper/7cfb571902b6dca6badfcdbe843add81f9fbba77)
*Haiyun Li, Jixin Zhang, Ning Xu and Mingyu Liu*

**AAAI Conference on Artificial Intelligence**

___

### 013. Optimal Simultaneous Pin Assignment And Escape Routing For Dense PCBs [[link]](https://www.semanticscholar.org/paper/9522c8992d0d81a1442dc5c94a338d9231d78e4b)
*Hui Kong, Tan Yan and Martin D. F. Wong*

**Asia and South Pacific Design Automation Conference**

___

### 014. Addressing Variable Dependency in GNN-based SAT Solving [[link]](https://www.semanticscholar.org/paper/b9afc6d406e25bcd66e460a6fab5b08a5982928f)
*Zhiyuan Yan, Min Li, Zhengyuan Shi, W. Zhang, Ying Chen and Hongce Zhang*

**arXiv.org**

___

### 015. A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications [[link]](https://www.semanticscholar.org/paper/1d6639e27720046e0df0aefce0f98cedb546ea96)
*Daniela Sánchez, Lorenzo Servadei, Gamze Naz Kiprit, R. Wille and W. Ecker*

**ACM Transactions on Design Automation of Electronic Systems**

___

### 016. A Negotiated Congestion based Router for Simultaneous Escape Routing [[link]](https://www.semanticscholar.org/paper/a59e14da2a244b6456f959bb25b18a87249eb112)
*Q. Ma, Tan Yan and Martin D. F. Wong*

**IEEE International Symposium on Quality Electronic Design**

___

### 017. A Network Flow Approach for Simultaneous Escape Routing in PCB [[link]](https://www.semanticscholar.org/paper/b6713b9184cf02330d8f6947133d5325aadd6d2b)
*Asad Ali, M. Zeeshan and A. Naveed*

**International Conference on Smart Cities**

___

### 018. Towards Machine Learning for Placement and Routing in Chip Design: a Methodological Overview [[link]](https://www.semanticscholar.org/paper/68588754791cbcdc85529c7f15118078006a5634)
*Junchi Yan, Xia Lyu, Ruoyu Cheng and Yibo Lin*

**arXiv.org**

___

### 019. Simultaneous Escape Routing Based on Routability-Driven Net Ordering [[link]](https://www.semanticscholar.org/paper/d669c821c304c9ac7522a11513d4d2d8d8f4997b)
*Jin-Tai Yan, Tung-Yen Sung and Zhi-Wei Chen*

**2011 IEEE International SOC Conference**

___

### 020. Transformer-based Machine Learning for Fast SAT Solvers and Logic Synthesis [[link]](https://www.semanticscholar.org/paper/3c67c3bba94cdf5b8289859ec991a23219c72461)
*Feng Shi, Chonghan Lee, M. K. Bashar, N. Shukla, Song-Chun Zhu and N. Vijaykrishnan*

**arXiv.org**

___

### 021. Machine Learning Based Acceleration Method for Ordered Escape Routing [[link]](https://www.semanticscholar.org/paper/0eb0b87ba0e32296f0098b5a55d38469236d893e)
*Zhiyang Chen, Weiqing Ji, Yihao Peng, Datao Chen, Mingyu Liu and Hailong Yao*

**ACM Great Lakes Symposium on VLSI**

___

## 022. LEARNING TO SOLVE CIRCUIT-SAT:  AN UNSUPERVISED DIFFERENTIABLE APPROACH 

___

### 023. GraphPlanner: Floorplanning with Graph Neural Network [[link]](https://www.semanticscholar.org/paper/5af16488581098c3f3c9580d97731b106b05c447)
*Yiting Liu, Ziyi Ju, Zhengmin Li, Mingzhi Dong, Hai Zhou, Jia Wang, Fan Yang, Xuan Zeng and Li Shang*

**ACM Transactions on Design Automation of Electronic Systems**

___

### 024. Training a Fully Convolutional Neural Network to Route Integrated Circuits [[link]](https://www.semanticscholar.org/paper/3c3b48c93ece99f9ae237e80d431c7a6d5071fb0)
*Sambhav R. Jain and Kye L. Okabe*

**arXiv.org**

___

### 025. Efficient Global Optimization for Large Scaled Ordered Escape Routing [[link]](https://www.semanticscholar.org/paper/32b53fcb75cc7d24dac3dfe020d8d799a0129034)
*Chuandong Chen, Dishi Lin, Rongshan Wei, Qinghai Liu, Ziran Zhu and Jianli Chen*

**Asia and South Pacific Design Automation Conference**

___

### 026. Ordered Escape Routing Based on Boolean Satisfiability [[link]](https://www.semanticscholar.org/paper/71e1413a58183ce457da99ba00b9d71a5957df86)
*Lijuan Luo and Martin D. F. Wong*

**Asia and South Pacific Design Automation Conference**

___

### 027. A Unified Printed Circuit Board Routing Algorithm With Complicated Constraints and Differential Pairs [[link]](https://www.semanticscholar.org/paper/8e9952e9ce9eb91926cacad2fb0e9dd592055f1f)
*Ting-Chou Lin, Devon J. Merrill, Yen-Yi Wu, Chester Holtz and Chung-Kuan Cheng*

**Asia and South Pacific Design Automation Conference**

___

### 028. Ordered Escape Routing for Grid Pin Array Based on Min-cost Multi-commodity Flow [[link]](https://www.semanticscholar.org/paper/272137912559526044c564b4384f2a441e06978b)
*F. Jiao and Sheqin Dong*

**Asia and South Pacific Design Automation Conference**

___

### 029. Novel Pin Assignment Algorithms for Components with Very High Pin Counts [[link]](https://www.semanticscholar.org/paper/299f4d33664bff53931550c90fe8be1e29117846)
*T. Meister, J. Lienig and Gisbert Thomke*

**Design, Automation and Test in Europe**

___

## 030. Two-stage PCB Routing Using Polygon-based Dynamic Partitioning and MCTS 

___

### 031. B-Escape: A Simultaneous Escape Routing Algorithm Based on Boundary Routing [[link]](https://www.semanticscholar.org/paper/6eb1231c4aecc099d95e01c88dd78021583b86d7)
*Lijuan Luo, Tan Yan, Q. Ma, Martin D. F. Wong and Toshiyuki Shibuya*

**ACM International Symposium on Physical Design**

___

### 032. Challenges and Approaches in VLSI Routing [[link]](https://www.semanticscholar.org/paper/51c3e9c9f169e5f3de011f78be2a92bb101a94e0)
*G. Posser, Evangeline F. Y. Young, S. Held, Yih-Lang Li and D. Pan*

**ACM International Symposium on Physical Design**

___

### 033. DRC Violation Prediction with Pre-global-routing Features Through Convolutional Neural Network [[link]](https://www.semanticscholar.org/paper/7db41ec2fa69eccd05b6f1032ae49db579e6bb97)
*Jhen-Gang Lin, Yu-Guang Chen, Yun-Wei Yang, Wei-Tse Hung, Cheng-Hong Tsai, De-Shiun Fu and M. Chao*

**ACM Great Lakes Symposium on VLSI**

___

### 034. SpecPart: A Supervised Spectral Framework for Hypergraph Partitioning Solution Improvement [[link]](https://www.semanticscholar.org/paper/5a3ac47fda8351c199f6f7502432d317bc5b4514)
*Ismail Bustany, A. Kahng, I. Koutis, Bodhisatta Pramanik and Zhiang Wang*

**2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD)**

___

### 035. Recent Research Development in PCB Layout [[link]](https://www.semanticscholar.org/paper/938094dd79cce5557ea5a94a2774cc9853e01f64)
*Tan Yan and Martin D. F. Wong*

**2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)**

___

