Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/jvoigts/ok_ephys_09/status_led_tb_isim_beh.exe" -prj "C:/Users/jvoigts/ok_ephys_09/status_led_tb_beh.prj" "work.status_led_tb" "work.glbl" 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/Users/jvoigts/ok_ephys_09/led_status01.v\" into library work
Analyzing Verilog file \"C:/Users/jvoigts/ok_ephys_09/status_led_tb.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 97456 KB
Fuse CPU Usage: 100 ms
Compiling module led_status01
Compiling module status_led_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/jvoigts/ok_ephys_09/status_led_tb_isim_beh.exe
Fuse Memory Usage: 101020 KB
Fuse CPU Usage: 100 ms
