// Seed: 2408423436
module module_0 (
    input tri id_0,
    input tri id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    output wand id_5
    , id_18,
    output supply0 id_6
    , id_19, id_20,
    output wire id_7,
    output tri0 id_8,
    output supply1 id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input tri id_14,
    input tri1 id_15,
    input tri0 id_16
);
  assign id_9 = 'h0;
  assign module_1.id_13 = 0;
  tri0 [1 : -1] id_21 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd23,
    parameter id_16 = 32'd94
) (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply0 id_8,
    input tri0 id_9,
    output supply1 id_10,
    output uwire id_11,
    input supply0 id_12,
    input wand _id_13
);
  wire [1 : -1] id_15;
  parameter id_16 = -1'b0;
  logic [-1 : id_13] id_17 = id_7;
  wire [1  *  id_16 : -1] id_18;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_3,
      id_12,
      id_1,
      id_5,
      id_8,
      id_11,
      id_8,
      id_4,
      id_4,
      id_8,
      id_3,
      id_0,
      id_1,
      id_12,
      id_2
  );
  logic id_19;
endmodule
