\hypertarget{struct_t_i_m___master_config_type_def}{}\section{Dokumentacja struktury T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}
\label{struct_t_i_m___master_config_type_def}\index{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def@{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}}


T\+IM Master configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+tim.\+h$>$}

\subsection*{Atrybuty publiczne}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_t_i_m___master_config_type_def_a908a6c1b46cb203c0b8b59b490e1114e}{Master\+Output\+Trigger}
\item 
uint32\+\_\+t \hyperlink{struct_t_i_m___master_config_type_def_a45ddfca310a1180e19fc24b36f8e9585}{Master\+Slave\+Mode}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}
T\+IM Master configuration Structure definition. 

Definicja w linii 229 pliku stm32f4xx\+\_\+hal\+\_\+tim.\+h.



\subsection{Dokumentacja atrybutów składowych}
\mbox{\Hypertarget{struct_t_i_m___master_config_type_def_a908a6c1b46cb203c0b8b59b490e1114e}\label{struct_t_i_m___master_config_type_def_a908a6c1b46cb203c0b8b59b490e1114e}} 
\index{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def@{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}!Master\+Output\+Trigger@{Master\+Output\+Trigger}}
\index{Master\+Output\+Trigger@{Master\+Output\+Trigger}!T\+I\+M\+\_\+\+Master\+Config\+Type\+Def@{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}}
\subsubsection{\texorpdfstring{Master\+Output\+Trigger}{MasterOutputTrigger}}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+M\+\_\+\+Master\+Config\+Type\+Def\+::\+Master\+Output\+Trigger}

Trigger output (T\+R\+GO) selection This parameter can be a value of \hyperlink{group___t_i_m___master___mode___selection}{T\+IM Master Mode Selection} 

Definicja w linii 231 pliku stm32f4xx\+\_\+hal\+\_\+tim.\+h.

\mbox{\Hypertarget{struct_t_i_m___master_config_type_def_a45ddfca310a1180e19fc24b36f8e9585}\label{struct_t_i_m___master_config_type_def_a45ddfca310a1180e19fc24b36f8e9585}} 
\index{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def@{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}!Master\+Slave\+Mode@{Master\+Slave\+Mode}}
\index{Master\+Slave\+Mode@{Master\+Slave\+Mode}!T\+I\+M\+\_\+\+Master\+Config\+Type\+Def@{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}}
\subsubsection{\texorpdfstring{Master\+Slave\+Mode}{MasterSlaveMode}}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+M\+\_\+\+Master\+Config\+Type\+Def\+::\+Master\+Slave\+Mode}

Master/slave mode selection This parameter can be a value of \hyperlink{group___t_i_m___master___slave___mode}{T\+IM Master/\+Slave Mode} \begin{DoxyNote}{Nota}
When the Master/slave mode is enabled, the effect of an event on the trigger input (T\+R\+GI) is delayed to allow a perfect synchronization between the current timer and its slaves (through T\+R\+GO). It is not mandatory in case of timer synchronization mode. 
\end{DoxyNote}


Definicja w linii 233 pliku stm32f4xx\+\_\+hal\+\_\+tim.\+h.



Dokumentacja dla tej struktury została wygenerowana z pliku\+:\begin{DoxyCompactItemize}
\item 
S\+T\+M/\+W\+D\+S\+\_\+\+Kosc\+\_\+\+Linux/\+Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\hyperlink{stm32f4xx__hal__tim_8h}{stm32f4xx\+\_\+hal\+\_\+tim.\+h}\end{DoxyCompactItemize}
