// Seed: 1983563954
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    input supply1 id_4
);
  logic [-1 'b0 : 1] id_6 = 1, id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input  wire id_2,
    input  wand id_3,
    output tri1 id_4,
    input  tri0 id_5,
    input  tri1 id_6#(.id_10(-1)),
    input  wor  id_7,
    input  wor  id_8
);
  final $clog2(11);
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_1,
      id_8
  );
endmodule
