

================================================================
== Vivado HLS Report for 'sobel'
================================================================
* Date:           Fri May 31 10:17:03 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.129|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  303774|  303774|  303774|  303774|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  303772|  303772|        29|          6|          1|  50625|    yes   |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 6, D = 29, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	31  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	2  / true
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_V_data_V), !map !31"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_keep_V), !map !37"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_strb_V), !map !41"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !45"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_V_data_V), !map !49"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_keep_V), !map !53"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_strb_V), !map !57"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !61"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%line_buffer = alloca [675 x i8], align 1" [sobel.cpp:10]   --->   Operation 41 'alloca' 'line_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sobel.cpp:6]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V_data_V, i1* %input_V_keep_V, i1* %input_V_strb_V, i1* %input_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sobel.cpp:6]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_V_data_V, i1* %output_V_keep_V, i1* %output_V_strb_V, i1* %output_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sobel.cpp:7]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %1" [sobel.cpp:18]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%row = phi i32 [ 0, %0 ], [ %p_row, %4 ]" [sobel.cpp:60]   --->   Operation 46 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%col = phi i32 [ 0, %0 ], [ %p_s, %4 ]" [sobel.cpp:60]   --->   Operation 47 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i16 [ 0, %0 ], [ %i_1, %4 ]"   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %i, -14911" [sobel.cpp:18]   --->   Operation 49 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50625, i64 50625, i64 50625)"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.07ns)   --->   "%i_1 = add i16 %i, 1" [sobel.cpp:18]   --->   Operation 51 'add' 'i_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %5, label %2" [sobel.cpp:18]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %col to i11" [sobel.cpp:24]   --->   Operation 53 'trunc' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.63ns)   --->   "%tmp_3 = add i11 225, %tmp_2" [sobel.cpp:24]   --->   Operation 54 'add' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i11 %tmp_3 to i64" [sobel.cpp:24]   --->   Operation 55 'sext' 'tmp_22_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_22_cast" [sobel.cpp:24]   --->   Operation 56 'getelementptr' 'line_buffer_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.63ns)   --->   "%tmp_19 = add i11 450, %tmp_2" [sobel.cpp:25]   --->   Operation 57 'add' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i11 %tmp_19 to i64" [sobel.cpp:25]   --->   Operation 58 'sext' 'tmp_23_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%line_buffer_addr_2 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_23_cast" [sobel.cpp:25]   --->   Operation 59 'getelementptr' 'line_buffer_addr_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%line_buffer_load = load i8* %line_buffer_addr, align 1" [sobel.cpp:24]   --->   Operation 60 'load' 'line_buffer_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%line_buffer_load_1 = load i8* %line_buffer_addr_2, align 1" [sobel.cpp:25]   --->   Operation 61 'load' 'line_buffer_load_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_20 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %row, i32 1, i32 31)" [sobel.cpp:28]   --->   Operation 62 'partselect' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_20, 0" [sobel.cpp:28]   --->   Operation 63 'icmp' 'icmp' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_22 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col, i32 1, i32 31)" [sobel.cpp:28]   --->   Operation 64 'partselect' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.47ns)   --->   "%icmp4 = icmp sgt i31 %tmp_22, 0" [sobel.cpp:28]   --->   Operation 65 'icmp' 'icmp4' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp4" [sobel.cpp:28]   --->   Operation 66 'and' 'or_cond' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %3" [sobel.cpp:28]   --->   Operation 67 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.42ns)   --->   "%tmp_last_V_1 = icmp eq i16 %i, -14912" [sobel.cpp:54]   --->   Operation 68 'icmp' 'tmp_last_V_1' <Predicate = (!exitcond1 & !or_cond)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.42ns)   --->   "%tmp_last_V = icmp eq i16 %i, -14912" [sobel.cpp:49]   --->   Operation 69 'icmp' 'tmp_last_V' <Predicate = (!exitcond1 & or_cond)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = sext i32 %col to i64" [sobel.cpp:24]   --->   Operation 70 'sext' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%line_buffer_addr_1 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_1" [sobel.cpp:24]   --->   Operation 71 'getelementptr' 'line_buffer_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%line_buffer_load = load i8* %line_buffer_addr, align 1" [sobel.cpp:24]   --->   Operation 72 'load' 'line_buffer_load' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "store i8 %line_buffer_load, i8* %line_buffer_addr_1, align 1" [sobel.cpp:24]   --->   Operation 73 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%line_buffer_load_1 = load i8* %line_buffer_addr_2, align 1" [sobel.cpp:25]   --->   Operation 74 'load' 'line_buffer_load_1' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "store i8 %line_buffer_load_1, i8* %line_buffer_addr, align 1" [sobel.cpp:25]   --->   Operation 75 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>

State 4 <SV = 3> <Delay = 7.44>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%tmp_4 = add i32 -2, %col" [sobel.cpp:32]   --->   Operation 76 'add' 'tmp_4' <Predicate = (!exitcond1 & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = zext i32 %tmp_4 to i64" [sobel.cpp:32]   --->   Operation 77 'zext' 'tmp_5' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i32 %tmp_4 to i11" [sobel.cpp:32]   --->   Operation 78 'trunc' 'tmp_23' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%line_buffer_addr_3 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_5" [sobel.cpp:32]   --->   Operation 79 'getelementptr' 'line_buffer_addr_3' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.63ns)   --->   "%tmp_24 = add i11 225, %tmp_23" [sobel.cpp:32]   --->   Operation 80 'add' 'tmp_24' <Predicate = (!exitcond1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i11 %tmp_24 to i64" [sobel.cpp:32]   --->   Operation 81 'sext' 'tmp_24_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%line_buffer_addr_6 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_24_cast" [sobel.cpp:32]   --->   Operation 82 'getelementptr' 'line_buffer_addr_6' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%line_buffer_load_2 = load i8* %line_buffer_addr_3, align 1" [sobel.cpp:32]   --->   Operation 83 'load' 'line_buffer_load_2' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%line_buffer_load_5 = load i8* %line_buffer_addr_6, align 1" [sobel.cpp:32]   --->   Operation 84 'load' 'line_buffer_load_5' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%line_buffer_load_2 = load i8* %line_buffer_addr_3, align 1" [sobel.cpp:32]   --->   Operation 85 'load' 'line_buffer_load_2' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_5 : Operation 86 [1/1] (2.55ns)   --->   "%tmp_31_0_1 = add i32 -1, %col" [sobel.cpp:32]   --->   Operation 86 'add' 'tmp_31_0_1' <Predicate = (!exitcond1 & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %tmp_31_0_1 to i11" [sobel.cpp:32]   --->   Operation 87 'trunc' 'tmp_27' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_32_0_2 = zext i32 %col to i64" [sobel.cpp:32]   --->   Operation 88 'zext' 'tmp_32_0_2' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%line_buffer_addr_5 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_32_0_2" [sobel.cpp:32]   --->   Operation 89 'getelementptr' 'line_buffer_addr_5' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (3.25ns)   --->   "%line_buffer_load_4 = load i8* %line_buffer_addr_5, align 1" [sobel.cpp:32]   --->   Operation 90 'load' 'line_buffer_load_4' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%line_buffer_load_5 = load i8* %line_buffer_addr_6, align 1" [sobel.cpp:32]   --->   Operation 91 'load' 'line_buffer_load_5' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%line_buffer_load_6 = load i8* %line_buffer_addr, align 1" [sobel.cpp:32]   --->   Operation 92 'load' 'line_buffer_load_6' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_5 : Operation 93 [1/1] (2.55ns)   --->   "%col_1 = add nsw i32 %col, 1" [sobel.cpp:59]   --->   Operation 93 'add' 'col_1' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (2.47ns)   --->   "%tmp_21 = icmp eq i32 %col_1, 225" [sobel.cpp:60]   --->   Operation 94 'icmp' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.55ns)   --->   "%row_1 = add nsw i32 %row, 1" [sobel.cpp:62]   --->   Operation 95 'add' 'row_1' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.69ns)   --->   "%p_row = select i1 %tmp_21, i32 %row_1, i32 %row" [sobel.cpp:60]   --->   Operation 96 'select' 'p_row' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_21, i32 0, i32 %col_1" [sobel.cpp:60]   --->   Operation 97 'select' 'p_s' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.16>
ST_6 : Operation 98 [1/1] (1.63ns)   --->   "%tmp_25 = add i11 450, %tmp_23" [sobel.cpp:32]   --->   Operation 98 'add' 'tmp_25' <Predicate = (!exitcond1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i11 %tmp_25 to i64" [sobel.cpp:32]   --->   Operation 99 'sext' 'tmp_25_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%line_buffer_addr_7 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_25_cast" [sobel.cpp:32]   --->   Operation 100 'getelementptr' 'line_buffer_addr_7' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_32_0_1 = zext i32 %tmp_31_0_1 to i64" [sobel.cpp:32]   --->   Operation 101 'zext' 'tmp_32_0_1' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%line_buffer_addr_4 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_32_0_1" [sobel.cpp:32]   --->   Operation 102 'getelementptr' 'line_buffer_addr_4' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (3.25ns)   --->   "%line_buffer_load_3 = load i8* %line_buffer_addr_4, align 1" [sobel.cpp:32]   --->   Operation 103 'load' 'line_buffer_load_3' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_6 : Operation 104 [1/2] (3.25ns)   --->   "%line_buffer_load_4 = load i8* %line_buffer_addr_5, align 1" [sobel.cpp:32]   --->   Operation 104 'load' 'line_buffer_load_4' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_6 : Operation 105 [1/2] (3.25ns)   --->   "%line_buffer_load_6 = load i8* %line_buffer_addr, align 1" [sobel.cpp:32]   --->   Operation 105 'load' 'line_buffer_load_6' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_6 : Operation 106 [2/2] (3.25ns)   --->   "%line_buffer_load_7 = load i8* %line_buffer_addr_7, align 1" [sobel.cpp:32]   --->   Operation 106 'load' 'line_buffer_load_7' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i8 %line_buffer_load_2 to i9" [sobel.cpp:39]   --->   Operation 107 'zext' 'tmp_5_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i8 %line_buffer_load_4 to i9" [sobel.cpp:39]   --->   Operation 108 'zext' 'tmp_6_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.91ns)   --->   "%tmp_6 = sub i9 %tmp_6_cast, %tmp_5_cast" [sobel.cpp:39]   --->   Operation 109 'sub' 'tmp_6' <Predicate = (!exitcond1 & or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.91ns)   --->   "%sum = add i9 %tmp_5_cast, %tmp_6_cast" [sobel.cpp:42]   --->   Operation 110 'add' 'sum' <Predicate = (!exitcond1 & or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.51>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [sobel.cpp:18]   --->   Operation 111 'specregionbegin' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [sobel.cpp:19]   --->   Operation 112 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%empty_7 = call { i8, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P(i8* %input_V_data_V, i1* %input_V_keep_V, i1* %input_V_strb_V, i1* %input_V_last_V)" [sobel.cpp:20]   --->   Operation 113 'read' 'empty_7' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i1 } %empty_7, 0" [sobel.cpp:20]   --->   Operation 114 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %line_buffer_addr_2, align 1" [sobel.cpp:26]   --->   Operation 115 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_7 : Operation 116 [1/1] (1.63ns)   --->   "%tmp_26 = add i11 450, %tmp_27" [sobel.cpp:32]   --->   Operation 116 'add' 'tmp_26' <Predicate = (!exitcond1 & or_cond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i11 %tmp_26 to i64" [sobel.cpp:32]   --->   Operation 117 'sext' 'tmp_26_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%line_buffer_addr_8 = getelementptr [675 x i8]* %line_buffer, i64 0, i64 %tmp_26_cast" [sobel.cpp:32]   --->   Operation 118 'getelementptr' 'line_buffer_addr_8' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 119 [1/2] (3.25ns)   --->   "%line_buffer_load_3 = load i8* %line_buffer_addr_4, align 1" [sobel.cpp:32]   --->   Operation 119 'load' 'line_buffer_load_3' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_7 : Operation 120 [1/2] (3.25ns)   --->   "%line_buffer_load_7 = load i8* %line_buffer_addr_7, align 1" [sobel.cpp:32]   --->   Operation 120 'load' 'line_buffer_load_7' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_7 : Operation 121 [2/2] (3.25ns)   --->   "%line_buffer_load_8 = load i8* %line_buffer_addr_8, align 1" [sobel.cpp:32]   --->   Operation 121 'load' 'line_buffer_load_8' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %line_buffer_load_5, i1 false)" [sobel.cpp:39]   --->   Operation 122 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i9 %tmp_8 to i11" [sobel.cpp:39]   --->   Operation 123 'zext' 'tmp_8_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %line_buffer_load_6, i1 false)" [sobel.cpp:39]   --->   Operation 124 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp_s to i11" [sobel.cpp:39]   --->   Operation 125 'zext' 'tmp_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4_cast4 = zext i8 %line_buffer_load_7 to i10" [sobel.cpp:39]   --->   Operation 126 'zext' 'tmp_4_cast4' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %line_buffer_load_7 to i11" [sobel.cpp:39]   --->   Operation 127 'zext' 'tmp_4_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_10_cast3 = zext i8 %tmp_data_V_1 to i10" [sobel.cpp:39]   --->   Operation 128 'zext' 'tmp_10_cast3' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i8 %tmp_data_V_1 to i11" [sobel.cpp:39]   --->   Operation 129 'zext' 'tmp_10_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i9 %tmp_6 to i11" [sobel.cpp:39]   --->   Operation 130 'sext' 'tmp_11_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_7 = sub i11 %tmp_11_cast, %tmp_8_cast" [sobel.cpp:39]   --->   Operation 131 'sub' 'tmp_7' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_9 = add i11 %tmp_cast, %tmp_7" [sobel.cpp:39]   --->   Operation 132 'add' 'tmp_9' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_10 = sub i11 %tmp_9, %tmp_4_cast" [sobel.cpp:39]   --->   Operation 133 'sub' 'tmp_10' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gx = add i11 %tmp_10_cast, %tmp_10" [sobel.cpp:39]   --->   Operation 134 'add' 'gx' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%sum_cast = zext i9 %sum to i10" [sobel.cpp:42]   --->   Operation 135 'zext' 'sum_cast' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sum87_neg = sub i10 %tmp_4_cast4, %sum_cast" [sobel.cpp:42]   --->   Operation 136 'sub' 'sum87_neg' <Predicate = (!exitcond1 & or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%tmp_13 = add i10 %tmp_10_cast3, %sum87_neg" [sobel.cpp:42]   --->   Operation 137 'add' 'tmp_13' <Predicate = (!exitcond1 & or_cond)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [sobel.cpp:64]   --->   Operation 138 'specregionend' 'empty_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [sobel.cpp:18]   --->   Operation 139 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 140 [1/2] (3.25ns)   --->   "%line_buffer_load_8 = load i8* %line_buffer_addr_8, align 1" [sobel.cpp:32]   --->   Operation 140 'load' 'line_buffer_load_8' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 675> <RAM>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%gx_cast_cast = sext i11 %gx to i22" [sobel.cpp:39]   --->   Operation 141 'sext' 'gx_cast_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %line_buffer_load_3, i1 false)" [sobel.cpp:42]   --->   Operation 142 'bitconcatenate' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i9 %tmp_11 to i11" [sobel.cpp:42]   --->   Operation 143 'zext' 'tmp_16_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %line_buffer_load_8, i1 false)" [sobel.cpp:42]   --->   Operation 144 'bitconcatenate' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i9 %tmp_12 to i11" [sobel.cpp:42]   --->   Operation 145 'zext' 'tmp_18_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i10 %tmp_13 to i11" [sobel.cpp:42]   --->   Operation 146 'sext' 'tmp_19_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_14 = sub i11 %tmp_19_cast, %tmp_16_cast" [sobel.cpp:42]   --->   Operation 147 'sub' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gy = add i11 %tmp_18_cast, %tmp_14" [sobel.cpp:42]   --->   Operation 148 'add' 'gy' <Predicate = (or_cond)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 149 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_15 = mul i22 %gx_cast_cast, %gx_cast_cast" [sobel.cpp:44]   --->   Operation 149 'mul' 'tmp_15' <Predicate = (or_cond)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%gy_cast_cast = sext i11 %gy to i22" [sobel.cpp:42]   --->   Operation 150 'sext' 'gy_cast_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (3.36ns) (grouped into DSP with root node tmp_17)   --->   "%tmp_16 = mul i22 %gy_cast_cast, %gy_cast_cast" [sobel.cpp:44]   --->   Operation 151 'mul' 'tmp_16' <Predicate = (or_cond)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 152 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_17 = add i22 %tmp_15, %tmp_16" [sobel.cpp:44]   --->   Operation 152 'add' 'tmp_17' <Predicate = (or_cond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_28 = sext i22 %tmp_17 to i32" [sobel.cpp:44]   --->   Operation 153 'sext' 'tmp_28' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 154 [6/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_28 to float" [sobel.cpp:44]   --->   Operation 154 'sitofp' 'tmp_18' <Predicate = (or_cond)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 155 [5/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_28 to float" [sobel.cpp:44]   --->   Operation 155 'sitofp' 'tmp_18' <Predicate = (or_cond)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 156 [4/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_28 to float" [sobel.cpp:44]   --->   Operation 156 'sitofp' 'tmp_18' <Predicate = (or_cond)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 157 [3/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_28 to float" [sobel.cpp:44]   --->   Operation 157 'sitofp' 'tmp_18' <Predicate = (or_cond)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 158 [2/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_28 to float" [sobel.cpp:44]   --->   Operation 158 'sitofp' 'tmp_18' <Predicate = (or_cond)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 159 [1/6] (6.41ns)   --->   "%tmp_18 = sitofp i32 %tmp_28 to float" [sobel.cpp:44]   --->   Operation 159 'sitofp' 'tmp_18' <Predicate = (or_cond)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.12>
ST_16 : Operation 160 [12/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 160 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.12>
ST_17 : Operation 161 [11/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 161 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.12>
ST_18 : Operation 162 [10/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 162 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.12>
ST_19 : Operation 163 [9/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 163 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.12>
ST_20 : Operation 164 [8/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 164 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.12>
ST_21 : Operation 165 [7/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 165 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.12>
ST_22 : Operation 166 [6/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 166 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.12>
ST_23 : Operation 167 [5/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 167 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.12>
ST_24 : Operation 168 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P(i8* %output_V_data_V, i1* %output_V_keep_V, i1* %output_V_strb_V, i1* %output_V_last_V, i8 0, i1 undef, i1 undef, i1 %tmp_last_V_1)" [sobel.cpp:55]   --->   Operation 168 'write' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 169 [4/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 169 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.12>
ST_25 : Operation 170 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P(i8* %output_V_data_V, i1* %output_V_keep_V, i1* %output_V_strb_V, i1* %output_V_last_V, i8 0, i1 undef, i1 undef, i1 %tmp_last_V_1)" [sobel.cpp:55]   --->   Operation 170 'write' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 171 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_25 : Operation 172 [3/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 172 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.12>
ST_26 : Operation 173 [2/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 173 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.12>
ST_27 : Operation 174 [1/12] (8.12ns)   --->   "%x_assign = call float @llvm.sqrt.f32(float %tmp_18)" [sobel.cpp:44]   --->   Operation 174 'fsqrt' 'x_assign' <Predicate = (or_cond)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 107 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 175 'bitcast' 'p_Val2_s' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 176 'bitselect' 'p_Result_s' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 177 'partselect' 'tmp_V' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 178 'trunc' 'tmp_V_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 179 'bitconcatenate' 'mantissa_V' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%mantissa_V_1_cast2 = zext i25 %mantissa_V to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 180 'zext' 'mantissa_V_1_cast2' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast1 = zext i8 %tmp_V to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 181 'zext' 'tmp_i_i_i_i_cast1' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (1.91ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 182 'add' 'sh_assign' <Predicate = (or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 183 'bitselect' 'isNeg' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (1.91ns)   --->   "%tmp_i_i_i = sub i8 127, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 184 'sub' 'tmp_i_i_i' <Predicate = (or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i8 %tmp_i_i_i to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 185 'sext' 'tmp_i_i_i_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_i_cast, i9 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 186 'select' 'ush' <Predicate = (or_cond)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sh_assign_2_cast = sext i9 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 187 'sext' 'sh_assign_2_cast' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sh_assign_2_cast_cas = sext i9 %ush to i25" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 188 'sext' 'sh_assign_2_cast_cas' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_i_i_i_8 = zext i32 %sh_assign_2_cast to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 189 'zext' 'tmp_i_i_i_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sh_assign_2_cast_cas" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 190 'lshr' 'r_V' <Predicate = (or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %mantissa_V_1_cast2, %tmp_i_i_i_8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 191 'shl' 'r_V_1' <Predicate = (or_cond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 192 'bitselect' 'tmp_34' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_29 = zext i1 %tmp_34 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 193 'zext' 'tmp_29' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 194 'partselect' 'tmp_30' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 195 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %tmp_29, i32 %tmp_30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 195 'select' 'p_Val2_5' <Predicate = (or_cond)> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.94>
ST_29 : Operation 196 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 196 'sub' 'result_V_1' <Predicate = (or_cond & p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 197 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44]   --->   Operation 197 'select' 'p_Val2_6' <Predicate = (or_cond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_35 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_6, i32 8, i32 31)" [sobel.cpp:45]   --->   Operation 198 'partselect' 'tmp_35' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 199 [1/1] (2.45ns)   --->   "%icmp9 = icmp sgt i24 %tmp_35, 0" [sobel.cpp:45]   --->   Operation 199 'icmp' 'icmp9' <Predicate = (or_cond)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i32 %p_Val2_6 to i8" [sobel.cpp:48]   --->   Operation 200 'trunc' 'tmp_36' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 201 [1/1] (1.24ns)   --->   "%tmp_data_V = select i1 %icmp9, i8 -1, i8 %tmp_36" [sobel.cpp:48]   --->   Operation 201 'select' 'tmp_data_V' <Predicate = (or_cond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 202 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P(i8* %output_V_data_V, i1* %output_V_keep_V, i1* %output_V_strb_V, i1* %output_V_last_V, i8 %tmp_data_V, i1 undef, i1 undef, i1 %tmp_last_V)" [sobel.cpp:50]   --->   Operation 202 'write' <Predicate = (or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 203 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P(i8* %output_V_data_V, i1* %output_V_keep_V, i1* %output_V_strb_V, i1* %output_V_last_V, i8 %tmp_data_V, i1 undef, i1 undef, i1 %tmp_last_V)" [sobel.cpp:50]   --->   Operation 203 'write' <Predicate = (or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "br label %4" [sobel.cpp:51]   --->   Operation 204 'br' <Predicate = (or_cond)> <Delay = 0.00>

State 31 <SV = 2> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "ret void" [sobel.cpp:65]   --->   Operation 205 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row', sobel.cpp:60) with incoming values : ('p_row', sobel.cpp:60) [24]  (1.77 ns)

 <State 2>: 5.4ns
The critical path consists of the following:
	'phi' operation ('col', sobel.cpp:60) with incoming values : ('p_s', sobel.cpp:60) [25]  (0 ns)
	'add' operation ('tmp_3', sobel.cpp:24) [38]  (1.64 ns)
	'getelementptr' operation ('line_buffer_addr', sobel.cpp:24) [40]  (0 ns)
	'load' operation ('line_buffer_load', sobel.cpp:24) on array 'line_buffer', sobel.cpp:10 [45]  (3.25 ns)
	blocking operation 0.511 ns on control path)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('line_buffer_load', sobel.cpp:24) on array 'line_buffer', sobel.cpp:10 [45]  (3.25 ns)
	'store' operation (sobel.cpp:24) of variable 'line_buffer_load', sobel.cpp:24 on array 'line_buffer', sobel.cpp:10 [46]  (3.25 ns)

 <State 4>: 7.45ns
The critical path consists of the following:
	'add' operation ('tmp_4', sobel.cpp:32) [61]  (2.55 ns)
	'add' operation ('tmp_24', sobel.cpp:32) [65]  (1.64 ns)
	'getelementptr' operation ('line_buffer_addr_6', sobel.cpp:32) [67]  (0 ns)
	'load' operation ('line_buffer_load_5', sobel.cpp:32) on array 'line_buffer', sobel.cpp:10 [83]  (3.25 ns)

 <State 5>: 5.72ns
The critical path consists of the following:
	'add' operation ('col', sobel.cpp:59) [153]  (2.55 ns)
	'icmp' operation ('tmp_21', sobel.cpp:60) [154]  (2.47 ns)
	'select' operation ('p_row', sobel.cpp:60) [156]  (0.698 ns)

 <State 6>: 5.17ns
The critical path consists of the following:
	'load' operation ('line_buffer_load_4', sobel.cpp:32) on array 'line_buffer', sobel.cpp:10 [82]  (3.25 ns)
	'sub' operation ('tmp_6', sobel.cpp:39) [97]  (1.92 ns)

 <State 7>: 7.51ns
The critical path consists of the following:
	'sub' operation ('tmp_7', sobel.cpp:39) [99]  (0 ns)
	'add' operation ('tmp_9', sobel.cpp:39) [100]  (3.76 ns)
	'sub' operation ('tmp_10', sobel.cpp:39) [101]  (0 ns)
	'add' operation ('gx', sobel.cpp:39) [102]  (3.76 ns)

 <State 8>: 7.01ns
The critical path consists of the following:
	'load' operation ('line_buffer_load_8', sobel.cpp:32) on array 'line_buffer', sobel.cpp:10 [86]  (3.25 ns)
	'add' operation ('gy', sobel.cpp:42) [114]  (3.76 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[118] ('tmp_16', sobel.cpp:44) [117]  (3.36 ns)
	'add' operation of DSP[118] ('tmp_17', sobel.cpp:44) [118]  (3.02 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', sobel.cpp:44) [120]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', sobel.cpp:44) [120]  (6.41 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', sobel.cpp:44) [120]  (6.41 ns)

 <State 13>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', sobel.cpp:44) [120]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', sobel.cpp:44) [120]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_18', sobel.cpp:44) [120]  (6.41 ns)

 <State 16>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 17>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 18>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 19>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 20>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 21>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 22>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 23>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 24>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 25>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 26>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 27>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('x', sobel.cpp:44) [121]  (8.13 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44) [129]  (1.92 ns)
	'select' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44) [133]  (0.968 ns)
	'lshr' operation ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44) [137]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44) [142]  (4.42 ns)

 <State 29>: 6.95ns
The critical path consists of the following:
	'sub' operation ('result.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44) [143]  (2.55 ns)
	'select' operation ('__Val2__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->sobel.cpp:44) [144]  (0.698 ns)
	'icmp' operation ('icmp9', sobel.cpp:45) [146]  (2.45 ns)
	'select' operation ('val', sobel.cpp:48) [148]  (1.25 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
