INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/test/project_1/project_1.srcs/sources_1/new/sample_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/test/project_1/project_1.srcs/sim_1/new/sample_gate_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sample_gate_tb'
