$date
	Wed Sep 11 11:46:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_cct_tb $end
$var wire 1 ! m_tb $end
$var reg 1 " c0_tb $end
$var reg 1 # c1_tb $end
$var reg 1 $ x0_tb $end
$var reg 1 % x1_tb $end
$var reg 1 & x2_tb $end
$var reg 1 ' x3_tb $end
$scope module u_gate $end
$var wire 1 " c0 $end
$var wire 1 # c1 $end
$var wire 1 $ x0 $end
$var wire 1 % x1 $end
$var wire 1 & x2 $end
$var wire 1 ' x3 $end
$var reg 1 ! m $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
1$
0#
0"
1!
$end
#5
1%
1#
#10
0!
0%
0#
1"
#15
1!
1#
#20
