0.7
2020.2
May  7 2023
15:10:42
/home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.srcs/sim_1/new/adder_tb.v,1693300093,verilog,,,,adder_tb,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.srcs/sources_1/new/full_adder_1bit.v,1693300369,verilog,,/home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.srcs/sources_1/new/top_adder.v,,full_adder_1bit,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.srcs/sources_1/new/top_adder.v,1693303126,verilog,,/home/vs/funtion/verilog/ELD_LAB/Lab1_HW_adder+subtractor/Lab1_HW_adder+subtractor.srcs/sim_1/new/adder_tb.v,,top_adder,,,,,,,,
