{
	"acmid": "2485718",
	"author": [
		"Rangharajan Venkatesan",
		"Mrigank Sharad",
		"Kaushik Roy",
		"Anand Raghunathan"
	],
	"booktitle": "Proceedings of the 17th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2013",
	"dblpkey": "conf/date/VenkatesanSRR13",
	"pages": "1825-1830",
	"publisher": "EDA Consortium San Jose, CA, USA / ACM DL",
	"stemmed": [
		"dwm",
		"tapestri",
		"an",
		"energi",
		"effici",
		"all",
		"spin",
		"cach",
		"use",
		"domain",
		"wall",
		"shift",
		"base",
		"write"
	],
	"tag": [
		"energy",
		"named",
		"performance",
		"using"
	],
	"title": "DWM-TAPESTRI â€” an energy efficient all-spin cache using domain wall shift based writes",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2013
}