// Seed: 2000745483
module module_0 (
    id_1,
    id_2,
    module_0
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial $clog2(37);
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd19
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  output reg id_2;
  output supply1 id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  logic   id_6;
  supply1 id_7 = -1;
  assign id_1 = -1;
  logic [7:0] id_8;
  assign id_3 = id_4;
  wire id_9;
  initial id_2 <= id_8[id_5];
endmodule
