#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sat Jan 25 01:34:33 2020
# Process ID: 20425
# Current directory: /home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1
# Command line: vivado -log XADCdemo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source XADCdemo.tcl -notrace
# Log file: /home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/XADCdemo.vdi
# Journal file: /home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source XADCdemo.tcl -notrace
Command: link_design -top XADCdemo -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint '/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK_8192KHz'
INFO: [Project 1-454] Reading design checkpoint '/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'xadc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1739.090 ; gain = 0.000 ; free physical = 17662 ; free virtual = 55966
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, CLK_8192KHz/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'CLK_8192KHz/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc/inst'
Finished Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'xadc/inst'
Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_8192KHz/inst'
Finished Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK_8192KHz/inst'
Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_8192KHz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.512 ; gain = 523.828 ; free physical = 17124 ; free virtual = 55421
Finished Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK_8192KHz/inst'
Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/constrs_1/imports/constraints/Arty_Master.xdc]
Finished Parsing XDC File [/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.srcs/constrs_1/imports/constraints/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.512 ; gain = 0.000 ; free physical = 17181 ; free virtual = 55479
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2346.512 ; gain = 851.273 ; free physical = 17181 ; free virtual = 55479
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2410.543 ; gain = 64.031 ; free physical = 17184 ; free virtual = 55482

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 210b4f1cb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2558.340 ; gain = 109.812 ; free physical = 17029 ; free virtual = 55328
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 210b4f1cb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2558.340 ; gain = 109.812 ; free physical = 17029 ; free virtual = 55328
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f1357cdd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2558.340 ; gain = 109.812 ; free physical = 17029 ; free virtual = 55328
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK100MHZ_IBUF_BUFG_inst to drive 36 load(s) on clock net CLK100MHZ_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 21009bf11

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2558.340 ; gain = 109.812 ; free physical = 17029 ; free virtual = 55328
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 21009bf11

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2558.340 ; gain = 109.812 ; free physical = 17029 ; free virtual = 55328
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21009bf11

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2558.340 ; gain = 109.812 ; free physical = 17029 ; free virtual = 55328
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.340 ; gain = 0.000 ; free physical = 17029 ; free virtual = 55328
Ending Logic Optimization Task | Checksum: 21d055fd5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2558.340 ; gain = 109.812 ; free physical = 17029 ; free virtual = 55328

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.340 ; gain = 0.000 ; free physical = 17029 ; free virtual = 55328
Ending Netlist Obfuscation Task | Checksum: 21d055fd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.340 ; gain = 0.000 ; free physical = 17029 ; free virtual = 55328
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.340 ; gain = 0.000 ; free physical = 17029 ; free virtual = 55328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2558.340 ; gain = 0.000 ; free physical = 17026 ; free virtual = 55325
INFO: [Common 17-1381] The checkpoint '/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/XADCdemo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
Command: report_drc -file XADCdemo_drc_opted.rpt -pb XADCdemo_drc_opted.pb -rpx XADCdemo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/XADCdemo_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'RuntimeOptimized' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.852 ; gain = 0.000 ; free physical = 17000 ; free virtual = 55299
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 180a18291

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2706.852 ; gain = 0.000 ; free physical = 17000 ; free virtual = 55299
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.852 ; gain = 0.000 ; free physical = 17000 ; free virtual = 55299

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6055b918

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2706.852 ; gain = 0.000 ; free physical = 16986 ; free virtual = 55285

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9ffcfe63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2709.820 ; gain = 2.969 ; free physical = 16999 ; free virtual = 55298

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9ffcfe63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2709.820 ; gain = 2.969 ; free physical = 16999 ; free virtual = 55298
Phase 1 Placer Initialization | Checksum: 9ffcfe63

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2709.820 ; gain = 2.969 ; free physical = 16999 ; free virtual = 55298

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 144b291c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2709.820 ; gain = 2.969 ; free physical = 17001 ; free virtual = 55299

Phase 2.2 Global Placement Core
Phase 2.2 Global Placement Core | Checksum: 9141850d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16995 ; free virtual = 55293
Phase 2 Global Placement | Checksum: 9141850d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16995 ; free virtual = 55293

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1605587f4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16995 ; free virtual = 55293

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10e160bd7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16995 ; free virtual = 55292

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cc9d5f2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16995 ; free virtual = 55292

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cc9d5f2e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16995 ; free virtual = 55292

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19f0a2e6b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16994 ; free virtual = 55291

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: db7be54e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16992 ; free virtual = 55289

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 8a9369f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16992 ; free virtual = 55289

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 8a9369f1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16992 ; free virtual = 55289

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 189cf70c9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16990 ; free virtual = 55289
Phase 3 Detail Placement | Checksum: 189cf70c9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16990 ; free virtual = 55289

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15f981a86

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15f981a86

Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16990 ; free virtual = 55289
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.431. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13dd7410a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16991 ; free virtual = 55288
Phase 4.1 Post Commit Optimization | Checksum: 13dd7410a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16991 ; free virtual = 55288

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13dd7410a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16991 ; free virtual = 55288

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13dd7410a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16991 ; free virtual = 55288

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.824 ; gain = 0.000 ; free physical = 16991 ; free virtual = 55288
Phase 4.4 Final Placement Cleanup | Checksum: 1fed888e6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16991 ; free virtual = 55288
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fed888e6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16991 ; free virtual = 55288
Ending Placer Task | Checksum: 13fb9aa71

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 16991 ; free virtual = 55288
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.824 ; gain = 10.973 ; free physical = 17000 ; free virtual = 55297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.824 ; gain = 0.000 ; free physical = 17000 ; free virtual = 55297
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.824 ; gain = 0.000 ; free physical = 16997 ; free virtual = 55296
INFO: [Common 17-1381] The checkpoint '/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/XADCdemo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file XADCdemo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2717.824 ; gain = 0.000 ; free physical = 16992 ; free virtual = 55289
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_placed.rpt -pb XADCdemo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2717.824 ; gain = 0.000 ; free physical = 17000 ; free virtual = 55298
Command: route_design -directive RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'RuntimeOptimized'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4a241397 ConstDB: 0 ShapeSum: f59596da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18f58052d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2722.785 ; gain = 0.000 ; free physical = 16914 ; free virtual = 55212
Post Restoration Checksum: NetGraph: a8eda96a NumContArr: e66a5bc3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18f58052d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2722.785 ; gain = 0.000 ; free physical = 16887 ; free virtual = 55185

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18f58052d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2734.770 ; gain = 11.984 ; free physical = 16854 ; free virtual = 55153

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18f58052d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2734.770 ; gain = 11.984 ; free physical = 16854 ; free virtual = 55153
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ee864b8a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2750.770 ; gain = 27.984 ; free physical = 16844 ; free virtual = 55142
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.406 | TNS=-130.997| WHS=-0.478 | THS=-4.890 |

Phase 2 Router Initialization | Checksum: 152495d2c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2750.770 ; gain = 27.984 ; free physical = 16844 ; free virtual = 55142

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 133
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 133
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a9143521

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2859.773 ; gain = 136.988 ; free physical = 16810 ; free virtual = 55108
INFO: [Route 35-580] Design has 43 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |    clk_8192KHz_clk_wiz_0 |                                                                                         counter_reg[12]/R|
|              sys_clk_pin |    clk_8192KHz_clk_wiz_0 |                                                                                         counter_reg[13]/R|
|              sys_clk_pin |    clk_8192KHz_clk_wiz_0 |                                                                                         counter_reg[14]/R|
|              sys_clk_pin |    clk_8192KHz_clk_wiz_0 |                                                                                         counter_reg[15]/R|
|              sys_clk_pin |    clk_8192KHz_clk_wiz_0 |                                                                                        outputReg_reg[0]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.251 | TNS=-160.667| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 125cdc9d8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16802 ; free virtual = 55100
Phase 4 Rip-up And Reroute | Checksum: 125cdc9d8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16802 ; free virtual = 55100

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 125cdc9d8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16802 ; free virtual = 55100

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 125cdc9d8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16802 ; free virtual = 55100
Phase 5 Delay and Skew Optimization | Checksum: 125cdc9d8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16802 ; free virtual = 55100

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12ab7e76a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16803 ; free virtual = 55101
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.251 | TNS=-160.667| WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c1ec37e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16803 ; free virtual = 55101
Phase 6 Post Hold Fix | Checksum: 17c1ec37e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16803 ; free virtual = 55101

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0311728 %
  Global Horizontal Routing Utilization  = 0.0361791 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 11533d0b9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16804 ; free virtual = 55102

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11533d0b9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16801 ; free virtual = 55100

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1882023a0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16801 ; free virtual = 55100

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.251 | TNS=-160.667| WHS=0.039  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1882023a0

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16801 ; free virtual = 55100
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2894.773 ; gain = 171.988 ; free physical = 16854 ; free virtual = 55152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 2894.773 ; gain = 176.949 ; free physical = 16854 ; free virtual = 55152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.773 ; gain = 0.000 ; free physical = 16854 ; free virtual = 55152
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2894.773 ; gain = 0.000 ; free physical = 16853 ; free virtual = 55152
INFO: [Common 17-1381] The checkpoint '/home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/XADCdemo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
Command: report_drc -file XADCdemo_drc_routed.rpt -pb XADCdemo_drc_routed.pb -rpx XADCdemo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/XADCdemo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
Command: report_methodology -file XADCdemo_methodology_drc_routed.rpt -pb XADCdemo_methodology_drc_routed.pb -rpx XADCdemo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dmercer/src/experiments/vivado/Arty_A7-35T_XADC_Demo/vivado_proj/Arty-A7-35-XADC.runs/impl_1/XADCdemo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
Command: report_power -file XADCdemo_power_routed.rpt -pb XADCdemo_power_summary_routed.pb -rpx XADCdemo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file XADCdemo_route_status.rpt -pb XADCdemo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file XADCdemo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file XADCdemo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file XADCdemo_bus_skew_routed.rpt -pb XADCdemo_bus_skew_routed.pb -rpx XADCdemo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 01:35:52 2020...
