ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB134:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  30:Core/Src/spi.c **** 
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 2


  31:Core/Src/spi.c **** /* SPI1 init function */
  32:Core/Src/spi.c **** void MX_SPI1_Init(void)
  33:Core/Src/spi.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 18 is_stmt 0 view .LVU2
  40 0002 0F48     		ldr	r0, .L5
  41 0004 0F4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  43:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  44:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 44 3 is_stmt 1 view .LVU5
  48              		.loc 1 44 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  45:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 45 3 is_stmt 1 view .LVU7
  52              		.loc 1 45 23 is_stmt 0 view .LVU8
  53 0012 C360     		str	r3, [r0, #12]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  54              		.loc 1 46 3 is_stmt 1 view .LVU9
  55              		.loc 1 46 26 is_stmt 0 view .LVU10
  56 0014 0222     		movs	r2, #2
  57 0016 0261     		str	r2, [r0, #16]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  58              		.loc 1 47 3 is_stmt 1 view .LVU11
  59              		.loc 1 47 23 is_stmt 0 view .LVU12
  60 0018 0122     		movs	r2, #1
  61 001a 4261     		str	r2, [r0, #20]
  48:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  62              		.loc 1 48 3 is_stmt 1 view .LVU13
  63              		.loc 1 48 18 is_stmt 0 view .LVU14
  64 001c 4FF40072 		mov	r2, #512
  65 0020 8261     		str	r2, [r0, #24]
  49:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  66              		.loc 1 49 3 is_stmt 1 view .LVU15
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 3


  67              		.loc 1 49 32 is_stmt 0 view .LVU16
  68 0022 1822     		movs	r2, #24
  69 0024 C261     		str	r2, [r0, #28]
  50:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  70              		.loc 1 50 3 is_stmt 1 view .LVU17
  71              		.loc 1 50 23 is_stmt 0 view .LVU18
  72 0026 0362     		str	r3, [r0, #32]
  51:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  73              		.loc 1 51 3 is_stmt 1 view .LVU19
  74              		.loc 1 51 21 is_stmt 0 view .LVU20
  75 0028 4362     		str	r3, [r0, #36]
  52:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  76              		.loc 1 52 3 is_stmt 1 view .LVU21
  77              		.loc 1 52 29 is_stmt 0 view .LVU22
  78 002a 8362     		str	r3, [r0, #40]
  53:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  79              		.loc 1 53 3 is_stmt 1 view .LVU23
  80              		.loc 1 53 28 is_stmt 0 view .LVU24
  81 002c 0A23     		movs	r3, #10
  82 002e C362     		str	r3, [r0, #44]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  83              		.loc 1 54 3 is_stmt 1 view .LVU25
  84              		.loc 1 54 7 is_stmt 0 view .LVU26
  85 0030 FFF7FEFF 		bl	HAL_SPI_Init
  86              	.LVL0:
  87              		.loc 1 54 6 discriminator 1 view .LVU27
  88 0034 00B9     		cbnz	r0, .L4
  89              	.L1:
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
  90              		.loc 1 62 1 view .LVU28
  91 0036 08BD     		pop	{r3, pc}
  92              	.L4:
  56:Core/Src/spi.c ****   }
  93              		.loc 1 56 5 is_stmt 1 view .LVU29
  94 0038 FFF7FEFF 		bl	Error_Handler
  95              	.LVL1:
  96              		.loc 1 62 1 is_stmt 0 view .LVU30
  97 003c FBE7     		b	.L1
  98              	.L6:
  99 003e 00BF     		.align	2
 100              	.L5:
 101 0040 00000000 		.word	hspi1
 102 0044 00300140 		.word	1073819648
 103              		.cfi_endproc
 104              	.LFE134:
 106              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 107              		.align	1
 108              		.global	HAL_SPI_MspInit
 109              		.syntax unified
 110              		.thumb
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 4


 111              		.thumb_func
 113              	HAL_SPI_MspInit:
 114              	.LVL2:
 115              	.LFB135:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 116              		.loc 1 65 1 is_stmt 1 view -0
 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 32
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		.loc 1 65 1 is_stmt 0 view .LVU32
 121 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 122              	.LCFI1:
 123              		.cfi_def_cfa_offset 24
 124              		.cfi_offset 4, -24
 125              		.cfi_offset 5, -20
 126              		.cfi_offset 6, -16
 127              		.cfi_offset 7, -12
 128              		.cfi_offset 8, -8
 129              		.cfi_offset 14, -4
 130 0004 88B0     		sub	sp, sp, #32
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 56
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 133              		.loc 1 67 3 is_stmt 1 view .LVU33
 134              		.loc 1 67 20 is_stmt 0 view .LVU34
 135 0006 0023     		movs	r3, #0
 136 0008 0393     		str	r3, [sp, #12]
 137 000a 0493     		str	r3, [sp, #16]
 138 000c 0593     		str	r3, [sp, #20]
 139 000e 0693     		str	r3, [sp, #24]
 140 0010 0793     		str	r3, [sp, #28]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 141              		.loc 1 68 3 is_stmt 1 view .LVU35
 142              		.loc 1 68 15 is_stmt 0 view .LVU36
 143 0012 0268     		ldr	r2, [r0]
 144              		.loc 1 68 5 view .LVU37
 145 0014 3E4B     		ldr	r3, .L15
 146 0016 9A42     		cmp	r2, r3
 147 0018 02D0     		beq	.L12
 148              	.LVL3:
 149              	.L7:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  77:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  78:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  79:Core/Src/spi.c ****     PB4     ------> SPI1_MISO
  80:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
  81:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 5


  82:Core/Src/spi.c ****     */
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
  91:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  92:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  93:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  94:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  95:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c ****     /* SPI1 DMA Init */
  98:Core/Src/spi.c ****     /* SPI1_RX Init */
  99:Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA2_Stream0;
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 102:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 103:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 104:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 105:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 106:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 107:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 108:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 109:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 110:Core/Src/spi.c ****     {
 111:Core/Src/spi.c ****       Error_Handler();
 112:Core/Src/spi.c ****     }
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****     /* SPI1_TX Init */
 117:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA2_Stream3;
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 121:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 122:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 123:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 124:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 125:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 126:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 127:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 128:Core/Src/spi.c ****     {
 129:Core/Src/spi.c ****       Error_Handler();
 130:Core/Src/spi.c ****     }
 131:Core/Src/spi.c **** 
 132:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 135:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 136:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 137:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 138:Core/Src/spi.c **** 
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 6


 139:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 140:Core/Src/spi.c ****   }
 141:Core/Src/spi.c **** }
 150              		.loc 1 141 1 view .LVU38
 151 001a 08B0     		add	sp, sp, #32
 152              	.LCFI3:
 153              		.cfi_remember_state
 154              		.cfi_def_cfa_offset 24
 155              		@ sp needed
 156 001c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 157              	.LVL4:
 158              	.L12:
 159              	.LCFI4:
 160              		.cfi_restore_state
 161              		.loc 1 141 1 view .LVU39
 162 0020 0446     		mov	r4, r0
  74:Core/Src/spi.c **** 
 163              		.loc 1 74 5 is_stmt 1 view .LVU40
 164              	.LBB2:
  74:Core/Src/spi.c **** 
 165              		.loc 1 74 5 view .LVU41
 166 0022 0025     		movs	r5, #0
 167 0024 0095     		str	r5, [sp]
  74:Core/Src/spi.c **** 
 168              		.loc 1 74 5 view .LVU42
 169 0026 03F58433 		add	r3, r3, #67584
 170 002a 5A6C     		ldr	r2, [r3, #68]
 171 002c 42F48052 		orr	r2, r2, #4096
 172 0030 5A64     		str	r2, [r3, #68]
  74:Core/Src/spi.c **** 
 173              		.loc 1 74 5 view .LVU43
 174 0032 5A6C     		ldr	r2, [r3, #68]
 175 0034 02F48052 		and	r2, r2, #4096
 176 0038 0092     		str	r2, [sp]
  74:Core/Src/spi.c **** 
 177              		.loc 1 74 5 view .LVU44
 178 003a 009A     		ldr	r2, [sp]
 179              	.LBE2:
  74:Core/Src/spi.c **** 
 180              		.loc 1 74 5 view .LVU45
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 181              		.loc 1 76 5 view .LVU46
 182              	.LBB3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 183              		.loc 1 76 5 view .LVU47
 184 003c 0195     		str	r5, [sp, #4]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 185              		.loc 1 76 5 view .LVU48
 186 003e 1A6B     		ldr	r2, [r3, #48]
 187 0040 42F00202 		orr	r2, r2, #2
 188 0044 1A63     		str	r2, [r3, #48]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 189              		.loc 1 76 5 view .LVU49
 190 0046 1A6B     		ldr	r2, [r3, #48]
 191 0048 02F00202 		and	r2, r2, #2
 192 004c 0192     		str	r2, [sp, #4]
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 7


 193              		.loc 1 76 5 view .LVU50
 194 004e 019A     		ldr	r2, [sp, #4]
 195              	.LBE3:
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 196              		.loc 1 76 5 view .LVU51
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 197              		.loc 1 77 5 view .LVU52
 198              	.LBB4:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 199              		.loc 1 77 5 view .LVU53
 200 0050 0295     		str	r5, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 201              		.loc 1 77 5 view .LVU54
 202 0052 1A6B     		ldr	r2, [r3, #48]
 203 0054 42F00102 		orr	r2, r2, #1
 204 0058 1A63     		str	r2, [r3, #48]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 205              		.loc 1 77 5 view .LVU55
 206 005a 1B6B     		ldr	r3, [r3, #48]
 207 005c 03F00103 		and	r3, r3, #1
 208 0060 0293     		str	r3, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 209              		.loc 1 77 5 view .LVU56
 210 0062 029B     		ldr	r3, [sp, #8]
 211              	.LBE4:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 212              		.loc 1 77 5 view .LVU57
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 83 5 view .LVU58
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 214              		.loc 1 83 25 is_stmt 0 view .LVU59
 215 0064 1823     		movs	r3, #24
 216 0066 0393     		str	r3, [sp, #12]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 84 5 is_stmt 1 view .LVU60
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 84 26 is_stmt 0 view .LVU61
 219 0068 4FF00208 		mov	r8, #2
 220 006c CDF81080 		str	r8, [sp, #16]
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 221              		.loc 1 85 5 is_stmt 1 view .LVU62
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 222              		.loc 1 86 5 view .LVU63
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 223              		.loc 1 86 27 is_stmt 0 view .LVU64
 224 0070 0327     		movs	r7, #3
 225 0072 0697     		str	r7, [sp, #24]
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 226              		.loc 1 87 5 is_stmt 1 view .LVU65
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 227              		.loc 1 87 31 is_stmt 0 view .LVU66
 228 0074 0526     		movs	r6, #5
 229 0076 0796     		str	r6, [sp, #28]
  88:Core/Src/spi.c **** 
 230              		.loc 1 88 5 is_stmt 1 view .LVU67
 231 0078 03A9     		add	r1, sp, #12
 232 007a 2648     		ldr	r0, .L15+4
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 8


 233              	.LVL5:
  88:Core/Src/spi.c **** 
 234              		.loc 1 88 5 is_stmt 0 view .LVU68
 235 007c FFF7FEFF 		bl	HAL_GPIO_Init
 236              	.LVL6:
  90:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 237              		.loc 1 90 5 is_stmt 1 view .LVU69
  90:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 238              		.loc 1 90 25 is_stmt 0 view .LVU70
 239 0080 8023     		movs	r3, #128
 240 0082 0393     		str	r3, [sp, #12]
  91:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 91 5 is_stmt 1 view .LVU71
  91:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 242              		.loc 1 91 26 is_stmt 0 view .LVU72
 243 0084 CDF81080 		str	r8, [sp, #16]
  92:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 244              		.loc 1 92 5 is_stmt 1 view .LVU73
  92:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 245              		.loc 1 92 26 is_stmt 0 view .LVU74
 246 0088 0595     		str	r5, [sp, #20]
  93:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 247              		.loc 1 93 5 is_stmt 1 view .LVU75
  93:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 248              		.loc 1 93 27 is_stmt 0 view .LVU76
 249 008a 0697     		str	r7, [sp, #24]
  94:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 250              		.loc 1 94 5 is_stmt 1 view .LVU77
  94:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 251              		.loc 1 94 31 is_stmt 0 view .LVU78
 252 008c 0796     		str	r6, [sp, #28]
  95:Core/Src/spi.c **** 
 253              		.loc 1 95 5 is_stmt 1 view .LVU79
 254 008e 03A9     		add	r1, sp, #12
 255 0090 2148     		ldr	r0, .L15+8
 256 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 257              	.LVL7:
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 258              		.loc 1 99 5 view .LVU80
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 259              		.loc 1 99 27 is_stmt 0 view .LVU81
 260 0096 2148     		ldr	r0, .L15+12
 261 0098 214B     		ldr	r3, .L15+16
 262 009a 0360     		str	r3, [r0]
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 263              		.loc 1 100 5 is_stmt 1 view .LVU82
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 264              		.loc 1 100 31 is_stmt 0 view .LVU83
 265 009c 4FF0C063 		mov	r3, #100663296
 266 00a0 4360     		str	r3, [r0, #4]
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 267              		.loc 1 101 5 is_stmt 1 view .LVU84
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 268              		.loc 1 101 33 is_stmt 0 view .LVU85
 269 00a2 8560     		str	r5, [r0, #8]
 102:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 270              		.loc 1 102 5 is_stmt 1 view .LVU86
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 9


 102:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 271              		.loc 1 102 33 is_stmt 0 view .LVU87
 272 00a4 C560     		str	r5, [r0, #12]
 103:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 273              		.loc 1 103 5 is_stmt 1 view .LVU88
 103:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 274              		.loc 1 103 30 is_stmt 0 view .LVU89
 275 00a6 4FF48063 		mov	r3, #1024
 276 00aa 0361     		str	r3, [r0, #16]
 104:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 277              		.loc 1 104 5 is_stmt 1 view .LVU90
 104:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 278              		.loc 1 104 43 is_stmt 0 view .LVU91
 279 00ac 4561     		str	r5, [r0, #20]
 105:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 280              		.loc 1 105 5 is_stmt 1 view .LVU92
 105:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 281              		.loc 1 105 40 is_stmt 0 view .LVU93
 282 00ae 8561     		str	r5, [r0, #24]
 106:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 283              		.loc 1 106 5 is_stmt 1 view .LVU94
 106:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 284              		.loc 1 106 28 is_stmt 0 view .LVU95
 285 00b0 C561     		str	r5, [r0, #28]
 107:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 286              		.loc 1 107 5 is_stmt 1 view .LVU96
 107:Core/Src/spi.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 287              		.loc 1 107 32 is_stmt 0 view .LVU97
 288 00b2 0562     		str	r5, [r0, #32]
 108:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 289              		.loc 1 108 5 is_stmt 1 view .LVU98
 108:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 290              		.loc 1 108 32 is_stmt 0 view .LVU99
 291 00b4 4562     		str	r5, [r0, #36]
 109:Core/Src/spi.c ****     {
 292              		.loc 1 109 5 is_stmt 1 view .LVU100
 109:Core/Src/spi.c ****     {
 293              		.loc 1 109 9 is_stmt 0 view .LVU101
 294 00b6 FFF7FEFF 		bl	HAL_DMA_Init
 295              	.LVL8:
 109:Core/Src/spi.c ****     {
 296              		.loc 1 109 8 discriminator 1 view .LVU102
 297 00ba 18BB     		cbnz	r0, .L13
 298              	.L9:
 114:Core/Src/spi.c **** 
 299              		.loc 1 114 5 is_stmt 1 view .LVU103
 114:Core/Src/spi.c **** 
 300              		.loc 1 114 5 view .LVU104
 301 00bc 174B     		ldr	r3, .L15+12
 302 00be E364     		str	r3, [r4, #76]
 114:Core/Src/spi.c **** 
 303              		.loc 1 114 5 view .LVU105
 304 00c0 9C63     		str	r4, [r3, #56]
 114:Core/Src/spi.c **** 
 305              		.loc 1 114 5 view .LVU106
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 306              		.loc 1 117 5 view .LVU107
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 10


 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 307              		.loc 1 117 27 is_stmt 0 view .LVU108
 308 00c2 1848     		ldr	r0, .L15+20
 309 00c4 184B     		ldr	r3, .L15+24
 310 00c6 0360     		str	r3, [r0]
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 311              		.loc 1 118 5 is_stmt 1 view .LVU109
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 312              		.loc 1 118 31 is_stmt 0 view .LVU110
 313 00c8 4FF0C063 		mov	r3, #100663296
 314 00cc 4360     		str	r3, [r0, #4]
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 315              		.loc 1 119 5 is_stmt 1 view .LVU111
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 316              		.loc 1 119 33 is_stmt 0 view .LVU112
 317 00ce 4023     		movs	r3, #64
 318 00d0 8360     		str	r3, [r0, #8]
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 319              		.loc 1 120 5 is_stmt 1 view .LVU113
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 320              		.loc 1 120 33 is_stmt 0 view .LVU114
 321 00d2 0023     		movs	r3, #0
 322 00d4 C360     		str	r3, [r0, #12]
 121:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 323              		.loc 1 121 5 is_stmt 1 view .LVU115
 121:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 324              		.loc 1 121 30 is_stmt 0 view .LVU116
 325 00d6 4FF48062 		mov	r2, #1024
 326 00da 0261     		str	r2, [r0, #16]
 122:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 327              		.loc 1 122 5 is_stmt 1 view .LVU117
 122:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 328              		.loc 1 122 43 is_stmt 0 view .LVU118
 329 00dc 4361     		str	r3, [r0, #20]
 123:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 330              		.loc 1 123 5 is_stmt 1 view .LVU119
 123:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 331              		.loc 1 123 40 is_stmt 0 view .LVU120
 332 00de 8361     		str	r3, [r0, #24]
 124:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 333              		.loc 1 124 5 is_stmt 1 view .LVU121
 124:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 334              		.loc 1 124 28 is_stmt 0 view .LVU122
 335 00e0 C361     		str	r3, [r0, #28]
 125:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 336              		.loc 1 125 5 is_stmt 1 view .LVU123
 125:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 337              		.loc 1 125 32 is_stmt 0 view .LVU124
 338 00e2 0362     		str	r3, [r0, #32]
 126:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 339              		.loc 1 126 5 is_stmt 1 view .LVU125
 126:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 340              		.loc 1 126 32 is_stmt 0 view .LVU126
 341 00e4 4362     		str	r3, [r0, #36]
 127:Core/Src/spi.c ****     {
 342              		.loc 1 127 5 is_stmt 1 view .LVU127
 127:Core/Src/spi.c ****     {
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 11


 343              		.loc 1 127 9 is_stmt 0 view .LVU128
 344 00e6 FFF7FEFF 		bl	HAL_DMA_Init
 345              	.LVL9:
 127:Core/Src/spi.c ****     {
 346              		.loc 1 127 8 discriminator 1 view .LVU129
 347 00ea 70B9     		cbnz	r0, .L14
 348              	.L10:
 132:Core/Src/spi.c **** 
 349              		.loc 1 132 5 is_stmt 1 view .LVU130
 132:Core/Src/spi.c **** 
 350              		.loc 1 132 5 view .LVU131
 351 00ec 0D4B     		ldr	r3, .L15+20
 352 00ee A364     		str	r3, [r4, #72]
 132:Core/Src/spi.c **** 
 353              		.loc 1 132 5 view .LVU132
 354 00f0 9C63     		str	r4, [r3, #56]
 132:Core/Src/spi.c **** 
 355              		.loc 1 132 5 view .LVU133
 135:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 356              		.loc 1 135 5 view .LVU134
 357 00f2 0022     		movs	r2, #0
 358 00f4 1146     		mov	r1, r2
 359 00f6 2320     		movs	r0, #35
 360 00f8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 361              	.LVL10:
 136:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 362              		.loc 1 136 5 view .LVU135
 363 00fc 2320     		movs	r0, #35
 364 00fe FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 365              	.LVL11:
 366              		.loc 1 141 1 is_stmt 0 view .LVU136
 367 0102 8AE7     		b	.L7
 368              	.L13:
 111:Core/Src/spi.c ****     }
 369              		.loc 1 111 7 is_stmt 1 view .LVU137
 370 0104 FFF7FEFF 		bl	Error_Handler
 371              	.LVL12:
 372 0108 D8E7     		b	.L9
 373              	.L14:
 129:Core/Src/spi.c ****     }
 374              		.loc 1 129 7 view .LVU138
 375 010a FFF7FEFF 		bl	Error_Handler
 376              	.LVL13:
 377 010e EDE7     		b	.L10
 378              	.L16:
 379              		.align	2
 380              	.L15:
 381 0110 00300140 		.word	1073819648
 382 0114 00040240 		.word	1073873920
 383 0118 00000240 		.word	1073872896
 384 011c 00000000 		.word	hdma_spi1_rx
 385 0120 10640240 		.word	1073898512
 386 0124 00000000 		.word	hdma_spi1_tx
 387 0128 58640240 		.word	1073898584
 388              		.cfi_endproc
 389              	.LFE135:
 391              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 12


 392              		.align	1
 393              		.global	HAL_SPI_MspDeInit
 394              		.syntax unified
 395              		.thumb
 396              		.thumb_func
 398              	HAL_SPI_MspDeInit:
 399              	.LVL14:
 400              	.LFB136:
 142:Core/Src/spi.c **** 
 143:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 144:Core/Src/spi.c **** {
 401              		.loc 1 144 1 view -0
 402              		.cfi_startproc
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 145:Core/Src/spi.c **** 
 146:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 405              		.loc 1 146 3 view .LVU140
 406              		.loc 1 146 15 is_stmt 0 view .LVU141
 407 0000 0268     		ldr	r2, [r0]
 408              		.loc 1 146 5 view .LVU142
 409 0002 0E4B     		ldr	r3, .L24
 410 0004 9A42     		cmp	r2, r3
 411 0006 00D0     		beq	.L23
 412 0008 7047     		bx	lr
 413              	.L23:
 144:Core/Src/spi.c **** 
 414              		.loc 1 144 1 view .LVU143
 415 000a 10B5     		push	{r4, lr}
 416              	.LCFI5:
 417              		.cfi_def_cfa_offset 8
 418              		.cfi_offset 4, -8
 419              		.cfi_offset 14, -4
 420 000c 0446     		mov	r4, r0
 147:Core/Src/spi.c ****   {
 148:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 149:Core/Src/spi.c **** 
 150:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 151:Core/Src/spi.c ****     /* Peripheral clock disable */
 152:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 421              		.loc 1 152 5 is_stmt 1 view .LVU144
 422 000e 0C4A     		ldr	r2, .L24+4
 423 0010 536C     		ldr	r3, [r2, #68]
 424 0012 23F48053 		bic	r3, r3, #4096
 425 0016 5364     		str	r3, [r2, #68]
 153:Core/Src/spi.c **** 
 154:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 155:Core/Src/spi.c ****     PB4     ------> SPI1_MISO
 156:Core/Src/spi.c ****     PB3     ------> SPI1_SCK
 157:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 158:Core/Src/spi.c ****     */
 159:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_3);
 426              		.loc 1 159 5 view .LVU145
 427 0018 1821     		movs	r1, #24
 428 001a 0A48     		ldr	r0, .L24+8
 429              	.LVL15:
 430              		.loc 1 159 5 is_stmt 0 view .LVU146
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 13


 431 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 432              	.LVL16:
 160:Core/Src/spi.c **** 
 161:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 433              		.loc 1 161 5 is_stmt 1 view .LVU147
 434 0020 8021     		movs	r1, #128
 435 0022 0948     		ldr	r0, .L24+12
 436 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 437              	.LVL17:
 162:Core/Src/spi.c **** 
 163:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 164:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 438              		.loc 1 164 5 view .LVU148
 439 0028 E06C     		ldr	r0, [r4, #76]
 440 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 441              	.LVL18:
 165:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 442              		.loc 1 165 5 view .LVU149
 443 002e A06C     		ldr	r0, [r4, #72]
 444 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 445              	.LVL19:
 166:Core/Src/spi.c **** 
 167:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 168:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 446              		.loc 1 168 5 view .LVU150
 447 0034 2320     		movs	r0, #35
 448 0036 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 449              	.LVL20:
 169:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 170:Core/Src/spi.c **** 
 171:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 172:Core/Src/spi.c ****   }
 173:Core/Src/spi.c **** }
 450              		.loc 1 173 1 is_stmt 0 view .LVU151
 451 003a 10BD     		pop	{r4, pc}
 452              	.LVL21:
 453              	.L25:
 454              		.loc 1 173 1 view .LVU152
 455              		.align	2
 456              	.L24:
 457 003c 00300140 		.word	1073819648
 458 0040 00380240 		.word	1073887232
 459 0044 00040240 		.word	1073873920
 460 0048 00000240 		.word	1073872896
 461              		.cfi_endproc
 462              	.LFE136:
 464              		.global	hdma_spi1_tx
 465              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 466              		.align	2
 469              	hdma_spi1_tx:
 470 0000 00000000 		.space	96
 470      00000000 
 470      00000000 
 470      00000000 
 470      00000000 
 471              		.global	hdma_spi1_rx
 472              		.section	.bss.hdma_spi1_rx,"aw",%nobits
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 14


 473              		.align	2
 476              	hdma_spi1_rx:
 477 0000 00000000 		.space	96
 477      00000000 
 477      00000000 
 477      00000000 
 477      00000000 
 478              		.global	hspi1
 479              		.section	.bss.hspi1,"aw",%nobits
 480              		.align	2
 483              	hspi1:
 484 0000 00000000 		.space	88
 484      00000000 
 484      00000000 
 484      00000000 
 484      00000000 
 485              		.text
 486              	.Letext0:
 487              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 488              		.file 3 "D:/msys64/mingw64/arm-none-eabi/include/machine/_default_types.h"
 489              		.file 4 "D:/msys64/mingw64/arm-none-eabi/include/sys/_stdint.h"
 490              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 491              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 492              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 493              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 494              		.file 9 "Core/Inc/spi.h"
 495              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 496              		.file 11 "Core/Inc/main.h"
ARM GAS  D:\msys64\tmp\cclg8na6.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
D:\msys64\tmp\cclg8na6.s:21     .text.MX_SPI1_Init:00000000 $t
D:\msys64\tmp\cclg8na6.s:27     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
D:\msys64\tmp\cclg8na6.s:101    .text.MX_SPI1_Init:00000040 $d
D:\msys64\tmp\cclg8na6.s:483    .bss.hspi1:00000000 hspi1
D:\msys64\tmp\cclg8na6.s:107    .text.HAL_SPI_MspInit:00000000 $t
D:\msys64\tmp\cclg8na6.s:113    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
D:\msys64\tmp\cclg8na6.s:381    .text.HAL_SPI_MspInit:00000110 $d
D:\msys64\tmp\cclg8na6.s:476    .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
D:\msys64\tmp\cclg8na6.s:469    .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
D:\msys64\tmp\cclg8na6.s:392    .text.HAL_SPI_MspDeInit:00000000 $t
D:\msys64\tmp\cclg8na6.s:398    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
D:\msys64\tmp\cclg8na6.s:457    .text.HAL_SPI_MspDeInit:0000003c $d
D:\msys64\tmp\cclg8na6.s:466    .bss.hdma_spi1_tx:00000000 $d
D:\msys64\tmp\cclg8na6.s:473    .bss.hdma_spi1_rx:00000000 $d
D:\msys64\tmp\cclg8na6.s:480    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
