





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-149277.html">
    <link rel="next" href="x86-152229.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-149277.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-152229.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">SHRD            Double Precision Shift Right         Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            ? - - - * * ? * *</span><br /><span class="line"><span class="ngb">SHRD</span> operand1,operand2,count                         CPU: 386+</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   operand1 ← low (SHR (operand2:operand1),count)</span><br /><span class="line"></span><br /><span class="line">    SHRD concatenates the two 16- or 32-bit operands into a 32-bit or</span><br /><span class="line">    64-bit value (operand2 is the high-order), shifts the value right</span><br /><span class="line">    by count bit positions, and returns the low-order of the result</span><br /><span class="line">    to operand1. Operand2 is not changed by SHRD.</span><br /><span class="line"></span><br /><span class="line">    The count operand is provided by either an immediate 8-bit value</span><br /><span class="line">    or the contents of the CL register; only the lower 5 bits are</span><br /><span class="line">    used, limiting the count value to 31.</span><br /><span class="line"></span><br /><span class="line">    The carry flag (CF) is set to the value of the last bit shifted</span><br /><span class="line">    out. The overflow flag (OF) is undefined.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        Example:</span><br /><span class="line">                ; Shift 64 bits right by 8</span><br /><span class="line">                p386n                   ; edx         eax</span><br /><span class="line">                ;                       ; 0FEDCBA98h  76543210h</span><br /><span class="line">                shrd  eax, edx, 8       ; 0FEDCBA98h  98765432h</span><br /><span class="line">                shr   edx, 8            ; 000FEDCBAh  98765432h</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F AC       SHRD r/m16,r16,imm8</span><br /><span class="line">    0F AC       SHRD r/m32,r32,imm8</span><br /><span class="line">    0F AD       SHRD r/m16,r16,CL</span><br /><span class="line">    0F AD       SHRD r/m32,r32,CL</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands       Bytes                       386     486     Pentium</span><br /><span class="line">    reg, reg, imm    4                          3       2       4   NP</span><br /><span class="line">    mem, reg, imm   4+d(0-2)                    7       3       4   NP</span><br /><span class="line">    reg, reg, cl     4                          3       3       4   NP</span><br /><span class="line">    mem, reg, cl    4+d(0-2)                    7       4       5   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-149277.html">SHR</a></li>
        
          <li><a href="x86-132399.html">ROR</a></li>
        
          <li><a href="x86-117148.html">RCR</a></li>
        
          <li><a href="x86-146103.html">SHL</a></li>
        
          <li><a href="x86-147826.html">SHLD</a></li>
        
          <li><a href="x86-179453.html">Flags</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

