
-- MIPS Processor VHDL Behavioral Model
--						
--  Dmemory module (implements the data
--  memory for the MIPS computer)
--
-- 
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_SIGNED.ALL;

ENTITY dmemory IS
	PORT(	read_data 			 : OUT 	STD_LOGIC_VECTOR( 31 DOWNTO 0 );
			write_data 			: IN 	STD_LOGIC_VECTOR( 31 DOWNTO 0 );
        	address 			   : IN 	STD_LOGIC_VECTOR( 7 DOWNTO 0 );        	
	   		MemRead, Memwrite 	: IN 	STD_LOGIC;
            clock,reset			: IN 	STD_LOGIC;
			read_in				: IN STD_LOGIC_VECTOR(4 DOWNTO 0);
			read_out			: OUT STD_LOGIC_VECTOR(31 DOWNTO 0) );
END dmemory;

ARCHITECTURE behavior OF dmemory IS 
   TYPE DATA_RAM IS ARRAY (0 to 255) OF STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL read_addr : STD_LOGIC_VECTOR (7 DOWNTO 0);
   SIGNAL ram: DATA_RAM := (
	X"02",
	X"00",
	X"00",
	X"00",
	X"03",
	X"00",
	X"00",
	X"00",
	X"08",
	X"00",
	X"00",
	X"00",
	X"0a",
	X"00",
	X"00",
	X"00",
	X"10",
	X"00",
	X"00",
	X"00",
	X"15",
	X"00",
	X"00",
	X"00",
	X"23",
	X"00",
	X"00",
	X"00",
	X"2a",
	X"00",
	X"00",
	X"00",
	X"2b",
	X"00",
	X"00",
	X"00",
	X"32",
	X"00",
	X"00",
	X"00",
	X"40",
	X"00",
	X"00",
	X"00",
	X"45",
	X"00",
	X"00",
	X"00",
	X"46",
	X"00",
	X"00",
	X"00",
	X"4d",
	X"00",
	X"00",
	X"00",
	X"52",
	X"00",
	X"00",
	X"00",
	X"53",
	X"00",
	X"00",
	X"00",
	X"54",
	X"00",
	X"00",
	X"00",
	X"5a",
	X"00",
	X"00",
	X"00",
	X"60",
	X"00",
	X"00",
	X"00",
	X"63",
	X"00",
	X"00",
	X"00",
	X"64",
	X"00",
	X"00",
	X"00",
	X"69",
	X"00",
	X"00",
	X"00",
	X"6f",
	X"00",
	X"00",
	X"00",
	X"78",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00",
	X"00"
   );
   BEGIN
		read_addr(7 DOWNTO 5) <= "000";
		read_addr(4 DOWNTO 0) <= (read_in);
		read_out (7 DOWNTO 0) <= ram(CONV_INTEGER(read_addr));
	  read_out (15 DOWNTO 8) <= ram(CONV_INTEGER(read_addr+1));
	  read_out (23 DOWNTO 16) <= ram(CONV_INTEGER(read_addr+2));
	  read_out (31 DOWNTO 24) <= ram(CONV_INTEGER(read_addr+3));
       PROCESS(clock, MemRead, Memwrite, address)
           BEGIN
               IF (clock = '0' and clock'EVENT) THEN
                   IF (MemRead = '1') THEN
                      read_data (7 DOWNTO 0) <= ram(CONV_INTEGER(address));
                      read_data (15 DOWNTO 8) <= ram(CONV_INTEGER(address+1));
                      read_data (23 DOWNTO 16) <= ram(CONV_INTEGER(address+2));
                      read_data (31 DOWNTO 24) <= ram(CONV_INTEGER(address+3));
                   ELSIF (Memwrite = '1') THEN
                      ram(CONV_INTEGER(address)) <= write_data (7 DOWNTO 0);
                      ram(CONV_INTEGER(address+1)) <= write_data (15 DOWNTO 8);
                      ram(CONV_INTEGER(address+2)) <= write_data (23 DOWNTO 16);
                      ram(CONV_INTEGER(address+3)) <= write_data (31 DOWNTO 24);   
                   END IF;
               END IF;               
       END PROCESS;
   END behavior;
  

