
H7-Nucleo-Testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000172e0  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004608  080175b0  080175b0  000185b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801bbb8  0801bbb8  0001cbb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801bbc0  0801bbc0  0001cbc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801bbc4  0801bbc4  0001cbc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  24000000  0801bbc8  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00011574  24000090  0801bc58  0001d090  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24011604  0801bc58  0001d604  2**0
                  ALLOC
  9 .lwip_sec     00000160  30000000  30000000  0001e000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001d090  2**0
                  CONTENTS, READONLY
 11 .debug_info   00035493  00000000  00000000  0001d0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00007cc4  00000000  00000000  00052551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002668  00000000  00000000  0005a218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001e2e  00000000  00000000  0005c880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00043af1  00000000  00000000  0005e6ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003a553  00000000  00000000  000a219f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00170de2  00000000  00000000  000dc6f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0024d4d4  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000aae0  00000000  00000000  0024d518  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000006a  00000000  00000000  00257ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000090 	.word	0x24000090
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08017598 	.word	0x08017598

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000094 	.word	0x24000094
 800030c:	08017598 	.word	0x08017598

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <MS5611_chipSelect>:
 */

#include "MS5611.h"

//Chip select
void MS5611_chipSelect(MS5611* BAR) {
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b082      	sub	sp, #8
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(BAR->CS_GPIO_Port, BAR->CS_GPIO_Pin, RESET); //Low is selected
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6898      	ldr	r0, [r3, #8]
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	899b      	ldrh	r3, [r3, #12]
 80003c0:	2200      	movs	r2, #0
 80003c2:	4619      	mov	r1, r3
 80003c4:	f003 fa48 	bl	8003858 <HAL_GPIO_WritePin>
}
 80003c8:	bf00      	nop
 80003ca:	3708      	adds	r7, #8
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <MS5611_chipRelease>:

//Chip release
void MS5611_chipRelease(MS5611* BAR) {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(BAR->CS_GPIO_Port, BAR->CS_GPIO_Pin, SET); //High is released
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	6898      	ldr	r0, [r3, #8]
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	899b      	ldrh	r3, [r3, #12]
 80003e0:	2201      	movs	r2, #1
 80003e2:	4619      	mov	r1, r3
 80003e4:	f003 fa38 	bl	8003858 <HAL_GPIO_WritePin>
}
 80003e8:	bf00      	nop
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}

080003f0 <MS5611_transmit>:

//Transmit register from barometer
HAL_StatusTypeDef MS5611_transmit(MS5611* BAR, uint8_t* tx_buffer, uint8_t num_bytes) {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b086      	sub	sp, #24
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	60f8      	str	r0, [r7, #12]
 80003f8:	60b9      	str	r1, [r7, #8]
 80003fa:	4613      	mov	r3, r2
 80003fc:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;

	taskENTER_CRITICAL();
 80003fe:	f00b f8eb 	bl	800b5d8 <vPortEnterCritical>

	MS5611_chipSelect(BAR);
 8000402:	68f8      	ldr	r0, [r7, #12]
 8000404:	f7ff ffd4 	bl	80003b0 <MS5611_chipSelect>
	status = HAL_SPI_Transmit(BAR->hspi, tx_buffer, 1, BAR->SPI_TIMEOUT);
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	6818      	ldr	r0, [r3, #0]
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	889b      	ldrh	r3, [r3, #4]
 8000410:	2201      	movs	r2, #1
 8000412:	68b9      	ldr	r1, [r7, #8]
 8000414:	f005 fe48 	bl	80060a8 <HAL_SPI_Transmit>
 8000418:	4603      	mov	r3, r0
 800041a:	75fb      	strb	r3, [r7, #23]
	MS5611_chipRelease(BAR);
 800041c:	68f8      	ldr	r0, [r7, #12]
 800041e:	f7ff ffd7 	bl	80003d0 <MS5611_chipRelease>

	taskEXIT_CRITICAL();
 8000422:	f00b f90b 	bl	800b63c <vPortExitCritical>

	return status;
 8000426:	7dfb      	ldrb	r3, [r7, #23]
}
 8000428:	4618      	mov	r0, r3
 800042a:	3718      	adds	r7, #24
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}

08000430 <MS5611_read>:
	return status;
}

// Abstraction for reading a register
// Note: num_bytes is the combined size of tx_buffer and rx_buffer
int MS5611_read(MS5611* BAR, uint8_t* tx_buffer, uint8_t* rx_buffer, uint8_t num_bytes) {
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af02      	add	r7, sp, #8
 8000436:	60f8      	str	r0, [r7, #12]
 8000438:	60b9      	str	r1, [r7, #8]
 800043a:	607a      	str	r2, [r7, #4]
 800043c:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef status;

	taskENTER_CRITICAL();
 800043e:	f00b f8cb 	bl	800b5d8 <vPortEnterCritical>

	MS5611_chipSelect(BAR);
 8000442:	68f8      	ldr	r0, [r7, #12]
 8000444:	f7ff ffb4 	bl	80003b0 <MS5611_chipSelect>
	status = HAL_SPI_TransmitReceive(BAR->hspi, tx_buffer, rx_buffer, num_bytes, BAR->SPI_TIMEOUT);
 8000448:	68fb      	ldr	r3, [r7, #12]
 800044a:	6818      	ldr	r0, [r3, #0]
 800044c:	78fb      	ldrb	r3, [r7, #3]
 800044e:	b29a      	uxth	r2, r3
 8000450:	68fb      	ldr	r3, [r7, #12]
 8000452:	889b      	ldrh	r3, [r3, #4]
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	4613      	mov	r3, r2
 8000458:	687a      	ldr	r2, [r7, #4]
 800045a:	68b9      	ldr	r1, [r7, #8]
 800045c:	f006 f812 	bl	8006484 <HAL_SPI_TransmitReceive>
 8000460:	4603      	mov	r3, r0
 8000462:	75fb      	strb	r3, [r7, #23]
	MS5611_chipRelease(BAR);
 8000464:	68f8      	ldr	r0, [r7, #12]
 8000466:	f7ff ffb3 	bl	80003d0 <MS5611_chipRelease>

	taskEXIT_CRITICAL();
 800046a:	f00b f8e7 	bl	800b63c <vPortExitCritical>

	if (status != HAL_OK) {
 800046e:	7dfb      	ldrb	r3, [r7, #23]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d001      	beq.n	8000478 <MS5611_read+0x48>
		return 1;
 8000474:	2301      	movs	r3, #1
 8000476:	e000      	b.n	800047a <MS5611_read+0x4a>
	} else {
		return 0;
 8000478:	2300      	movs	r3, #0
	}
}
 800047a:	4618      	mov	r0, r3
 800047c:	3718      	adds	r7, #24
 800047e:	46bd      	mov	sp, r7
 8000480:	bd80      	pop	{r7, pc}

08000482 <MS5611_write>:

// Abstraction for sending a single register
int MS5611_write(MS5611* BAR, uint8_t reg) {
 8000482:	b580      	push	{r7, lr}
 8000484:	b082      	sub	sp, #8
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
 800048a:	460b      	mov	r3, r1
 800048c:	70fb      	strb	r3, [r7, #3]
	if (MS5611_transmit(BAR, &reg, 1) != HAL_OK) {
 800048e:	1cfb      	adds	r3, r7, #3
 8000490:	2201      	movs	r2, #1
 8000492:	4619      	mov	r1, r3
 8000494:	6878      	ldr	r0, [r7, #4]
 8000496:	f7ff ffab 	bl	80003f0 <MS5611_transmit>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <MS5611_write+0x22>
		return 1;
 80004a0:	2301      	movs	r3, #1
 80004a2:	e000      	b.n	80004a6 <MS5611_write+0x24>
	}
	return 0;
 80004a4:	2300      	movs	r3, #0
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	3708      	adds	r7, #8
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}

080004ae <MS5611_Reset>:

// Software and memory reset
int MS5611_Reset(MS5611* BAR) {
 80004ae:	b580      	push	{r7, lr}
 80004b0:	b082      	sub	sp, #8
 80004b2:	af00      	add	r7, sp, #0
 80004b4:	6078      	str	r0, [r7, #4]
	if (!MS5611_write(BAR, MS5611_RESET)) {
 80004b6:	211e      	movs	r1, #30
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	f7ff ffe2 	bl	8000482 <MS5611_write>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d104      	bne.n	80004ce <MS5611_Reset+0x20>
		vTaskDelay(5); // Time for reset
 80004c4:	2005      	movs	r0, #5
 80004c6:	f009 fd5b 	bl	8009f80 <vTaskDelay>
    	return 0;
 80004ca:	2300      	movs	r3, #0
 80004cc:	e000      	b.n	80004d0 <MS5611_Reset+0x22>
	}
	return 1;
 80004ce:	2301      	movs	r3, #1
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <MS5611_readPROM>:

// Read the programmable read only memory
// Note: prom_buffer must be of size 6
int MS5611_readPROM(MS5611* BAR, MS5611_PROM_t* prom_buffer) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
	uint8_t tx_buffer[3] = {0};
 80004e2:	f107 0310 	add.w	r3, r7, #16
 80004e6:	2100      	movs	r1, #0
 80004e8:	460a      	mov	r2, r1
 80004ea:	801a      	strh	r2, [r3, #0]
 80004ec:	460a      	mov	r2, r1
 80004ee:	709a      	strb	r2, [r3, #2]
	uint8_t rx_buffer[3] = {0};
 80004f0:	f107 030c 	add.w	r3, r7, #12
 80004f4:	2100      	movs	r1, #0
 80004f6:	460a      	mov	r2, r1
 80004f8:	801a      	strh	r2, [r3, #0]
 80004fa:	460a      	mov	r2, r1
 80004fc:	709a      	strb	r2, [r3, #2]
	for (int i = 0; i < 6; i++) {
 80004fe:	2300      	movs	r3, #0
 8000500:	617b      	str	r3, [r7, #20]
 8000502:	e022      	b.n	800054a <MS5611_readPROM+0x72>
		tx_buffer[0] = MS5611_PROM + 2 + (i*2); // PROM is 2 bytes long and starts at 0xA2
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	3351      	adds	r3, #81	@ 0x51
 8000508:	b2db      	uxtb	r3, r3
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	b2db      	uxtb	r3, r3
 800050e:	743b      	strb	r3, [r7, #16]
		if (MS5611_read(BAR, tx_buffer, rx_buffer, 3) == 1) {
 8000510:	f107 020c 	add.w	r2, r7, #12
 8000514:	f107 0110 	add.w	r1, r7, #16
 8000518:	2303      	movs	r3, #3
 800051a:	6878      	ldr	r0, [r7, #4]
 800051c:	f7ff ff88 	bl	8000430 <MS5611_read>
 8000520:	4603      	mov	r3, r0
 8000522:	2b01      	cmp	r3, #1
 8000524:	d101      	bne.n	800052a <MS5611_readPROM+0x52>
			return 1;
 8000526:	2301      	movs	r3, #1
 8000528:	e013      	b.n	8000552 <MS5611_readPROM+0x7a>
		} else {
			// for some reason the first byte we read back is always 0xFE
			// so we try to read three and use the last 2 instead
			prom_buffer->bytes[i] = (rx_buffer[1] << 8) | rx_buffer[2];
 800052a:	7b7b      	ldrb	r3, [r7, #13]
 800052c:	b21b      	sxth	r3, r3
 800052e:	021b      	lsls	r3, r3, #8
 8000530:	b21a      	sxth	r2, r3
 8000532:	7bbb      	ldrb	r3, [r7, #14]
 8000534:	b21b      	sxth	r3, r3
 8000536:	4313      	orrs	r3, r2
 8000538:	b21b      	sxth	r3, r3
 800053a:	b299      	uxth	r1, r3
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	697a      	ldr	r2, [r7, #20]
 8000540:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i = 0; i < 6; i++) {
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	3301      	adds	r3, #1
 8000548:	617b      	str	r3, [r7, #20]
 800054a:	697b      	ldr	r3, [r7, #20]
 800054c:	2b05      	cmp	r3, #5
 800054e:	ddd9      	ble.n	8000504 <MS5611_readPROM+0x2c>
		}
	}
	return 0;
 8000550:	2300      	movs	r3, #0
}
 8000552:	4618      	mov	r0, r3
 8000554:	3718      	adds	r7, #24
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}

0800055a <MS5611_readADC>:

int MS5611_readADC(MS5611 *BAR, uint32_t *result) {
 800055a:	b580      	push	{r7, lr}
 800055c:	b084      	sub	sp, #16
 800055e:	af00      	add	r7, sp, #0
 8000560:	6078      	str	r0, [r7, #4]
 8000562:	6039      	str	r1, [r7, #0]
	uint8_t tx_buffer[3] = { 0 };
 8000564:	f107 030c 	add.w	r3, r7, #12
 8000568:	2100      	movs	r1, #0
 800056a:	460a      	mov	r2, r1
 800056c:	801a      	strh	r2, [r3, #0]
 800056e:	460a      	mov	r2, r1
 8000570:	709a      	strb	r2, [r3, #2]
	uint8_t rx_buffer[3] = { 0 };
 8000572:	f107 0308 	add.w	r3, r7, #8
 8000576:	2100      	movs	r1, #0
 8000578:	460a      	mov	r2, r1
 800057a:	801a      	strh	r2, [r3, #0]
 800057c:	460a      	mov	r2, r1
 800057e:	709a      	strb	r2, [r3, #2]
	tx_buffer[0] = MS5611_ADC;
 8000580:	2300      	movs	r3, #0
 8000582:	733b      	strb	r3, [r7, #12]
	if (MS5611_read(BAR, tx_buffer, rx_buffer, 4) == 1) {
 8000584:	f107 0208 	add.w	r2, r7, #8
 8000588:	f107 010c 	add.w	r1, r7, #12
 800058c:	2304      	movs	r3, #4
 800058e:	6878      	ldr	r0, [r7, #4]
 8000590:	f7ff ff4e 	bl	8000430 <MS5611_read>
 8000594:	4603      	mov	r3, r0
 8000596:	2b01      	cmp	r3, #1
 8000598:	d101      	bne.n	800059e <MS5611_readADC+0x44>
		return 1;
 800059a:	2301      	movs	r3, #1
 800059c:	e00a      	b.n	80005b4 <MS5611_readADC+0x5a>
	} else {
		// for some reason the first byte we read back is always 0xFE
		// so we try to read three and use the last 2 instead
		*result = (rx_buffer[1] << 16) | (rx_buffer[2] << 8) | rx_buffer[3];
 800059e:	7a7b      	ldrb	r3, [r7, #9]
 80005a0:	041a      	lsls	r2, r3, #16
 80005a2:	7abb      	ldrb	r3, [r7, #10]
 80005a4:	021b      	lsls	r3, r3, #8
 80005a6:	4313      	orrs	r3, r2
 80005a8:	7afa      	ldrb	r2, [r7, #11]
 80005aa:	4313      	orrs	r3, r2
 80005ac:	461a      	mov	r2, r3
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	601a      	str	r2, [r3, #0]
	}
	return 0;
 80005b2:	2300      	movs	r3, #0
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	3710      	adds	r7, #16
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <MS5611_presConvert>:

// Pressure convert
// OSR is the "Over Sampling Rate" which determines the resolution of the pressure and temperature
int MS5611_presConvert(MS5611* BAR, uint32_t* pres_raw, OSR osr) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	4613      	mov	r3, r2
 80005c8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = 0x00;
 80005ca:	2300      	movs	r3, #0
 80005cc:	75fb      	strb	r3, [r7, #23]
	switch (osr) {
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	2b04      	cmp	r3, #4
 80005d2:	d81c      	bhi.n	800060e <MS5611_presConvert+0x52>
 80005d4:	a201      	add	r2, pc, #4	@ (adr r2, 80005dc <MS5611_presConvert+0x20>)
 80005d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005da:	bf00      	nop
 80005dc:	080005f1 	.word	0x080005f1
 80005e0:	080005f7 	.word	0x080005f7
 80005e4:	080005fd 	.word	0x080005fd
 80005e8:	08000603 	.word	0x08000603
 80005ec:	08000609 	.word	0x08000609
		case OSR_256:
			cmd = MS5611_D1_OSR_256;
 80005f0:	2340      	movs	r3, #64	@ 0x40
 80005f2:	75fb      	strb	r3, [r7, #23]
			break;
 80005f4:	e00d      	b.n	8000612 <MS5611_presConvert+0x56>
		case OSR_512:
			cmd = MS5611_D1_OSR_512;
 80005f6:	2342      	movs	r3, #66	@ 0x42
 80005f8:	75fb      	strb	r3, [r7, #23]
			break;
 80005fa:	e00a      	b.n	8000612 <MS5611_presConvert+0x56>
		case OSR_1024:
			cmd = MS5611_D1_OSR_1024;
 80005fc:	2344      	movs	r3, #68	@ 0x44
 80005fe:	75fb      	strb	r3, [r7, #23]
			break;
 8000600:	e007      	b.n	8000612 <MS5611_presConvert+0x56>
		case OSR_2048:
			cmd = MS5611_D1_OSR_2048;
 8000602:	2346      	movs	r3, #70	@ 0x46
 8000604:	75fb      	strb	r3, [r7, #23]
			break;
 8000606:	e004      	b.n	8000612 <MS5611_presConvert+0x56>
		case OSR_4096:
			cmd = MS5611_D1_OSR_4096;
 8000608:	2348      	movs	r3, #72	@ 0x48
 800060a:	75fb      	strb	r3, [r7, #23]
			break;
 800060c:	e001      	b.n	8000612 <MS5611_presConvert+0x56>
		default:
			return 1; // invalid OSR
 800060e:	2301      	movs	r3, #1
 8000610:	e016      	b.n	8000640 <MS5611_presConvert+0x84>
	}
	if (cmd == 0x00) { return 1; } // invalid cmd
 8000612:	7dfb      	ldrb	r3, [r7, #23]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d101      	bne.n	800061c <MS5611_presConvert+0x60>
 8000618:	2301      	movs	r3, #1
 800061a:	e011      	b.n	8000640 <MS5611_presConvert+0x84>
	MS5611_write(BAR, cmd); // write the command
 800061c:	7dfb      	ldrb	r3, [r7, #23]
 800061e:	4619      	mov	r1, r3
 8000620:	68f8      	ldr	r0, [r7, #12]
 8000622:	f7ff ff2e 	bl	8000482 <MS5611_write>
	vTaskDelay(10); // 10ms conversion time
 8000626:	200a      	movs	r0, #10
 8000628:	f009 fcaa 	bl	8009f80 <vTaskDelay>
	if (MS5611_readADC(BAR, pres_raw)) {
 800062c:	68b9      	ldr	r1, [r7, #8]
 800062e:	68f8      	ldr	r0, [r7, #12]
 8000630:	f7ff ff93 	bl	800055a <MS5611_readADC>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MS5611_presConvert+0x82>
		return 1;
 800063a:	2301      	movs	r3, #1
 800063c:	e000      	b.n	8000640 <MS5611_presConvert+0x84>
	}
	return 0;
 800063e:	2300      	movs	r3, #0
}
 8000640:	4618      	mov	r0, r3
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <MS5611_tempConvert>:

//Altitude convert
int MS5611_tempConvert(MS5611* BAR, uint32_t* temp_raw, OSR osr) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	60f8      	str	r0, [r7, #12]
 8000650:	60b9      	str	r1, [r7, #8]
 8000652:	4613      	mov	r3, r2
 8000654:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = 0x00;
 8000656:	2300      	movs	r3, #0
 8000658:	75fb      	strb	r3, [r7, #23]
	switch (osr) {
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	2b04      	cmp	r3, #4
 800065e:	d81c      	bhi.n	800069a <MS5611_tempConvert+0x52>
 8000660:	a201      	add	r2, pc, #4	@ (adr r2, 8000668 <MS5611_tempConvert+0x20>)
 8000662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000666:	bf00      	nop
 8000668:	0800067d 	.word	0x0800067d
 800066c:	08000683 	.word	0x08000683
 8000670:	08000689 	.word	0x08000689
 8000674:	0800068f 	.word	0x0800068f
 8000678:	08000695 	.word	0x08000695
		case OSR_256:
			cmd = MS5611_D2_OSR_256;
 800067c:	2350      	movs	r3, #80	@ 0x50
 800067e:	75fb      	strb	r3, [r7, #23]
			break;
 8000680:	e00d      	b.n	800069e <MS5611_tempConvert+0x56>
		case OSR_512:
			cmd = MS5611_D2_OSR_512;
 8000682:	2352      	movs	r3, #82	@ 0x52
 8000684:	75fb      	strb	r3, [r7, #23]
			break;
 8000686:	e00a      	b.n	800069e <MS5611_tempConvert+0x56>
		case OSR_1024:
			cmd = MS5611_D2_OSR_1024;
 8000688:	2354      	movs	r3, #84	@ 0x54
 800068a:	75fb      	strb	r3, [r7, #23]
			break;
 800068c:	e007      	b.n	800069e <MS5611_tempConvert+0x56>
		case OSR_2048:
			cmd = MS5611_D2_OSR_2048;
 800068e:	2356      	movs	r3, #86	@ 0x56
 8000690:	75fb      	strb	r3, [r7, #23]
			break;
 8000692:	e004      	b.n	800069e <MS5611_tempConvert+0x56>
		case OSR_4096:
			cmd = MS5611_D2_OSR_4096;
 8000694:	2358      	movs	r3, #88	@ 0x58
 8000696:	75fb      	strb	r3, [r7, #23]
			break;
 8000698:	e001      	b.n	800069e <MS5611_tempConvert+0x56>
		default:
			return 1; // invalid OSR
 800069a:	2301      	movs	r3, #1
 800069c:	e016      	b.n	80006cc <MS5611_tempConvert+0x84>
	}
	if (cmd == 0x00) { return 1; } // invalid cmd
 800069e:	7dfb      	ldrb	r3, [r7, #23]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d101      	bne.n	80006a8 <MS5611_tempConvert+0x60>
 80006a4:	2301      	movs	r3, #1
 80006a6:	e011      	b.n	80006cc <MS5611_tempConvert+0x84>
	MS5611_write(BAR, cmd); // write the command
 80006a8:	7dfb      	ldrb	r3, [r7, #23]
 80006aa:	4619      	mov	r1, r3
 80006ac:	68f8      	ldr	r0, [r7, #12]
 80006ae:	f7ff fee8 	bl	8000482 <MS5611_write>
	vTaskDelay(10); // 10ms conversion time
 80006b2:	200a      	movs	r0, #10
 80006b4:	f009 fc64 	bl	8009f80 <vTaskDelay>
	if (MS5611_readADC(BAR, temp_raw)) {
 80006b8:	68b9      	ldr	r1, [r7, #8]
 80006ba:	68f8      	ldr	r0, [r7, #12]
 80006bc:	f7ff ff4d 	bl	800055a <MS5611_readADC>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MS5611_tempConvert+0x82>
		return 1;
 80006c6:	2301      	movs	r3, #1
 80006c8:	e000      	b.n	80006cc <MS5611_tempConvert+0x84>
	}
	return 0;
 80006ca:	2300      	movs	r3, #0
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3718      	adds	r7, #24
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	0000      	movs	r0, r0
	...

080006d8 <MS5611_compensateTemp>:

int MS5611_compensateTemp(float* pres, uint32_t pres_raw, uint32_t temp_raw, MS5611_PROM_t* prom) {
 80006d8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80006dc:	b0ab      	sub	sp, #172	@ 0xac
 80006de:	af00      	add	r7, sp, #0
 80006e0:	67f8      	str	r0, [r7, #124]	@ 0x7c
 80006e2:	67b9      	str	r1, [r7, #120]	@ 0x78
 80006e4:	677a      	str	r2, [r7, #116]	@ 0x74
 80006e6:	673b      	str	r3, [r7, #112]	@ 0x70
	volatile int32_t dT, P;
	volatile int64_t OFF, SENS;
	volatile int64_t partialA, partialB;

	dT = temp_raw - ((prom->constants.C5) * (0x1<<8));                      //D2-C5*2^8
 80006e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80006ea:	891b      	ldrh	r3, [r3, #8]
 80006ec:	021b      	lsls	r3, r3, #8
 80006ee:	461a      	mov	r2, r3
 80006f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80006f2:	1a9b      	subs	r3, r3, r2
 80006f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	//TEMP = 2000 + ((int64_t)dT * ((int64_t)prom->constants.C6))/(0x1<<23);//2000 + dT*C6/2^23
	partialA = ((int64_t)prom->constants.C4) * (int64_t)dT;
 80006f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80006fa:	88db      	ldrh	r3, [r3, #6]
 80006fc:	b29b      	uxth	r3, r3
 80006fe:	2200      	movs	r2, #0
 8000700:	469a      	mov	sl, r3
 8000702:	4693      	mov	fp, r2
 8000704:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000708:	17da      	asrs	r2, r3, #31
 800070a:	4698      	mov	r8, r3
 800070c:	4691      	mov	r9, r2
 800070e:	fb08 f20b 	mul.w	r2, r8, fp
 8000712:	fb0a f309 	mul.w	r3, sl, r9
 8000716:	4413      	add	r3, r2
 8000718:	fbaa 4508 	umull	r4, r5, sl, r8
 800071c:	442b      	add	r3, r5
 800071e:	461d      	mov	r5, r3
 8000720:	e9c7 4522 	strd	r4, r5, [r7, #136]	@ 0x88
	OFF = ((int64_t)prom->constants.C2) * (0x1<<16) + (partialA)/(0x1<<7);  //C2*2^16 + C4*dT/2^7
 8000724:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000726:	885b      	ldrh	r3, [r3, #2]
 8000728:	b29b      	uxth	r3, r3
 800072a:	2200      	movs	r2, #0
 800072c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800072e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8000730:	f04f 0400 	mov.w	r4, #0
 8000734:	f04f 0500 	mov.w	r5, #0
 8000738:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800073c:	4613      	mov	r3, r2
 800073e:	041d      	lsls	r5, r3, #16
 8000740:	460b      	mov	r3, r1
 8000742:	ea45 4513 	orr.w	r5, r5, r3, lsr #16
 8000746:	460b      	mov	r3, r1
 8000748:	041c      	lsls	r4, r3, #16
 800074a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800074e:	2b00      	cmp	r3, #0
 8000750:	da07      	bge.n	8000762 <MS5611_compensateTemp+0x8a>
 8000752:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 8000756:	61b9      	str	r1, [r7, #24]
 8000758:	f143 0300 	adc.w	r3, r3, #0
 800075c:	61fb      	str	r3, [r7, #28]
 800075e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000762:	f04f 0000 	mov.w	r0, #0
 8000766:	f04f 0100 	mov.w	r1, #0
 800076a:	09d0      	lsrs	r0, r2, #7
 800076c:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 8000770:	11d9      	asrs	r1, r3, #7
 8000772:	4602      	mov	r2, r0
 8000774:	460b      	mov	r3, r1
 8000776:	18a1      	adds	r1, r4, r2
 8000778:	6539      	str	r1, [r7, #80]	@ 0x50
 800077a:	eb45 0303 	adc.w	r3, r5, r3
 800077e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000780:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 8000784:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
	partialB = ((int64_t)prom->constants.C3) * (int64_t)dT;
 8000788:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800078a:	889b      	ldrh	r3, [r3, #4]
 800078c:	b29b      	uxth	r3, r3
 800078e:	2200      	movs	r2, #0
 8000790:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000792:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8000794:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000798:	17da      	asrs	r2, r3, #31
 800079a:	643b      	str	r3, [r7, #64]	@ 0x40
 800079c:	647a      	str	r2, [r7, #68]	@ 0x44
 800079e:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80007a2:	462b      	mov	r3, r5
 80007a4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80007a8:	4642      	mov	r2, r8
 80007aa:	fb02 f203 	mul.w	r2, r2, r3
 80007ae:	464b      	mov	r3, r9
 80007b0:	4621      	mov	r1, r4
 80007b2:	fb01 f303 	mul.w	r3, r1, r3
 80007b6:	4413      	add	r3, r2
 80007b8:	4622      	mov	r2, r4
 80007ba:	4641      	mov	r1, r8
 80007bc:	fba2 1201 	umull	r1, r2, r2, r1
 80007c0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80007c2:	460a      	mov	r2, r1
 80007c4:	66ba      	str	r2, [r7, #104]	@ 0x68
 80007c6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80007c8:	4413      	add	r3, r2
 80007ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80007cc:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 80007d0:	e9c7 3420 	strd	r3, r4, [r7, #128]	@ 0x80
	SENS = ((int64_t)prom->constants.C1) * (0x1<<15) + (partialB)/(0x1<<8); //C1*2^15 + C3*dT/2^8
 80007d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80007d6:	881b      	ldrh	r3, [r3, #0]
 80007d8:	b29b      	uxth	r3, r3
 80007da:	2200      	movs	r2, #0
 80007dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80007de:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80007e0:	f04f 0400 	mov.w	r4, #0
 80007e4:	f04f 0500 	mov.w	r5, #0
 80007e8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80007ec:	4613      	mov	r3, r2
 80007ee:	03dd      	lsls	r5, r3, #15
 80007f0:	460b      	mov	r3, r1
 80007f2:	ea45 4553 	orr.w	r5, r5, r3, lsr #17
 80007f6:	460b      	mov	r3, r1
 80007f8:	03dc      	lsls	r4, r3, #15
 80007fa:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80007fe:	2b00      	cmp	r3, #0
 8000800:	da07      	bge.n	8000812 <MS5611_compensateTemp+0x13a>
 8000802:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8000806:	6139      	str	r1, [r7, #16]
 8000808:	f143 0300 	adc.w	r3, r3, #0
 800080c:	617b      	str	r3, [r7, #20]
 800080e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	f04f 0100 	mov.w	r1, #0
 800081a:	0a10      	lsrs	r0, r2, #8
 800081c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000820:	1219      	asrs	r1, r3, #8
 8000822:	4602      	mov	r2, r0
 8000824:	460b      	mov	r3, r1
 8000826:	18a1      	adds	r1, r4, r2
 8000828:	6339      	str	r1, [r7, #48]	@ 0x30
 800082a:	eb45 0303 	adc.w	r3, r5, r3
 800082e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000830:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000834:	e9c7 3424 	strd	r3, r4, [r7, #144]	@ 0x90

	P = (((((int64_t)pres_raw)*SENS)/(0x1<<21)-OFF))/(0x1<<15);             //(D1*SENS/2^21-OFF)/2^15
 8000838:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800083a:	2200      	movs	r2, #0
 800083c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800083e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000840:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8000844:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8000848:	4629      	mov	r1, r5
 800084a:	fb02 f001 	mul.w	r0, r2, r1
 800084e:	4621      	mov	r1, r4
 8000850:	fb01 f103 	mul.w	r1, r1, r3
 8000854:	4401      	add	r1, r0
 8000856:	4620      	mov	r0, r4
 8000858:	fba0 2302 	umull	r2, r3, r0, r2
 800085c:	667b      	str	r3, [r7, #100]	@ 0x64
 800085e:	4613      	mov	r3, r2
 8000860:	663b      	str	r3, [r7, #96]	@ 0x60
 8000862:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000864:	18cb      	adds	r3, r1, r3
 8000866:	667b      	str	r3, [r7, #100]	@ 0x64
 8000868:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800086c:	2b00      	cmp	r3, #0
 800086e:	da07      	bge.n	8000880 <MS5611_compensateTemp+0x1a8>
 8000870:	4925      	ldr	r1, [pc, #148]	@ (8000908 <MS5611_compensateTemp+0x230>)
 8000872:	1851      	adds	r1, r2, r1
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	f143 0300 	adc.w	r3, r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000880:	f04f 0000 	mov.w	r0, #0
 8000884:	f04f 0100 	mov.w	r1, #0
 8000888:	0d50      	lsrs	r0, r2, #21
 800088a:	ea40 20c3 	orr.w	r0, r0, r3, lsl #11
 800088e:	1559      	asrs	r1, r3, #21
 8000890:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8000894:	1a84      	subs	r4, r0, r2
 8000896:	623c      	str	r4, [r7, #32]
 8000898:	eb61 0303 	sbc.w	r3, r1, r3
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
 800089e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	da08      	bge.n	80008b8 <MS5611_compensateTemp+0x1e0>
 80008a6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80008aa:	1851      	adds	r1, r2, r1
 80008ac:	6039      	str	r1, [r7, #0]
 80008ae:	f143 0300 	adc.w	r3, r3, #0
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80008b8:	f04f 0000 	mov.w	r0, #0
 80008bc:	f04f 0100 	mov.w	r1, #0
 80008c0:	0bd0      	lsrs	r0, r2, #15
 80008c2:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 80008c6:	13d9      	asrs	r1, r3, #15
 80008c8:	4602      	mov	r2, r0
 80008ca:	460b      	mov	r3, r1
 80008cc:	4613      	mov	r3, r2
 80008ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	*pres = (float)(P * 0.01); // millibar
 80008d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80008d6:	ee07 3a90 	vmov	s15, r3
 80008da:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80008de:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 8000900 <MS5611_compensateTemp+0x228>
 80008e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008e6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80008ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80008ec:	edc3 7a00 	vstr	s15, [r3]
	return 0;
 80008f0:	2300      	movs	r3, #0
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	37ac      	adds	r7, #172	@ 0xac
 80008f6:	46bd      	mov	sp, r7
 80008f8:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80008fc:	4770      	bx	lr
 80008fe:	bf00      	nop
 8000900:	47ae147b 	.word	0x47ae147b
 8000904:	3f847ae1 	.word	0x3f847ae1
 8000908:	001fffff 	.word	0x001fffff

0800090c <MS5611_getPres>:

//Get pressure from barometer
int MS5611_getPres(MS5611* BAR, float* pres, MS5611_PROM_t* prom, OSR osr) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
 8000912:	60f8      	str	r0, [r7, #12]
 8000914:	60b9      	str	r1, [r7, #8]
 8000916:	607a      	str	r2, [r7, #4]
 8000918:	70fb      	strb	r3, [r7, #3]
	uint32_t pres_raw = 0;
 800091a:	2300      	movs	r3, #0
 800091c:	617b      	str	r3, [r7, #20]
	uint32_t temp_raw = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
	if (MS5611_presConvert(BAR, &pres_raw, osr) == 1) { return 1; }
 8000922:	78fa      	ldrb	r2, [r7, #3]
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	4619      	mov	r1, r3
 800092a:	68f8      	ldr	r0, [r7, #12]
 800092c:	f7ff fe46 	bl	80005bc <MS5611_presConvert>
 8000930:	4603      	mov	r3, r0
 8000932:	2b01      	cmp	r3, #1
 8000934:	d101      	bne.n	800093a <MS5611_getPres+0x2e>
 8000936:	2301      	movs	r3, #1
 8000938:	e017      	b.n	800096a <MS5611_getPres+0x5e>
	if (MS5611_tempConvert(BAR, &temp_raw, osr) == 1) { return 1; }
 800093a:	78fa      	ldrb	r2, [r7, #3]
 800093c:	f107 0310 	add.w	r3, r7, #16
 8000940:	4619      	mov	r1, r3
 8000942:	68f8      	ldr	r0, [r7, #12]
 8000944:	f7ff fe80 	bl	8000648 <MS5611_tempConvert>
 8000948:	4603      	mov	r3, r0
 800094a:	2b01      	cmp	r3, #1
 800094c:	d101      	bne.n	8000952 <MS5611_getPres+0x46>
 800094e:	2301      	movs	r3, #1
 8000950:	e00b      	b.n	800096a <MS5611_getPres+0x5e>
	if (MS5611_compensateTemp(pres, pres_raw, temp_raw, prom) == 1) { return 1; }
 8000952:	6979      	ldr	r1, [r7, #20]
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	68b8      	ldr	r0, [r7, #8]
 800095a:	f7ff febd 	bl	80006d8 <MS5611_compensateTemp>
 800095e:	4603      	mov	r3, r0
 8000960:	2b01      	cmp	r3, #1
 8000962:	d101      	bne.n	8000968 <MS5611_getPres+0x5c>
 8000964:	2301      	movs	r3, #1
 8000966:	e000      	b.n	800096a <MS5611_getPres+0x5e>
	return 0;
 8000968:	2300      	movs	r3, #0
}
 800096a:	4618      	mov	r0, r3
 800096c:	3718      	adds	r7, #24
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	0000      	movs	r0, r0
 8000974:	0000      	movs	r0, r0
	...

08000978 <MS5611_getAlt>:

//Get rough altitude based on pressure
int MS5611_getAlt(MS5611* BAR, float* alt, MS5611_PROM_t* prom, OSR osr) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b088      	sub	sp, #32
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
 8000984:	70fb      	strb	r3, [r7, #3]
	float pres = 0.0;
 8000986:	f04f 0300 	mov.w	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
	uint32_t pres_raw = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	61bb      	str	r3, [r7, #24]
	uint32_t temp_raw = 0;
 8000990:	2300      	movs	r3, #0
 8000992:	617b      	str	r3, [r7, #20]
	if (MS5611_presConvert(BAR, &pres_raw, osr) == 1) { return 1; }
 8000994:	78fa      	ldrb	r2, [r7, #3]
 8000996:	f107 0318 	add.w	r3, r7, #24
 800099a:	4619      	mov	r1, r3
 800099c:	68f8      	ldr	r0, [r7, #12]
 800099e:	f7ff fe0d 	bl	80005bc <MS5611_presConvert>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d101      	bne.n	80009ac <MS5611_getAlt+0x34>
 80009a8:	2301      	movs	r3, #1
 80009aa:	e035      	b.n	8000a18 <MS5611_getAlt+0xa0>
	if (MS5611_tempConvert(BAR, &temp_raw, osr) == 1) { return 1; }
 80009ac:	78fa      	ldrb	r2, [r7, #3]
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	4619      	mov	r1, r3
 80009b4:	68f8      	ldr	r0, [r7, #12]
 80009b6:	f7ff fe47 	bl	8000648 <MS5611_tempConvert>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d101      	bne.n	80009c4 <MS5611_getAlt+0x4c>
 80009c0:	2301      	movs	r3, #1
 80009c2:	e029      	b.n	8000a18 <MS5611_getAlt+0xa0>
	if (MS5611_compensateTemp(&pres, pres_raw, temp_raw, prom) == 1) { return 1; }
 80009c4:	69b9      	ldr	r1, [r7, #24]
 80009c6:	697a      	ldr	r2, [r7, #20]
 80009c8:	f107 001c 	add.w	r0, r7, #28
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	f7ff fe83 	bl	80006d8 <MS5611_compensateTemp>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d101      	bne.n	80009dc <MS5611_getAlt+0x64>
 80009d8:	2301      	movs	r3, #1
 80009da:	e01d      	b.n	8000a18 <MS5611_getAlt+0xa0>
	*alt =  (1 - pow((pres/1013.25), 0.190284)) * 145366.45; // feet conversion
 80009dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80009e0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80009e4:	ed9f 5b0e 	vldr	d5, [pc, #56]	@ 8000a20 <MS5611_getAlt+0xa8>
 80009e8:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80009ec:	ed9f 1b0e 	vldr	d1, [pc, #56]	@ 8000a28 <MS5611_getAlt+0xb0>
 80009f0:	eeb0 0b46 	vmov.f64	d0, d6
 80009f4:	f016 fb0c 	bl	8017010 <pow>
 80009f8:	eeb0 7b40 	vmov.f64	d7, d0
 80009fc:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8000a00:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000a04:	ed9f 6b0a 	vldr	d6, [pc, #40]	@ 8000a30 <MS5611_getAlt+0xb8>
 8000a08:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a0c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	edc3 7a00 	vstr	s15, [r3]
	return 0;
 8000a16:	2300      	movs	r3, #0
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3720      	adds	r7, #32
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	00000000 	.word	0x00000000
 8000a24:	408faa00 	.word	0x408faa00
 8000a28:	e279dd3c 	.word	0xe279dd3c
 8000a2c:	3fc85b39 	.word	0x3fc85b39
 8000a30:	9999999a 	.word	0x9999999a
 8000a34:	4101beb3 	.word	0x4101beb3

08000a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000a3e:	f000 fa39 	bl	8000eb4 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000a42:	4b3c      	ldr	r3, [pc, #240]	@ (8000b34 <main+0xfc>)
 8000a44:	695b      	ldr	r3, [r3, #20]
 8000a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d11b      	bne.n	8000a86 <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a4e:	f3bf 8f4f 	dsb	sy
}
 8000a52:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a54:	f3bf 8f6f 	isb	sy
}
 8000a58:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000a5a:	4b36      	ldr	r3, [pc, #216]	@ (8000b34 <main+0xfc>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000a62:	f3bf 8f4f 	dsb	sy
}
 8000a66:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a68:	f3bf 8f6f 	isb	sy
}
 8000a6c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000a6e:	4b31      	ldr	r3, [pc, #196]	@ (8000b34 <main+0xfc>)
 8000a70:	695b      	ldr	r3, [r3, #20]
 8000a72:	4a30      	ldr	r2, [pc, #192]	@ (8000b34 <main+0xfc>)
 8000a74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a78:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a7a:	f3bf 8f4f 	dsb	sy
}
 8000a7e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a80:	f3bf 8f6f 	isb	sy
}
 8000a84:	e000      	b.n	8000a88 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000a86:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a88:	4b2a      	ldr	r3, [pc, #168]	@ (8000b34 <main+0xfc>)
 8000a8a:	695b      	ldr	r3, [r3, #20]
 8000a8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d138      	bne.n	8000b06 <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000a94:	4b27      	ldr	r3, [pc, #156]	@ (8000b34 <main+0xfc>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000a9c:	f3bf 8f4f 	dsb	sy
}
 8000aa0:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000aa2:	4b24      	ldr	r3, [pc, #144]	@ (8000b34 <main+0xfc>)
 8000aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000aa8:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	0b5b      	lsrs	r3, r3, #13
 8000aae:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000ab2:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	08db      	lsrs	r3, r3, #3
 8000ab8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000abc:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	015a      	lsls	r2, r3, #5
 8000ac2:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000ac6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000ac8:	687a      	ldr	r2, [r7, #4]
 8000aca:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000acc:	4919      	ldr	r1, [pc, #100]	@ (8000b34 <main+0xfc>)
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	1e5a      	subs	r2, r3, #1
 8000ad8:	607a      	str	r2, [r7, #4]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d1ef      	bne.n	8000abe <main+0x86>
    } while(sets-- != 0U);
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	1e5a      	subs	r2, r3, #1
 8000ae2:	60ba      	str	r2, [r7, #8]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d1e5      	bne.n	8000ab4 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000ae8:	f3bf 8f4f 	dsb	sy
}
 8000aec:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000aee:	4b11      	ldr	r3, [pc, #68]	@ (8000b34 <main+0xfc>)
 8000af0:	695b      	ldr	r3, [r3, #20]
 8000af2:	4a10      	ldr	r2, [pc, #64]	@ (8000b34 <main+0xfc>)
 8000af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000af8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000afa:	f3bf 8f4f 	dsb	sy
}
 8000afe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b00:	f3bf 8f6f 	isb	sy
}
 8000b04:	e000      	b.n	8000b08 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000b06:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b08:	f000 fdce 	bl	80016a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b0c:	f000 f81a 	bl	8000b44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b10:	f000 f8dc 	bl	8000ccc <MX_GPIO_Init>
  MX_SPI3_Init();
 8000b14:	f000 f884 	bl	8000c20 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000b18:	f007 fa3c 	bl	8007f94 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000b1c:	4a06      	ldr	r2, [pc, #24]	@ (8000b38 <main+0x100>)
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4806      	ldr	r0, [pc, #24]	@ (8000b3c <main+0x104>)
 8000b22:	f007 fa96 	bl	8008052 <osThreadNew>
 8000b26:	4603      	mov	r3, r0
 8000b28:	4a05      	ldr	r2, [pc, #20]	@ (8000b40 <main+0x108>)
 8000b2a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000b2c:	f007 fa56 	bl	8007fdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <main+0xf8>
 8000b34:	e000ed00 	.word	0xe000ed00
 8000b38:	0801a0c0 	.word	0x0801a0c0
 8000b3c:	08000e09 	.word	0x08000e09
 8000b40:	24000134 	.word	0x24000134

08000b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b09c      	sub	sp, #112	@ 0x70
 8000b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b4e:	224c      	movs	r2, #76	@ 0x4c
 8000b50:	2100      	movs	r1, #0
 8000b52:	4618      	mov	r0, r3
 8000b54:	f015 fb1f 	bl	8016196 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	2220      	movs	r2, #32
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f015 fb19 	bl	8016196 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b64:	2002      	movs	r0, #2
 8000b66:	f002 feab 	bl	80038c0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	4b2b      	ldr	r3, [pc, #172]	@ (8000c1c <SystemClock_Config+0xd8>)
 8000b70:	699b      	ldr	r3, [r3, #24]
 8000b72:	4a2a      	ldr	r2, [pc, #168]	@ (8000c1c <SystemClock_Config+0xd8>)
 8000b74:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b78:	6193      	str	r3, [r2, #24]
 8000b7a:	4b28      	ldr	r3, [pc, #160]	@ (8000c1c <SystemClock_Config+0xd8>)
 8000b7c:	699b      	ldr	r3, [r3, #24]
 8000b7e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b82:	603b      	str	r3, [r7, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b86:	bf00      	nop
 8000b88:	4b24      	ldr	r3, [pc, #144]	@ (8000c1c <SystemClock_Config+0xd8>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b94:	d1f8      	bne.n	8000b88 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b96:	2302      	movs	r3, #2
 8000b98:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000b9e:	2340      	movs	r3, #64	@ 0x40
 8000ba0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000baa:	2304      	movs	r3, #4
 8000bac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000bae:	230c      	movs	r3, #12
 8000bb0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000bbe:	230c      	movs	r3, #12
 8000bc0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f002 feb0 	bl	8003934 <HAL_RCC_OscConfig>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000bda:	f000 f9cb 	bl	8000f74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bde:	233f      	movs	r3, #63	@ 0x3f
 8000be0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000be2:	2303      	movs	r3, #3
 8000be4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000bea:	2300      	movs	r3, #0
 8000bec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000bee:	2340      	movs	r3, #64	@ 0x40
 8000bf0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bf2:	2340      	movs	r3, #64	@ 0x40
 8000bf4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000bf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bfa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000bfc:	2340      	movs	r3, #64	@ 0x40
 8000bfe:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c00:	1d3b      	adds	r3, r7, #4
 8000c02:	2102      	movs	r1, #2
 8000c04:	4618      	mov	r0, r3
 8000c06:	f003 fa6f 	bl	80040e8 <HAL_RCC_ClockConfig>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000c10:	f000 f9b0 	bl	8000f74 <Error_Handler>
  }
}
 8000c14:	bf00      	nop
 8000c16:	3770      	adds	r7, #112	@ 0x70
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	58024800 	.word	0x58024800

08000c20 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c24:	4b27      	ldr	r3, [pc, #156]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c26:	4a28      	ldr	r2, [pc, #160]	@ (8000cc8 <MX_SPI3_Init+0xa8>)
 8000c28:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c2a:	4b26      	ldr	r3, [pc, #152]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c2c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000c30:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c32:	4b24      	ldr	r3, [pc, #144]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c38:	4b22      	ldr	r3, [pc, #136]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c3a:	2207      	movs	r2, #7
 8000c3c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c3e:	4b21      	ldr	r3, [pc, #132]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c44:	4b1f      	ldr	r3, [pc, #124]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c4c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000c50:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000c52:	4b1c      	ldr	r3, [pc, #112]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c54:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8000c58:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c60:	4b18      	ldr	r3, [pc, #96]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c66:	4b17      	ldr	r3, [pc, #92]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000c6c:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c72:	4b14      	ldr	r3, [pc, #80]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c78:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000c7a:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000c80:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c86:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000c92:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000c98:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000c9e:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000ca4:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000caa:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cb0:	4804      	ldr	r0, [pc, #16]	@ (8000cc4 <MX_SPI3_Init+0xa4>)
 8000cb2:	f005 f8d5 	bl	8005e60 <HAL_SPI_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8000cbc:	f000 f95a 	bl	8000f74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	240000ac 	.word	0x240000ac
 8000cc8:	40003c00 	.word	0x40003c00

08000ccc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08a      	sub	sp, #40	@ 0x28
 8000cd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd2:	f107 0314 	add.w	r3, r7, #20
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	60da      	str	r2, [r3, #12]
 8000ce0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ce2:	4b45      	ldr	r3, [pc, #276]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce8:	4a43      	ldr	r2, [pc, #268]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000cea:	f043 0304 	orr.w	r3, r3, #4
 8000cee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf2:	4b41      	ldr	r3, [pc, #260]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf8:	f003 0304 	and.w	r3, r3, #4
 8000cfc:	613b      	str	r3, [r7, #16]
 8000cfe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d00:	4b3d      	ldr	r3, [pc, #244]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d06:	4a3c      	ldr	r2, [pc, #240]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d10:	4b39      	ldr	r3, [pc, #228]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d16:	f003 0301 	and.w	r3, r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1e:	4b36      	ldr	r3, [pc, #216]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d24:	4a34      	ldr	r2, [pc, #208]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d26:	f043 0302 	orr.w	r3, r3, #2
 8000d2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d2e:	4b32      	ldr	r3, [pc, #200]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d34:	f003 0302 	and.w	r3, r3, #2
 8000d38:	60bb      	str	r3, [r7, #8]
 8000d3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d42:	4a2d      	ldr	r2, [pc, #180]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d44:	f043 0308 	orr.w	r3, r3, #8
 8000d48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d52:	f003 0308 	and.w	r3, r3, #8
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d5a:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d60:	4a25      	ldr	r2, [pc, #148]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d62:	f043 0310 	orr.w	r3, r3, #16
 8000d66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6a:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <MX_GPIO_Init+0x12c>)
 8000d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d70:	f003 0310 	and.w	r3, r3, #16
 8000d74:	603b      	str	r3, [r7, #0]
 8000d76:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000d7e:	481f      	ldr	r0, [pc, #124]	@ (8000dfc <MX_GPIO_Init+0x130>)
 8000d80:	f002 fd6a 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2104      	movs	r1, #4
 8000d88:	481d      	ldr	r0, [pc, #116]	@ (8000e00 <MX_GPIO_Init+0x134>)
 8000d8a:	f002 fd65 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2102      	movs	r1, #2
 8000d92:	481c      	ldr	r0, [pc, #112]	@ (8000e04 <MX_GPIO_Init+0x138>)
 8000d94:	f002 fd60 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED3_Pin;
 8000d98:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000d9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	4619      	mov	r1, r3
 8000db0:	4812      	ldr	r0, [pc, #72]	@ (8000dfc <MX_GPIO_Init+0x130>)
 8000db2:	f002 fba9 	bl	8003508 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000db6:	2304      	movs	r3, #4
 8000db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	4619      	mov	r1, r3
 8000dcc:	480c      	ldr	r0, [pc, #48]	@ (8000e00 <MX_GPIO_Init+0x134>)
 8000dce:	f002 fb9b 	bl	8003508 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dde:	2300      	movs	r3, #0
 8000de0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	4806      	ldr	r0, [pc, #24]	@ (8000e04 <MX_GPIO_Init+0x138>)
 8000dea:	f002 fb8d 	bl	8003508 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000dee:	bf00      	nop
 8000df0:	3728      	adds	r7, #40	@ 0x28
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	58024400 	.word	0x58024400
 8000dfc:	58020400 	.word	0x58020400
 8000e00:	58020c00 	.word	0x58020c00
 8000e04:	58021000 	.word	0x58021000

08000e08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08e      	sub	sp, #56	@ 0x38
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000e10:	f006 fa3c 	bl	800728c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  MS5611 bar;
    bar.hspi = &hspi3;
 8000e14:	4b24      	ldr	r3, [pc, #144]	@ (8000ea8 <StartDefaultTask+0xa0>)
 8000e16:	623b      	str	r3, [r7, #32]
    bar.SPI_TIMEOUT = 100;
 8000e18:	2364      	movs	r3, #100	@ 0x64
 8000e1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
    bar.CS_GPIO_Port = GPIOD; // PD2
 8000e1c:	4b23      	ldr	r3, [pc, #140]	@ (8000eac <StartDefaultTask+0xa4>)
 8000e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    bar.CS_GPIO_Pin = GPIO_PIN_2;
 8000e20:	2304      	movs	r3, #4
 8000e22:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    bar.pres_offset = 0;
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	633b      	str	r3, [r7, #48]	@ 0x30
    bar.alt_offset = 0;
 8000e2a:	f04f 0300 	mov.w	r3, #0
 8000e2e:	637b      	str	r3, [r7, #52]	@ 0x34

    MS5611_PROM_t prom;
    prom.constants.C1 = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	82bb      	strh	r3, [r7, #20]
    prom.constants.C2 = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	82fb      	strh	r3, [r7, #22]
    prom.constants.C3 = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	833b      	strh	r3, [r7, #24]
    prom.constants.C4 = 0;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	837b      	strh	r3, [r7, #26]
    prom.constants.C5 = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	83bb      	strh	r3, [r7, #28]
    prom.constants.C6 = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	83fb      	strh	r3, [r7, #30]

    MS5611_Reset(&bar);
 8000e48:	f107 0320 	add.w	r3, r7, #32
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f7ff fb2e 	bl	80004ae <MS5611_Reset>
    MS5611_readPROM(&bar, &prom);
 8000e52:	f107 0214 	add.w	r2, r7, #20
 8000e56:	f107 0320 	add.w	r3, r7, #32
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fb3b 	bl	80004d8 <MS5611_readPROM>

    float pres = 0.0;
 8000e62:	f04f 0300 	mov.w	r3, #0
 8000e66:	613b      	str	r3, [r7, #16]
    float alt = 0.0;
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]

    /* Infinite loop */
    for(;;) {
      MS5611_getPres(&bar, &pres, &prom, OSR_256);
 8000e6e:	f107 0214 	add.w	r2, r7, #20
 8000e72:	f107 0110 	add.w	r1, r7, #16
 8000e76:	f107 0020 	add.w	r0, r7, #32
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	f7ff fd46 	bl	800090c <MS5611_getPres>
      MS5611_getAlt(&bar, &alt, &prom, OSR_256); // Altitude from sea-level in feet
 8000e80:	f107 0214 	add.w	r2, r7, #20
 8000e84:	f107 010c 	add.w	r1, r7, #12
 8000e88:	f107 0020 	add.w	r0, r7, #32
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f7ff fd73 	bl	8000978 <MS5611_getAlt>
      HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000e92:	2101      	movs	r1, #1
 8000e94:	4806      	ldr	r0, [pc, #24]	@ (8000eb0 <StartDefaultTask+0xa8>)
 8000e96:	f002 fcf8 	bl	800388a <HAL_GPIO_TogglePin>
      osDelay(2000);
 8000e9a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e9e:	f007 f96b 	bl	8008178 <osDelay>
      MS5611_getPres(&bar, &pres, &prom, OSR_256);
 8000ea2:	bf00      	nop
 8000ea4:	e7e3      	b.n	8000e6e <StartDefaultTask+0x66>
 8000ea6:	bf00      	nop
 8000ea8:	240000ac 	.word	0x240000ac
 8000eac:	58020c00 	.word	0x58020c00
 8000eb0:	58020400 	.word	0x58020400

08000eb4 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000eba:	463b      	mov	r3, r7
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000ec6:	f000 fd3f 	bl	8001948 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000ed6:	231f      	movs	r3, #31
 8000ed8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000eda:	2387      	movs	r3, #135	@ 0x87
 8000edc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000eea:	2301      	movs	r3, #1
 8000eec:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 fd5d 	bl	80019b8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000efe:	2301      	movs	r3, #1
 8000f00:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8000f02:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000f06:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8000f08:	230e      	movs	r3, #14
 8000f0a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000f10:	2301      	movs	r3, #1
 8000f12:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000f14:	2303      	movs	r3, #3
 8000f16:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f1c:	463b      	mov	r3, r7
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 fd4a 	bl	80019b8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8000f24:	2302      	movs	r3, #2
 8000f26:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 8000f28:	2308      	movs	r3, #8
 8000f2a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f30:	2301      	movs	r3, #1
 8000f32:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000f34:	2301      	movs	r3, #1
 8000f36:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f38:	463b      	mov	r3, r7
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f000 fd3c 	bl	80019b8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f40:	2004      	movs	r0, #4
 8000f42:	f000 fd19 	bl	8001978 <HAL_MPU_Enable>

}
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a04      	ldr	r2, [pc, #16]	@ (8000f70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d101      	bne.n	8000f66 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f62:	f000 fbdd 	bl	8001720 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40001000 	.word	0x40001000

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f78:	b672      	cpsid	i
}
 8000f7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <Error_Handler+0x8>

08000f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f86:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <HAL_MspInit+0x38>)
 8000f88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb8 <HAL_MspInit+0x38>)
 8000f8e:	f043 0302 	orr.w	r3, r3, #2
 8000f92:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f96:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <HAL_MspInit+0x38>)
 8000f98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	210f      	movs	r1, #15
 8000fa8:	f06f 0001 	mvn.w	r0, #1
 8000fac:	f000 fca4 	bl	80018f8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	58024400 	.word	0x58024400

08000fbc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b0b8      	sub	sp, #224	@ 0xe0
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fd4:	f107 0310 	add.w	r3, r7, #16
 8000fd8:	22b8      	movs	r2, #184	@ 0xb8
 8000fda:	2100      	movs	r1, #0
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f015 f8da 	bl	8016196 <memset>
  if(hspi->Instance==SPI3)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a26      	ldr	r2, [pc, #152]	@ (8001080 <HAL_SPI_MspInit+0xc4>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d145      	bne.n	8001078 <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8000fec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ff0:	f04f 0300 	mov.w	r3, #0
 8000ff4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ffc:	f107 0310 	add.w	r3, r7, #16
 8001000:	4618      	mov	r0, r3
 8001002:	f003 fc29 	bl	8004858 <HAL_RCCEx_PeriphCLKConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800100c:	f7ff ffb2 	bl	8000f74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001010:	4b1c      	ldr	r3, [pc, #112]	@ (8001084 <HAL_SPI_MspInit+0xc8>)
 8001012:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001016:	4a1b      	ldr	r2, [pc, #108]	@ (8001084 <HAL_SPI_MspInit+0xc8>)
 8001018:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800101c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001020:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <HAL_SPI_MspInit+0xc8>)
 8001022:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001026:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800102e:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <HAL_SPI_MspInit+0xc8>)
 8001030:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001034:	4a13      	ldr	r2, [pc, #76]	@ (8001084 <HAL_SPI_MspInit+0xc8>)
 8001036:	f043 0304 	orr.w	r3, r3, #4
 800103a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800103e:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <HAL_SPI_MspInit+0xc8>)
 8001040:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001044:	f003 0304 	and.w	r3, r3, #4
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800104c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001050:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001054:	2302      	movs	r3, #2
 8001056:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001066:	2306      	movs	r3, #6
 8001068:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800106c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001070:	4619      	mov	r1, r3
 8001072:	4805      	ldr	r0, [pc, #20]	@ (8001088 <HAL_SPI_MspInit+0xcc>)
 8001074:	f002 fa48 	bl	8003508 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001078:	bf00      	nop
 800107a:	37e0      	adds	r7, #224	@ 0xe0
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	40003c00 	.word	0x40003c00
 8001084:	58024400 	.word	0x58024400
 8001088:	58020800 	.word	0x58020800

0800108c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b090      	sub	sp, #64	@ 0x40
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2b0f      	cmp	r3, #15
 8001098:	d827      	bhi.n	80010ea <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800109a:	2200      	movs	r2, #0
 800109c:	6879      	ldr	r1, [r7, #4]
 800109e:	2036      	movs	r0, #54	@ 0x36
 80010a0:	f000 fc2a 	bl	80018f8 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80010a4:	2036      	movs	r0, #54	@ 0x36
 80010a6:	f000 fc41 	bl	800192c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80010aa:	4a29      	ldr	r2, [pc, #164]	@ (8001150 <HAL_InitTick+0xc4>)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010b0:	4b28      	ldr	r3, [pc, #160]	@ (8001154 <HAL_InitTick+0xc8>)
 80010b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010b6:	4a27      	ldr	r2, [pc, #156]	@ (8001154 <HAL_InitTick+0xc8>)
 80010b8:	f043 0310 	orr.w	r3, r3, #16
 80010bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80010c0:	4b24      	ldr	r3, [pc, #144]	@ (8001154 <HAL_InitTick+0xc8>)
 80010c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80010c6:	f003 0310 	and.w	r3, r3, #16
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010ce:	f107 0210 	add.w	r2, r7, #16
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	4611      	mov	r1, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f003 fb7b 	bl	80047d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80010de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80010e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d106      	bne.n	80010f6 <HAL_InitTick+0x6a>
 80010e8:	e001      	b.n	80010ee <HAL_InitTick+0x62>
    return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e02b      	b.n	8001146 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010ee:	f003 fb5b 	bl	80047a8 <HAL_RCC_GetPCLK1Freq>
 80010f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80010f4:	e004      	b.n	8001100 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010f6:	f003 fb57 	bl	80047a8 <HAL_RCC_GetPCLK1Freq>
 80010fa:	4603      	mov	r3, r0
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001102:	4a15      	ldr	r2, [pc, #84]	@ (8001158 <HAL_InitTick+0xcc>)
 8001104:	fba2 2303 	umull	r2, r3, r2, r3
 8001108:	0c9b      	lsrs	r3, r3, #18
 800110a:	3b01      	subs	r3, #1
 800110c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800110e:	4b13      	ldr	r3, [pc, #76]	@ (800115c <HAL_InitTick+0xd0>)
 8001110:	4a13      	ldr	r2, [pc, #76]	@ (8001160 <HAL_InitTick+0xd4>)
 8001112:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001114:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_InitTick+0xd0>)
 8001116:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800111a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800111c:	4a0f      	ldr	r2, [pc, #60]	@ (800115c <HAL_InitTick+0xd0>)
 800111e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001120:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <HAL_InitTick+0xd0>)
 8001124:	2200      	movs	r2, #0
 8001126:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001128:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <HAL_InitTick+0xd0>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800112e:	480b      	ldr	r0, [pc, #44]	@ (800115c <HAL_InitTick+0xd0>)
 8001130:	f005 fdcb 	bl	8006cca <HAL_TIM_Base_Init>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d104      	bne.n	8001144 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800113a:	4808      	ldr	r0, [pc, #32]	@ (800115c <HAL_InitTick+0xd0>)
 800113c:	f005 fe26 	bl	8006d8c <HAL_TIM_Base_Start_IT>
 8001140:	4603      	mov	r3, r0
 8001142:	e000      	b.n	8001146 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
}
 8001146:	4618      	mov	r0, r3
 8001148:	3740      	adds	r7, #64	@ 0x40
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	24000008 	.word	0x24000008
 8001154:	58024400 	.word	0x58024400
 8001158:	431bde83 	.word	0x431bde83
 800115c:	24000138 	.word	0x24000138
 8001160:	40001000 	.word	0x40001000

08001164 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <NMI_Handler+0x4>

0800116c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <HardFault_Handler+0x4>

08001174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <MemManage_Handler+0x4>

0800117c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <BusFault_Handler+0x4>

08001184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <UsageFault_Handler+0x4>

0800118c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80011a0:	4802      	ldr	r0, [pc, #8]	@ (80011ac <TIM6_DAC_IRQHandler+0x10>)
 80011a2:	f005 fe79 	bl	8006e98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	24000138 	.word	0x24000138

080011b0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80011b4:	4802      	ldr	r0, [pc, #8]	@ (80011c0 <ETH_IRQHandler+0x10>)
 80011b6:	f001 f813 	bl	80021e0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	2400020c 	.word	0x2400020c

080011c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  return 1;
 80011c8:	2301      	movs	r3, #1
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <_kill>:

int _kill(int pid, int sig)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011de:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <_kill+0x20>)
 80011e0:	2216      	movs	r2, #22
 80011e2:	601a      	str	r2, [r3, #0]
  return -1;
 80011e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	370c      	adds	r7, #12
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	2400cc68 	.word	0x2400cc68

080011f8 <_exit>:

void _exit (int status)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001200:	f04f 31ff 	mov.w	r1, #4294967295
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f7ff ffe5 	bl	80011d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 800120a:	bf00      	nop
 800120c:	e7fd      	b.n	800120a <_exit+0x12>

0800120e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b086      	sub	sp, #24
 8001212:	af00      	add	r7, sp, #0
 8001214:	60f8      	str	r0, [r7, #12]
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
 800121e:	e00a      	b.n	8001236 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001220:	f3af 8000 	nop.w
 8001224:	4601      	mov	r1, r0
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	1c5a      	adds	r2, r3, #1
 800122a:	60ba      	str	r2, [r7, #8]
 800122c:	b2ca      	uxtb	r2, r1
 800122e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	3301      	adds	r3, #1
 8001234:	617b      	str	r3, [r7, #20]
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	429a      	cmp	r2, r3
 800123c:	dbf0      	blt.n	8001220 <_read+0x12>
  }

  return len;
 800123e:	687b      	ldr	r3, [r7, #4]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3718      	adds	r7, #24
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	e009      	b.n	800126e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	60ba      	str	r2, [r7, #8]
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	4618      	mov	r0, r3
 8001264:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	3301      	adds	r3, #1
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	697a      	ldr	r2, [r7, #20]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	429a      	cmp	r2, r3
 8001274:	dbf1      	blt.n	800125a <_write+0x12>
  }
  return len;
 8001276:	687b      	ldr	r3, [r7, #4]
}
 8001278:	4618      	mov	r0, r3
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <_close>:

int _close(int file)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001288:	f04f 33ff 	mov.w	r3, #4294967295
}
 800128c:	4618      	mov	r0, r3
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012a8:	605a      	str	r2, [r3, #4]
  return 0;
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <_isatty>:

int _isatty(int file)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012c0:	2301      	movs	r3, #1
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b085      	sub	sp, #20
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	60f8      	str	r0, [r7, #12]
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012da:	2300      	movs	r3, #0
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3714      	adds	r7, #20
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b087      	sub	sp, #28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f0:	4a14      	ldr	r2, [pc, #80]	@ (8001344 <_sbrk+0x5c>)
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <_sbrk+0x60>)
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012fc:	4b13      	ldr	r3, [pc, #76]	@ (800134c <_sbrk+0x64>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001304:	4b11      	ldr	r3, [pc, #68]	@ (800134c <_sbrk+0x64>)
 8001306:	4a12      	ldr	r2, [pc, #72]	@ (8001350 <_sbrk+0x68>)
 8001308:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800130a:	4b10      	ldr	r3, [pc, #64]	@ (800134c <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	429a      	cmp	r2, r3
 8001316:	d205      	bcs.n	8001324 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001318:	4b0e      	ldr	r3, [pc, #56]	@ (8001354 <_sbrk+0x6c>)
 800131a:	220c      	movs	r2, #12
 800131c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	e009      	b.n	8001338 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001324:	4b09      	ldr	r3, [pc, #36]	@ (800134c <_sbrk+0x64>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800132a:	4b08      	ldr	r3, [pc, #32]	@ (800134c <_sbrk+0x64>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4413      	add	r3, r2
 8001332:	4a06      	ldr	r2, [pc, #24]	@ (800134c <_sbrk+0x64>)
 8001334:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001336:	68fb      	ldr	r3, [r7, #12]
}
 8001338:	4618      	mov	r0, r3
 800133a:	371c      	adds	r7, #28
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	24050000 	.word	0x24050000
 8001348:	00000400 	.word	0x00000400
 800134c:	24000184 	.word	0x24000184
 8001350:	24011608 	.word	0x24011608
 8001354:	2400cc68 	.word	0x2400cc68

08001358 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800135c:	4b32      	ldr	r3, [pc, #200]	@ (8001428 <SystemInit+0xd0>)
 800135e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001362:	4a31      	ldr	r2, [pc, #196]	@ (8001428 <SystemInit+0xd0>)
 8001364:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001368:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800136c:	4b2f      	ldr	r3, [pc, #188]	@ (800142c <SystemInit+0xd4>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 030f 	and.w	r3, r3, #15
 8001374:	2b06      	cmp	r3, #6
 8001376:	d807      	bhi.n	8001388 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001378:	4b2c      	ldr	r3, [pc, #176]	@ (800142c <SystemInit+0xd4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f023 030f 	bic.w	r3, r3, #15
 8001380:	4a2a      	ldr	r2, [pc, #168]	@ (800142c <SystemInit+0xd4>)
 8001382:	f043 0307 	orr.w	r3, r3, #7
 8001386:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001388:	4b29      	ldr	r3, [pc, #164]	@ (8001430 <SystemInit+0xd8>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a28      	ldr	r2, [pc, #160]	@ (8001430 <SystemInit+0xd8>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001394:	4b26      	ldr	r3, [pc, #152]	@ (8001430 <SystemInit+0xd8>)
 8001396:	2200      	movs	r2, #0
 8001398:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800139a:	4b25      	ldr	r3, [pc, #148]	@ (8001430 <SystemInit+0xd8>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	4924      	ldr	r1, [pc, #144]	@ (8001430 <SystemInit+0xd8>)
 80013a0:	4b24      	ldr	r3, [pc, #144]	@ (8001434 <SystemInit+0xdc>)
 80013a2:	4013      	ands	r3, r2
 80013a4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013a6:	4b21      	ldr	r3, [pc, #132]	@ (800142c <SystemInit+0xd4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0308 	and.w	r3, r3, #8
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d007      	beq.n	80013c2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013b2:	4b1e      	ldr	r3, [pc, #120]	@ (800142c <SystemInit+0xd4>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f023 030f 	bic.w	r3, r3, #15
 80013ba:	4a1c      	ldr	r2, [pc, #112]	@ (800142c <SystemInit+0xd4>)
 80013bc:	f043 0307 	orr.w	r3, r3, #7
 80013c0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80013c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001430 <SystemInit+0xd8>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80013c8:	4b19      	ldr	r3, [pc, #100]	@ (8001430 <SystemInit+0xd8>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80013ce:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <SystemInit+0xd8>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80013d4:	4b16      	ldr	r3, [pc, #88]	@ (8001430 <SystemInit+0xd8>)
 80013d6:	4a18      	ldr	r2, [pc, #96]	@ (8001438 <SystemInit+0xe0>)
 80013d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80013da:	4b15      	ldr	r3, [pc, #84]	@ (8001430 <SystemInit+0xd8>)
 80013dc:	4a17      	ldr	r2, [pc, #92]	@ (800143c <SystemInit+0xe4>)
 80013de:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <SystemInit+0xd8>)
 80013e2:	4a17      	ldr	r2, [pc, #92]	@ (8001440 <SystemInit+0xe8>)
 80013e4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80013e6:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <SystemInit+0xd8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80013ec:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <SystemInit+0xd8>)
 80013ee:	4a14      	ldr	r2, [pc, #80]	@ (8001440 <SystemInit+0xe8>)
 80013f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80013f2:	4b0f      	ldr	r3, [pc, #60]	@ (8001430 <SystemInit+0xd8>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80013f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001430 <SystemInit+0xd8>)
 80013fa:	4a11      	ldr	r2, [pc, #68]	@ (8001440 <SystemInit+0xe8>)
 80013fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80013fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001430 <SystemInit+0xd8>)
 8001400:	2200      	movs	r2, #0
 8001402:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001404:	4b0a      	ldr	r3, [pc, #40]	@ (8001430 <SystemInit+0xd8>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a09      	ldr	r2, [pc, #36]	@ (8001430 <SystemInit+0xd8>)
 800140a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800140e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001410:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <SystemInit+0xd8>)
 8001412:	2200      	movs	r2, #0
 8001414:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001416:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <SystemInit+0xec>)
 8001418:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800141c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000ed00 	.word	0xe000ed00
 800142c:	52002000 	.word	0x52002000
 8001430:	58024400 	.word	0x58024400
 8001434:	eaf6ed7f 	.word	0xeaf6ed7f
 8001438:	02020200 	.word	0x02020200
 800143c:	01ff0000 	.word	0x01ff0000
 8001440:	01010280 	.word	0x01010280
 8001444:	52004000 	.word	0x52004000

08001448 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001448:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001480 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800144c:	f7ff ff84 	bl	8001358 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001450:	480c      	ldr	r0, [pc, #48]	@ (8001484 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001452:	490d      	ldr	r1, [pc, #52]	@ (8001488 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001454:	4a0d      	ldr	r2, [pc, #52]	@ (800148c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001458:	e002      	b.n	8001460 <LoopCopyDataInit>

0800145a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800145a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800145c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145e:	3304      	adds	r3, #4

08001460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001464:	d3f9      	bcc.n	800145a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001466:	4a0a      	ldr	r2, [pc, #40]	@ (8001490 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001468:	4c0a      	ldr	r4, [pc, #40]	@ (8001494 <LoopFillZerobss+0x22>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800146c:	e001      	b.n	8001472 <LoopFillZerobss>

0800146e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001470:	3204      	adds	r2, #4

08001472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001474:	d3fb      	bcc.n	800146e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001476:	f014 ff41 	bl	80162fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800147a:	f7ff fadd 	bl	8000a38 <main>
  bx  lr
 800147e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001480:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001484:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001488:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 800148c:	0801bbc8 	.word	0x0801bbc8
  ldr r2, =_sbss
 8001490:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 8001494:	24011604 	.word	0x24011604

08001498 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001498:	e7fe      	b.n	8001498 <ADC3_IRQHandler>

0800149a <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800149a:	b480      	push	{r7}
 800149c:	b083      	sub	sp, #12
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d00b      	beq.n	80014c2 <LAN8742_RegisterBusIO+0x28>
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d007      	beq.n	80014c2 <LAN8742_RegisterBusIO+0x28>
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <LAN8742_RegisterBusIO+0x28>
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	691b      	ldr	r3, [r3, #16]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d102      	bne.n	80014c8 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80014c2:	f04f 33ff 	mov.w	r3, #4294967295
 80014c6:	e014      	b.n	80014f2 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685a      	ldr	r2, [r3, #4]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	68da      	ldr	r2, [r3, #12]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	689a      	ldr	r2, [r3, #8]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	691a      	ldr	r2, [r3, #16]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80014fe:	b580      	push	{r7, lr}
 8001500:	b086      	sub	sp, #24
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d139      	bne.n	800158e <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d002      	beq.n	8001528 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2220      	movs	r2, #32
 800152c:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	e01c      	b.n	800156e <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	695b      	ldr	r3, [r3, #20]
 8001538:	f107 020c 	add.w	r2, r7, #12
 800153c:	2112      	movs	r1, #18
 800153e:	6978      	ldr	r0, [r7, #20]
 8001540:	4798      	blx	r3
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	da03      	bge.n	8001550 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001548:	f06f 0304 	mvn.w	r3, #4
 800154c:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 800154e:	e00b      	b.n	8001568 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f003 031f 	and.w	r3, r3, #31
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	429a      	cmp	r2, r3
 800155a:	d105      	bne.n	8001568 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	697a      	ldr	r2, [r7, #20]
 8001560:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001562:	2300      	movs	r3, #0
 8001564:	613b      	str	r3, [r7, #16]
         break;
 8001566:	e005      	b.n	8001574 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	3301      	adds	r3, #1
 800156c:	617b      	str	r3, [r7, #20]
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	2b1f      	cmp	r3, #31
 8001572:	d9df      	bls.n	8001534 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b1f      	cmp	r3, #31
 800157a:	d902      	bls.n	8001582 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 800157c:	f06f 0302 	mvn.w	r3, #2
 8001580:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d102      	bne.n	800158e <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2201      	movs	r2, #1
 800158c:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800158e:	693b      	ldr	r3, [r7, #16]
 }
 8001590:	4618      	mov	r0, r3
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	695b      	ldr	r3, [r3, #20]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	6810      	ldr	r0, [r2, #0]
 80015ac:	f107 020c 	add.w	r2, r7, #12
 80015b0:	2101      	movs	r1, #1
 80015b2:	4798      	blx	r3
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	da02      	bge.n	80015c0 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80015ba:	f06f 0304 	mvn.w	r3, #4
 80015be:	e06e      	b.n	800169e <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	6810      	ldr	r0, [r2, #0]
 80015c8:	f107 020c 	add.w	r2, r7, #12
 80015cc:	2101      	movs	r1, #1
 80015ce:	4798      	blx	r3
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	da02      	bge.n	80015dc <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80015d6:	f06f 0304 	mvn.w	r3, #4
 80015da:	e060      	b.n	800169e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f003 0304 	and.w	r3, r3, #4
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d101      	bne.n	80015ea <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e059      	b.n	800169e <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	6810      	ldr	r0, [r2, #0]
 80015f2:	f107 020c 	add.w	r2, r7, #12
 80015f6:	2100      	movs	r1, #0
 80015f8:	4798      	blx	r3
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	da02      	bge.n	8001606 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001600:	f06f 0304 	mvn.w	r3, #4
 8001604:	e04b      	b.n	800169e <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d11b      	bne.n	8001648 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d006      	beq.n	8001628 <LAN8742_GetLinkState+0x90>
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001624:	2302      	movs	r3, #2
 8001626:	e03a      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001632:	2303      	movs	r3, #3
 8001634:	e033      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001640:	2304      	movs	r3, #4
 8001642:	e02c      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001644:	2305      	movs	r3, #5
 8001646:	e02a      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	6810      	ldr	r0, [r2, #0]
 8001650:	f107 020c 	add.w	r2, r7, #12
 8001654:	211f      	movs	r1, #31
 8001656:	4798      	blx	r3
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	da02      	bge.n	8001664 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800165e:	f06f 0304 	mvn.w	r3, #4
 8001662:	e01c      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800166e:	2306      	movs	r3, #6
 8001670:	e015      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f003 031c 	and.w	r3, r3, #28
 8001678:	2b18      	cmp	r3, #24
 800167a:	d101      	bne.n	8001680 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800167c:	2302      	movs	r3, #2
 800167e:	e00e      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f003 031c 	and.w	r3, r3, #28
 8001686:	2b08      	cmp	r3, #8
 8001688:	d101      	bne.n	800168e <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800168a:	2303      	movs	r3, #3
 800168c:	e007      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f003 031c 	and.w	r3, r3, #28
 8001694:	2b14      	cmp	r3, #20
 8001696:	d101      	bne.n	800169c <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001698:	2304      	movs	r3, #4
 800169a:	e000      	b.n	800169e <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800169c:	2305      	movs	r3, #5
    }
  }
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016ae:	2003      	movs	r0, #3
 80016b0:	f000 f917 	bl	80018e2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80016b4:	f002 fece 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 80016b8:	4602      	mov	r2, r0
 80016ba:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <HAL_Init+0x68>)
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	0a1b      	lsrs	r3, r3, #8
 80016c0:	f003 030f 	and.w	r3, r3, #15
 80016c4:	4913      	ldr	r1, [pc, #76]	@ (8001714 <HAL_Init+0x6c>)
 80016c6:	5ccb      	ldrb	r3, [r1, r3]
 80016c8:	f003 031f 	and.w	r3, r3, #31
 80016cc:	fa22 f303 	lsr.w	r3, r2, r3
 80016d0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <HAL_Init+0x68>)
 80016d4:	699b      	ldr	r3, [r3, #24]
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	4a0e      	ldr	r2, [pc, #56]	@ (8001714 <HAL_Init+0x6c>)
 80016dc:	5cd3      	ldrb	r3, [r2, r3]
 80016de:	f003 031f 	and.w	r3, r3, #31
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	fa22 f303 	lsr.w	r3, r2, r3
 80016e8:	4a0b      	ldr	r2, [pc, #44]	@ (8001718 <HAL_Init+0x70>)
 80016ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80016ec:	4a0b      	ldr	r2, [pc, #44]	@ (800171c <HAL_Init+0x74>)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016f2:	200f      	movs	r0, #15
 80016f4:	f7ff fcca 	bl	800108c <HAL_InitTick>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e002      	b.n	8001708 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001702:	f7ff fc3d 	bl	8000f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	58024400 	.word	0x58024400
 8001714:	0801a0e4 	.word	0x0801a0e4
 8001718:	24000004 	.word	0x24000004
 800171c:	24000000 	.word	0x24000000

08001720 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001724:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <HAL_IncTick+0x20>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	461a      	mov	r2, r3
 800172a:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <HAL_IncTick+0x24>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4413      	add	r3, r2
 8001730:	4a04      	ldr	r2, [pc, #16]	@ (8001744 <HAL_IncTick+0x24>)
 8001732:	6013      	str	r3, [r2, #0]
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	2400000c 	.word	0x2400000c
 8001744:	24000188 	.word	0x24000188

08001748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  return uwTick;
 800174c:	4b03      	ldr	r3, [pc, #12]	@ (800175c <HAL_GetTick+0x14>)
 800174e:	681b      	ldr	r3, [r3, #0]
}
 8001750:	4618      	mov	r0, r3
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	24000188 	.word	0x24000188

08001760 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001770:	4904      	ldr	r1, [pc, #16]	@ (8001784 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4313      	orrs	r3, r2
 8001776:	604b      	str	r3, [r1, #4]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	58000400 	.word	0x58000400

08001788 <__NVIC_SetPriorityGrouping>:
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f003 0307 	and.w	r3, r3, #7
 8001796:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001798:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <__NVIC_SetPriorityGrouping+0x40>)
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800179e:	68ba      	ldr	r2, [r7, #8]
 80017a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017a4:	4013      	ands	r3, r2
 80017a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017b0:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <__NVIC_SetPriorityGrouping+0x44>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017b6:	4a04      	ldr	r2, [pc, #16]	@ (80017c8 <__NVIC_SetPriorityGrouping+0x40>)
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	60d3      	str	r3, [r2, #12]
}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00
 80017cc:	05fa0000 	.word	0x05fa0000

080017d0 <__NVIC_GetPriorityGrouping>:
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017d4:	4b04      	ldr	r3, [pc, #16]	@ (80017e8 <__NVIC_GetPriorityGrouping+0x18>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	0a1b      	lsrs	r3, r3, #8
 80017da:	f003 0307 	and.w	r3, r3, #7
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <__NVIC_EnableIRQ>:
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	db0b      	blt.n	8001816 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	f003 021f 	and.w	r2, r3, #31
 8001804:	4907      	ldr	r1, [pc, #28]	@ (8001824 <__NVIC_EnableIRQ+0x38>)
 8001806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800180a:	095b      	lsrs	r3, r3, #5
 800180c:	2001      	movs	r0, #1
 800180e:	fa00 f202 	lsl.w	r2, r0, r2
 8001812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000e100 	.word	0xe000e100

08001828 <__NVIC_SetPriority>:
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001834:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db0a      	blt.n	8001852 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	490c      	ldr	r1, [pc, #48]	@ (8001874 <__NVIC_SetPriority+0x4c>)
 8001842:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	440b      	add	r3, r1
 800184c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001850:	e00a      	b.n	8001868 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4908      	ldr	r1, [pc, #32]	@ (8001878 <__NVIC_SetPriority+0x50>)
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	3b04      	subs	r3, #4
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	440b      	add	r3, r1
 8001866:	761a      	strb	r2, [r3, #24]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000e100 	.word	0xe000e100
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <NVIC_EncodePriority>:
{
 800187c:	b480      	push	{r7}
 800187e:	b089      	sub	sp, #36	@ 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f1c3 0307 	rsb	r3, r3, #7
 8001896:	2b04      	cmp	r3, #4
 8001898:	bf28      	it	cs
 800189a:	2304      	movcs	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d902      	bls.n	80018ac <NVIC_EncodePriority+0x30>
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3b03      	subs	r3, #3
 80018aa:	e000      	b.n	80018ae <NVIC_EncodePriority+0x32>
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	401a      	ands	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	4313      	orrs	r3, r2
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3724      	adds	r7, #36	@ 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff ff4c 	bl	8001788 <__NVIC_SetPriorityGrouping>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
 8001904:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001906:	f7ff ff63 	bl	80017d0 <__NVIC_GetPriorityGrouping>
 800190a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	68b9      	ldr	r1, [r7, #8]
 8001910:	6978      	ldr	r0, [r7, #20]
 8001912:	f7ff ffb3 	bl	800187c <NVIC_EncodePriority>
 8001916:	4602      	mov	r2, r0
 8001918:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800191c:	4611      	mov	r1, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff ff82 	bl	8001828 <__NVIC_SetPriority>
}
 8001924:	bf00      	nop
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}

0800192c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001936:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff ff56 	bl	80017ec <__NVIC_EnableIRQ>
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800194c:	f3bf 8f5f 	dmb	sy
}
 8001950:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001952:	4b07      	ldr	r3, [pc, #28]	@ (8001970 <HAL_MPU_Disable+0x28>)
 8001954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001956:	4a06      	ldr	r2, [pc, #24]	@ (8001970 <HAL_MPU_Disable+0x28>)
 8001958:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800195c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800195e:	4b05      	ldr	r3, [pc, #20]	@ (8001974 <HAL_MPU_Disable+0x2c>)
 8001960:	2200      	movs	r2, #0
 8001962:	605a      	str	r2, [r3, #4]
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	e000ed00 	.word	0xe000ed00
 8001974:	e000ed90 	.word	0xe000ed90

08001978 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001980:	4a0b      	ldr	r2, [pc, #44]	@ (80019b0 <HAL_MPU_Enable+0x38>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800198a:	4b0a      	ldr	r3, [pc, #40]	@ (80019b4 <HAL_MPU_Enable+0x3c>)
 800198c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198e:	4a09      	ldr	r2, [pc, #36]	@ (80019b4 <HAL_MPU_Enable+0x3c>)
 8001990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001994:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001996:	f3bf 8f4f 	dsb	sy
}
 800199a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800199c:	f3bf 8f6f 	isb	sy
}
 80019a0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed90 	.word	0xe000ed90
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	785a      	ldrb	r2, [r3, #1]
 80019c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <HAL_MPU_ConfigRegion+0x7c>)
 80019c6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80019c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <HAL_MPU_ConfigRegion+0x7c>)
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <HAL_MPU_ConfigRegion+0x7c>)
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80019d4:	4a17      	ldr	r2, [pc, #92]	@ (8001a34 <HAL_MPU_ConfigRegion+0x7c>)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	7b1b      	ldrb	r3, [r3, #12]
 80019e0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	7adb      	ldrb	r3, [r3, #11]
 80019e6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	7a9b      	ldrb	r3, [r3, #10]
 80019ee:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80019f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	7b5b      	ldrb	r3, [r3, #13]
 80019f6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80019f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7b9b      	ldrb	r3, [r3, #14]
 80019fe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	7bdb      	ldrb	r3, [r3, #15]
 8001a06:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001a08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	7a5b      	ldrb	r3, [r3, #9]
 8001a0e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001a10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	7a1b      	ldrb	r3, [r3, #8]
 8001a16:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001a18:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	7812      	ldrb	r2, [r2, #0]
 8001a1e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a20:	4a04      	ldr	r2, [pc, #16]	@ (8001a34 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001a22:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a24:	6113      	str	r3, [r2, #16]
}
 8001a26:	bf00      	nop
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	e000ed90 	.word	0xe000ed90

08001a38 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e0e3      	b.n	8001c12 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d106      	bne.n	8001a62 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2220      	movs	r2, #32
 8001a58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f006 f821 	bl	8007aa4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a62:	4b6e      	ldr	r3, [pc, #440]	@ (8001c1c <HAL_ETH_Init+0x1e4>)
 8001a64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001a68:	4a6c      	ldr	r2, [pc, #432]	@ (8001c1c <HAL_ETH_Init+0x1e4>)
 8001a6a:	f043 0302 	orr.w	r3, r3, #2
 8001a6e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001a72:	4b6a      	ldr	r3, [pc, #424]	@ (8001c1c <HAL_ETH_Init+0x1e4>)
 8001a74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	7a1b      	ldrb	r3, [r3, #8]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d103      	bne.n	8001a90 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f7ff fe69 	bl	8001760 <HAL_SYSCFG_ETHInterfaceSelect>
 8001a8e:	e003      	b.n	8001a98 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001a90:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001a94:	f7ff fe64 	bl	8001760 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001a98:	4b61      	ldr	r3, [pc, #388]	@ (8001c20 <HAL_ETH_Init+0x1e8>)
 8001a9a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001ab2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ab4:	f7ff fe48 	bl	8001748 <HAL_GetTick>
 8001ab8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001aba:	e011      	b.n	8001ae0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001abc:	f7ff fe44 	bl	8001748 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001aca:	d909      	bls.n	8001ae0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2204      	movs	r2, #4
 8001ad0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	22e0      	movs	r2, #224	@ 0xe0
 8001ad8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e098      	b.n	8001c12 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d1e4      	bne.n	8001abc <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 ff1c 	bl	8002930 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001af8:	f002 fe26 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 8001afc:	4603      	mov	r3, r0
 8001afe:	4a49      	ldr	r2, [pc, #292]	@ (8001c24 <HAL_ETH_Init+0x1ec>)
 8001b00:	fba2 2303 	umull	r2, r3, r2, r3
 8001b04:	0c9a      	lsrs	r2, r3, #18
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	3a01      	subs	r2, #1
 8001b0c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f001 f919 	bl	8002d48 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b1e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8001b22:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8001b26:	687a      	ldr	r2, [r7, #4]
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001b2e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001b32:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d009      	beq.n	8001b56 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2201      	movs	r2, #1
 8001b46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	22e0      	movs	r2, #224	@ 0xe0
 8001b4e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e05d      	b.n	8001c12 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b5e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001b62:	4b31      	ldr	r3, [pc, #196]	@ (8001c28 <HAL_ETH_Init+0x1f0>)
 8001b64:	4013      	ands	r3, r2
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	6952      	ldr	r2, [r2, #20]
 8001b6a:	0051      	lsls	r1, r2, #1
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	6812      	ldr	r2, [r2, #0]
 8001b70:	430b      	orrs	r3, r1
 8001b72:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001b76:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f001 f981 	bl	8002e82 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f001 f9c7 	bl	8002f14 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	3305      	adds	r3, #5
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	021a      	lsls	r2, r3, #8
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	3304      	adds	r3, #4
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	4619      	mov	r1, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	3303      	adds	r3, #3
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	061a      	lsls	r2, r3, #24
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	3302      	adds	r3, #2
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	041b      	lsls	r3, r3, #16
 8001bb8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001bc4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001bd2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001bd4:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b11      	ldr	r3, [pc, #68]	@ (8001c2c <HAL_ETH_Init+0x1f4>)
 8001be6:	430b      	orrs	r3, r1
 8001be8:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c30 <HAL_ETH_Init+0x1f8>)
 8001bfa:	430b      	orrs	r3, r1
 8001bfc:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2210      	movs	r2, #16
 8001c0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	58024400 	.word	0x58024400
 8001c20:	58000400 	.word	0x58000400
 8001c24:	431bde83 	.word	0x431bde83
 8001c28:	ffff8001 	.word	0xffff8001
 8001c2c:	0c020060 	.word	0x0c020060
 8001c30:	0c20c000 	.word	0x0c20c000

08001c34 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001c42:	2b10      	cmp	r3, #16
 8001c44:	d165      	bne.n	8001d12 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2220      	movs	r2, #32
 8001c4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2201      	movs	r2, #1
 8001c52:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2204      	movs	r2, #4
 8001c58:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f9e4 	bl	8002028 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c68:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6812      	ldr	r2, [r2, #0]
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c78:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c84:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6812      	ldr	r2, [r2, #0]
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c94:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ca0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6812      	ldr	r2, [r2, #0]
 8001ca8:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8001cac:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001cb0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f042 0201 	orr.w	r2, r2, #1
 8001cc4:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f042 0202 	orr.w	r2, r2, #2
 8001cd6:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0201 	orr.w	r2, r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cf0:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 8001cfc:	430b      	orrs	r3, r1
 8001cfe:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001d02:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2240      	movs	r2, #64	@ 0x40
 8001d0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e000      	b.n	8001d14 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
  }
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001d2a:	2b40      	cmp	r3, #64	@ 0x40
 8001d2c:	d165      	bne.n	8001dfa <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2220      	movs	r2, #32
 8001d32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d3e:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	4b30      	ldr	r3, [pc, #192]	@ (8001e08 <HAL_ETH_Stop_IT+0xec>)
 8001d48:	400b      	ands	r3, r1
 8001d4a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001d4e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d5a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6812      	ldr	r2, [r2, #0]
 8001d62:	f023 0301 	bic.w	r3, r3, #1
 8001d66:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001d6a:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d76:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	6812      	ldr	r2, [r2, #0]
 8001d7e:	f023 0301 	bic.w	r3, r3, #1
 8001d82:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001d86:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f022 0201 	bic.w	r2, r2, #1
 8001d98:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f042 0201 	orr.w	r2, r2, #1
 8001daa:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0202 	bic.w	r2, r2, #2
 8001dbc:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	e00e      	b.n	8001de2 <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	3212      	adds	r2, #18
 8001dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dce:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	3301      	adds	r3, #1
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d9ed      	bls.n	8001dc4 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2210      	movs	r2, #16
 8001df2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8001df6:	2300      	movs	r3, #0
 8001df8:	e000      	b.n	8001dfc <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
  }
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	ffff2f3e 	.word	0xffff2f3e

08001e0c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d109      	bne.n	8001e30 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e22:	f043 0201 	orr.w	r2, r3, #1
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e03a      	b.n	8001ea6 <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e36:	2b40      	cmp	r3, #64	@ 0x40
 8001e38:	d134      	bne.n	8001ea4 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8001e42:	2201      	movs	r2, #1
 8001e44:	6839      	ldr	r1, [r7, #0]
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f001 f8c2 	bl	8002fd0 <ETH_Prepare_Tx_Descriptors>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d009      	beq.n	8001e66 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e58:	f043 0202 	orr.w	r2, r3, #2
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e01f      	b.n	8001ea6 <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8001e66:	f3bf 8f4f 	dsb	sy
}
 8001e6a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e70:	1c5a      	adds	r2, r3, #1
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	629a      	str	r2, [r3, #40]	@ 0x28
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7a:	2b03      	cmp	r3, #3
 8001e7c:	d904      	bls.n	8001e88 <HAL_ETH_Transmit_IT+0x7c>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e82:	1f1a      	subs	r2, r3, #4
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3106      	adds	r1, #6
 8001e94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e98:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e9c:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	e000      	b.n	8001ea6 <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8001ea4:	2301      	movs	r3, #1
  }
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b088      	sub	sp, #32
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
 8001eb6:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d109      	bne.n	8001eda <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ecc:	f043 0201 	orr.w	r2, r3, #1
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e0a2      	b.n	8002020 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ee0:	2b40      	cmp	r3, #64	@ 0x40
 8001ee2:	d001      	beq.n	8001ee8 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e09b      	b.n	8002020 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eec:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69fa      	ldr	r2, [r7, #28]
 8001ef2:	3212      	adds	r2, #18
 8001ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef8:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001efe:	f1c3 0304 	rsb	r3, r3, #4
 8001f02:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8001f04:	e064      	b.n	8001fd0 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d007      	beq.n	8001f22 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	685a      	ldr	r2, [r3, #4]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d103      	bne.n	8001f36 <HAL_ETH_ReadData+0x88>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d03a      	beq.n	8001fac <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d005      	beq.n	8001f4e <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 8001f4e:	69bb      	ldr	r3, [r7, #24]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	68db      	ldr	r3, [r3, #12]
 8001f62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d005      	beq.n	8001f76 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8001f72:	2301      	movs	r3, #1
 8001f74:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8001f82:	69bb      	ldr	r3, [r7, #24]
 8001f84:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001f86:	461a      	mov	r2, r3
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	f005 ff4a 	bl	8007e24 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f94:	1c5a      	adds	r2, r3, #1
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	441a      	add	r2, r3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	2b03      	cmp	r3, #3
 8001fb6:	d902      	bls.n	8001fbe <HAL_ETH_ReadData+0x110>
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	3b04      	subs	r3, #4
 8001fbc:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	69fa      	ldr	r2, [r7, #28]
 8001fc2:	3212      	adds	r2, #18
 8001fc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fc8:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8001fd0:	69bb      	ldr	r3, [r7, #24]
 8001fd2:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	db06      	blt.n	8001fe6 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8001fd8:	697a      	ldr	r2, [r7, #20]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d202      	bcs.n	8001fe6 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8001fe0:	7cfb      	ldrb	r3, [r7, #19]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d08f      	beq.n	8001f06 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	441a      	add	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d002      	beq.n	8002000 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 f814 	bl	8002028 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69fa      	ldr	r2, [r7, #28]
 8002004:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002006:	7cfb      	ldrb	r3, [r7, #19]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d108      	bne.n	800201e <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800201a:	2300      	movs	r3, #0
 800201c:	e000      	b.n	8002020 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
}
 8002020:	4618      	mov	r0, r3
 8002022:	3720      	adds	r7, #32
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b088      	sub	sp, #32
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002034:	2301      	movs	r3, #1
 8002036:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800203c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69fa      	ldr	r2, [r7, #28]
 8002042:	3212      	adds	r2, #18
 8002044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002048:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800204e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002050:	e038      	b.n	80020c4 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d112      	bne.n	8002080 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800205a:	f107 0308 	add.w	r3, r7, #8
 800205e:	4618      	mov	r0, r3
 8002060:	f005 feb0 	bl	8007dc4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d102      	bne.n	8002070 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	74fb      	strb	r3, [r7, #19]
 800206e:	e007      	b.n	8002080 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	461a      	mov	r2, r3
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	461a      	mov	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8002080:	7cfb      	ldrb	r3, [r7, #19]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d01e      	beq.n	80020c4 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208a:	2b00      	cmp	r3, #0
 800208c:	d004      	beq.n	8002098 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	e003      	b.n	80020a0 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 800209e:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	3301      	adds	r3, #1
 80020a4:	61fb      	str	r3, [r7, #28]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	2b03      	cmp	r3, #3
 80020aa:	d902      	bls.n	80020b2 <ETH_UpdateDescriptor+0x8a>
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	3b04      	subs	r3, #4
 80020b0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69fa      	ldr	r2, [r7, #28]
 80020b6:	3212      	adds	r2, #18
 80020b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020bc:	617b      	str	r3, [r7, #20]
      desccount--;
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	3b01      	subs	r3, #1
 80020c2:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d002      	beq.n	80020d0 <ETH_UpdateDescriptor+0xa8>
 80020ca:	7cfb      	ldrb	r3, [r7, #19]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1c0      	bne.n	8002052 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020d4:	69ba      	ldr	r2, [r7, #24]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d01b      	beq.n	8002112 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	3303      	adds	r3, #3
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80020e4:	f3bf 8f5f 	dmb	sy
}
 80020e8:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6919      	ldr	r1, [r3, #16]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	4613      	mov	r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4413      	add	r3, r2
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	18ca      	adds	r2, r1, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002102:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	69fa      	ldr	r2, [r7, #28]
 800210a:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	69ba      	ldr	r2, [r7, #24]
 8002110:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002112:	bf00      	nop
 8002114:	3720      	adds	r7, #32
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b086      	sub	sp, #24
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3318      	adds	r3, #24
 8002126:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212c:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002132:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002134:	2301      	movs	r3, #1
 8002136:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002138:	e047      	b.n	80021ca <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 800213a:	2301      	movs	r3, #1
 800213c:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	3b01      	subs	r3, #1
 8002142:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002144:	68ba      	ldr	r2, [r7, #8]
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	3304      	adds	r3, #4
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	4413      	add	r3, r2
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d10a      	bne.n	800216a <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	3301      	adds	r3, #1
 8002158:	613b      	str	r3, [r7, #16]
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	2b03      	cmp	r3, #3
 800215e:	d902      	bls.n	8002166 <HAL_ETH_ReleaseTxPacket+0x4c>
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	3b04      	subs	r3, #4
 8002164:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002166:	2300      	movs	r3, #0
 8002168:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 800216a:	7bbb      	ldrb	r3, [r7, #14]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d02c      	beq.n	80021ca <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	68d9      	ldr	r1, [r3, #12]
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4613      	mov	r3, r2
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	4413      	add	r3, r2
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	440b      	add	r3, r1
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b00      	cmp	r3, #0
 8002184:	db1f      	blt.n	80021c6 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	3304      	adds	r3, #4
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	4618      	mov	r0, r3
 8002194:	f005 feae 	bl	8007ef4 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002198:	68ba      	ldr	r2, [r7, #8]
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	3304      	adds	r3, #4
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	2200      	movs	r2, #0
 80021a4:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	3301      	adds	r3, #1
 80021aa:	613b      	str	r3, [r7, #16]
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	2b03      	cmp	r3, #3
 80021b0:	d902      	bls.n	80021b8 <HAL_ETH_ReleaseTxPacket+0x9e>
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	3b04      	subs	r3, #4
 80021b6:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	697a      	ldr	r2, [r7, #20]
 80021bc:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80021c4:	e001      	b.n	80021ca <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d002      	beq.n	80021d6 <HAL_ETH_ReleaseTxPacket+0xbc>
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1b1      	bne.n	800213a <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80021f0:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021fa:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80021fe:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002208:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800220c:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 800220e:	4b6d      	ldr	r3, [pc, #436]	@ (80023c4 <HAL_ETH_IRQHandler+0x1e4>)
 8002210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002212:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800221a:	2b00      	cmp	r3, #0
 800221c:	d010      	beq.n	8002240 <HAL_ETH_IRQHandler+0x60>
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002224:	2b00      	cmp	r3, #0
 8002226:	d00b      	beq.n	8002240 <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002230:	461a      	mov	r2, r3
 8002232:	f248 0340 	movw	r3, #32832	@ 0x8040
 8002236:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f005 f972 	bl	8007524 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	f003 0301 	and.w	r3, r3, #1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d010      	beq.n	800226c <HAL_ETH_IRQHandler+0x8c>
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00b      	beq.n	800226c <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800225c:	461a      	mov	r2, r3
 800225e:	f248 0301 	movw	r3, #32769	@ 0x8001
 8002262:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f005 f96c 	bl	8007544 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d047      	beq.n	8002306 <HAL_ETH_IRQHandler+0x126>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d042      	beq.n	8002306 <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002286:	f043 0208 	orr.w	r2, r3, #8
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d01e      	beq.n	80022d8 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022a2:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 80022a6:	f241 1302 	movw	r3, #4354	@ 0x1102
 80022aa:	4013      	ands	r3, r2
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022ba:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80022c6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80022ca:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	22e0      	movs	r2, #224	@ 0xe0
 80022d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 80022d6:	e013      	b.n	8002300 <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022e0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80022e4:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022f6:	461a      	mov	r2, r3
 80022f8:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 80022fc:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f005 f92f 	bl	8007564 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d104      	bne.n	800231a <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8002316:	2b00      	cmp	r3, #0
 8002318:	d019      	beq.n	800234e <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002320:	f043 0210 	orr.w	r2, r3, #16
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	22e0      	movs	r2, #224	@ 0xe0
 800233c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f005 f90f 	bl	8007564 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f003 0310 	and.w	r3, r3, #16
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00f      	beq.n	8002378 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002360:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f82c 	bl	80023c8 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	f003 0320 	and.w	r3, r3, #32
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00f      	beq.n	80023a2 <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800238a:	f003 020f 	and.w	r2, r3, #15
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 f821 	bl	80023dc <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d006      	beq.n	80023ba <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 80023ac:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <HAL_ETH_IRQHandler+0x1e4>)
 80023ae:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80023b2:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 f81b 	bl	80023f0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 80023ba:	bf00      	nop
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	58000080 	.word	0x58000080

080023c8 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 80023e4:	bf00      	nop
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80023f8:	bf00      	nop
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
 8002410:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e03e      	b.n	80024a4 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800242e:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	4313      	orrs	r3, r2
 800243c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	041b      	lsls	r3, r3, #16
 8002448:	4313      	orrs	r3, r2
 800244a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	f043 030c 	orr.w	r3, r3, #12
 8002452:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	f043 0301 	orr.w	r3, r3, #1
 800245a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	697a      	ldr	r2, [r7, #20]
 8002462:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8002466:	f7ff f96f 	bl	8001748 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800246c:	e009      	b.n	8002482 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800246e:	f7ff f96b 	bl	8001748 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800247c:	d901      	bls.n	8002482 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e010      	b.n	80024a4 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800248a:	f003 0301 	and.w	r3, r3, #1
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1ed      	bne.n	800246e <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800249a:	b29b      	uxth	r3, r3
 800249c:	461a      	mov	r2, r3
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80024a2:	2300      	movs	r3, #0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3718      	adds	r7, #24
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
 80024b8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e03c      	b.n	8002548 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80024d6:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	055b      	lsls	r3, r3, #21
 80024e2:	4313      	orrs	r3, r2
 80024e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	041b      	lsls	r3, r3, #16
 80024f0:	4313      	orrs	r3, r2
 80024f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	f023 030c 	bic.w	r3, r3, #12
 80024fa:	f043 0304 	orr.w	r3, r3, #4
 80024fe:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f043 0301 	orr.w	r3, r3, #1
 8002506:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b29a      	uxth	r2, r3
 800250c:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <HAL_ETH_WritePHYRegister+0xa4>)
 800250e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8002512:	4a0f      	ldr	r2, [pc, #60]	@ (8002550 <HAL_ETH_WritePHYRegister+0xa4>)
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 800251a:	f7ff f915 	bl	8001748 <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002520:	e009      	b.n	8002536 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8002522:	f7ff f911 	bl	8001748 <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002530:	d901      	bls.n	8002536 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e008      	b.n	8002548 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1ed      	bne.n	8002522 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8002546:	2300      	movs	r3, #0
}
 8002548:	4618      	mov	r0, r3
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	40028000 	.word	0x40028000

08002554 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e1c3      	b.n	80028f0 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 020c 	and.w	r2, r3, #12
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0310 	and.w	r3, r3, #16
 8002580:	2b00      	cmp	r3, #0
 8002582:	bf14      	ite	ne
 8002584:	2301      	movne	r3, #1
 8002586:	2300      	moveq	r3, #0
 8002588:	b2db      	uxtb	r3, r3
 800258a:	461a      	mov	r2, r3
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	bf0c      	ite	eq
 80025ae:	2301      	moveq	r3, #1
 80025b0:	2300      	movne	r3, #0
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	461a      	mov	r2, r3
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	bf14      	ite	ne
 80025ca:	2301      	movne	r3, #1
 80025cc:	2300      	moveq	r3, #0
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	bf0c      	ite	eq
 80025e4:	2301      	moveq	r3, #1
 80025e6:	2300      	movne	r3, #0
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	461a      	mov	r2, r3
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 80025f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	bf14      	ite	ne
 80025fe:	2301      	movne	r3, #1
 8002600:	2300      	moveq	r3, #0
 8002602:	b2db      	uxtb	r3, r3
 8002604:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002614:	2b00      	cmp	r3, #0
 8002616:	bf14      	ite	ne
 8002618:	2301      	movne	r3, #1
 800261a:	2300      	moveq	r3, #0
 800261c:	b2db      	uxtb	r3, r3
 800261e:	461a      	mov	r2, r3
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800264a:	2b00      	cmp	r3, #0
 800264c:	bf14      	ite	ne
 800264e:	2301      	movne	r3, #1
 8002650:	2300      	moveq	r3, #0
 8002652:	b2db      	uxtb	r3, r3
 8002654:	461a      	mov	r2, r3
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002664:	2b00      	cmp	r3, #0
 8002666:	bf0c      	ite	eq
 8002668:	2301      	moveq	r3, #1
 800266a:	2300      	movne	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800267e:	2b00      	cmp	r3, #0
 8002680:	bf0c      	ite	eq
 8002682:	2301      	moveq	r3, #1
 8002684:	2300      	movne	r3, #0
 8002686:	b2db      	uxtb	r3, r3
 8002688:	461a      	mov	r2, r3
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002698:	2b00      	cmp	r3, #0
 800269a:	bf14      	ite	ne
 800269c:	2301      	movne	r3, #1
 800269e:	2300      	moveq	r3, #0
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	461a      	mov	r2, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	bf14      	ite	ne
 80026b6:	2301      	movne	r3, #1
 80026b8:	2300      	moveq	r3, #0
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	461a      	mov	r2, r3
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	bf14      	ite	ne
 80026d0:	2301      	movne	r3, #1
 80026d2:	2300      	moveq	r3, #0
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	461a      	mov	r2, r3
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 80026e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	bf14      	ite	ne
 80026ea:	2301      	movne	r3, #1
 80026ec:	2300      	moveq	r3, #0
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800270e:	2b00      	cmp	r3, #0
 8002710:	bf14      	ite	ne
 8002712:	2301      	movne	r3, #1
 8002714:	2300      	moveq	r3, #0
 8002716:	b2db      	uxtb	r3, r3
 8002718:	461a      	mov	r2, r3
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002744:	2b00      	cmp	r3, #0
 8002746:	bf0c      	ite	eq
 8002748:	2301      	moveq	r3, #1
 800274a:	2300      	movne	r3, #0
 800274c:	b2db      	uxtb	r3, r3
 800274e:	461a      	mov	r2, r3
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002760:	2b00      	cmp	r3, #0
 8002762:	bf14      	ite	ne
 8002764:	2301      	movne	r3, #1
 8002766:	2300      	moveq	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	461a      	mov	r2, r3
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8002778:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800277c:	2b00      	cmp	r3, #0
 800277e:	bf14      	ite	ne
 8002780:	2301      	movne	r3, #1
 8002782:	2300      	moveq	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8002798:	2b00      	cmp	r3, #0
 800279a:	bf14      	ite	ne
 800279c:	2301      	movne	r3, #1
 800279e:	2300      	moveq	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	0e5b      	lsrs	r3, r3, #25
 80027b2:	f003 021f 	and.w	r2, r3, #31
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	bf14      	ite	ne
 80027c8:	2301      	movne	r3, #1
 80027ca:	2300      	moveq	r3, #0
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	461a      	mov	r2, r3
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	f003 020f 	and.w	r2, r3, #15
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	bf14      	ite	ne
 80027f2:	2301      	movne	r3, #1
 80027f4:	2300      	moveq	r3, #0
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	461a      	mov	r2, r3
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002806:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800280a:	2b00      	cmp	r3, #0
 800280c:	bf0c      	ite	eq
 800280e:	2301      	moveq	r3, #1
 8002810:	2300      	movne	r3, #0
 8002812:	b2db      	uxtb	r3, r3
 8002814:	461a      	mov	r2, r3
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002822:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002830:	0c1b      	lsrs	r3, r3, #16
 8002832:	b29a      	uxth	r2, r3
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	bf14      	ite	ne
 8002848:	2301      	movne	r3, #1
 800284a:	2300      	moveq	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	461a      	mov	r2, r3
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800285e:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8002862:	2b00      	cmp	r3, #0
 8002864:	bf14      	ite	ne
 8002866:	2301      	movne	r3, #1
 8002868:	2300      	moveq	r3, #0
 800286a:	b2db      	uxtb	r3, r3
 800286c:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800287c:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 800288c:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 800289c:	f003 0308 	and.w	r3, r3, #8
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	bf14      	ite	ne
 80028a4:	2301      	movne	r3, #1
 80028a6:	2300      	moveq	r3, #0
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80028ba:	f003 0310 	and.w	r3, r3, #16
 80028be:	2b00      	cmp	r3, #0
 80028c0:	bf14      	ite	ne
 80028c2:	2301      	movne	r3, #1
 80028c4:	2300      	moveq	r3, #0
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	461a      	mov	r2, r3
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 80028d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028dc:	2b00      	cmp	r3, #0
 80028de:	bf0c      	ite	eq
 80028e0:	2301      	moveq	r3, #1
 80028e2:	2300      	movne	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e00b      	b.n	8002928 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002916:	2b10      	cmp	r3, #16
 8002918:	d105      	bne.n	8002926 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800291a:	6839      	ldr	r1, [r7, #0]
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f000 f871 	bl	8002a04 <ETH_SetMACConfig>

    return HAL_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	e000      	b.n	8002928 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
  }
}
 8002928:	4618      	mov	r0, r3
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002940:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002948:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800294a:	f001 fefd 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 800294e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	4a1a      	ldr	r2, [pc, #104]	@ (80029bc <HAL_ETH_SetMDIOClockRange+0x8c>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d804      	bhi.n	8002962 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	e022      	b.n	80029a8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	4a16      	ldr	r2, [pc, #88]	@ (80029c0 <HAL_ETH_SetMDIOClockRange+0x90>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d204      	bcs.n	8002974 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	e019      	b.n	80029a8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	4a13      	ldr	r2, [pc, #76]	@ (80029c4 <HAL_ETH_SetMDIOClockRange+0x94>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d915      	bls.n	80029a8 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	4a12      	ldr	r2, [pc, #72]	@ (80029c8 <HAL_ETH_SetMDIOClockRange+0x98>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d804      	bhi.n	800298e <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	e00c      	b.n	80029a8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800298e:	68bb      	ldr	r3, [r7, #8]
 8002990:	4a0e      	ldr	r2, [pc, #56]	@ (80029cc <HAL_ETH_SetMDIOClockRange+0x9c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d804      	bhi.n	80029a0 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800299c:	60fb      	str	r3, [r7, #12]
 800299e:	e003      	b.n	80029a8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 80029a6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80029b2:	bf00      	nop
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	02160ebf 	.word	0x02160ebf
 80029c0:	03938700 	.word	0x03938700
 80029c4:	05f5e0ff 	.word	0x05f5e0ff
 80029c8:	08f0d17f 	.word	0x08f0d17f
 80029cc:	0ee6b27f 	.word	0x0ee6b27f

080029d0 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b083      	sub	sp, #12
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b085      	sub	sp, #20
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8002a16:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	791b      	ldrb	r3, [r3, #4]
 8002a1c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8002a1e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	7b1b      	ldrb	r3, [r3, #12]
 8002a24:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8002a26:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	7b5b      	ldrb	r3, [r3, #13]
 8002a2c:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8002a2e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	7b9b      	ldrb	r3, [r3, #14]
 8002a34:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8002a36:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	7bdb      	ldrb	r3, [r3, #15]
 8002a3c:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8002a3e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002a40:	683a      	ldr	r2, [r7, #0]
 8002a42:	7c12      	ldrb	r2, [r2, #16]
 8002a44:	2a00      	cmp	r2, #0
 8002a46:	d102      	bne.n	8002a4e <ETH_SetMACConfig+0x4a>
 8002a48:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002a4c:	e000      	b.n	8002a50 <ETH_SetMACConfig+0x4c>
 8002a4e:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8002a50:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	7c52      	ldrb	r2, [r2, #17]
 8002a56:	2a00      	cmp	r2, #0
 8002a58:	d102      	bne.n	8002a60 <ETH_SetMACConfig+0x5c>
 8002a5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a5e:	e000      	b.n	8002a62 <ETH_SetMACConfig+0x5e>
 8002a60:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8002a62:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	7c9b      	ldrb	r3, [r3, #18]
 8002a68:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002a6a:	431a      	orrs	r2, r3
               macconf->Speed |
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8002a70:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8002a76:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	7f1b      	ldrb	r3, [r3, #28]
 8002a7c:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8002a7e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	7f5b      	ldrb	r3, [r3, #29]
 8002a84:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002a86:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	7f92      	ldrb	r2, [r2, #30]
 8002a8c:	2a00      	cmp	r2, #0
 8002a8e:	d102      	bne.n	8002a96 <ETH_SetMACConfig+0x92>
 8002a90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a94:	e000      	b.n	8002a98 <ETH_SetMACConfig+0x94>
 8002a96:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002a98:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	7fdb      	ldrb	r3, [r3, #31]
 8002a9e:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002aa0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002aa8:	2a00      	cmp	r2, #0
 8002aaa:	d102      	bne.n	8002ab2 <ETH_SetMACConfig+0xae>
 8002aac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ab0:	e000      	b.n	8002ab4 <ETH_SetMACConfig+0xb0>
 8002ab2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002ab4:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002aba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002ac2:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8002ac4:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	4b56      	ldr	r3, [pc, #344]	@ (8002c30 <ETH_SetMACConfig+0x22c>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	6812      	ldr	r2, [r2, #0]
 8002adc:	68f9      	ldr	r1, [r7, #12]
 8002ade:	430b      	orrs	r3, r1
 8002ae0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ae6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002aee:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002af0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002af8:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8002afa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002b02:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8002b04:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8002b06:	683a      	ldr	r2, [r7, #0]
 8002b08:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8002b0c:	2a00      	cmp	r2, #0
 8002b0e:	d102      	bne.n	8002b16 <ETH_SetMACConfig+0x112>
 8002b10:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b14:	e000      	b.n	8002b18 <ETH_SetMACConfig+0x114>
 8002b16:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8002b18:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	4b42      	ldr	r3, [pc, #264]	@ (8002c34 <ETH_SetMACConfig+0x230>)
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	6812      	ldr	r2, [r2, #0]
 8002b30:	68f9      	ldr	r1, [r7, #12]
 8002b32:	430b      	orrs	r3, r1
 8002b34:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b3c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8002b42:	4313      	orrs	r3, r2
 8002b44:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	68da      	ldr	r2, [r3, #12]
 8002b4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c38 <ETH_SetMACConfig+0x234>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6812      	ldr	r2, [r2, #0]
 8002b54:	68f9      	ldr	r1, [r7, #12]
 8002b56:	430b      	orrs	r3, r1
 8002b58:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002b60:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002b66:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002b6e:	2a00      	cmp	r2, #0
 8002b70:	d101      	bne.n	8002b76 <ETH_SetMACConfig+0x172>
 8002b72:	2280      	movs	r2, #128	@ 0x80
 8002b74:	e000      	b.n	8002b78 <ETH_SetMACConfig+0x174>
 8002b76:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002b78:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b7e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b8a:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8002b8e:	4013      	ands	r3, r2
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6812      	ldr	r2, [r2, #0]
 8002b94:	68f9      	ldr	r1, [r7, #12]
 8002b96:	430b      	orrs	r3, r1
 8002b98:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8002ba0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002ba8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002baa:	4313      	orrs	r3, r2
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb6:	f023 0103 	bic.w	r1, r3, #3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8002bce:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002be4:	683a      	ldr	r2, [r7, #0]
 8002be6:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8002bea:	2a00      	cmp	r2, #0
 8002bec:	d101      	bne.n	8002bf2 <ETH_SetMACConfig+0x1ee>
 8002bee:	2240      	movs	r2, #64	@ 0x40
 8002bf0:	e000      	b.n	8002bf4 <ETH_SetMACConfig+0x1f0>
 8002bf2:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8002bf4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8002bfc:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8002bfe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8002c06:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002c14:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8002c24:	bf00      	nop
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	00048083 	.word	0x00048083
 8002c34:	c0f88000 	.word	0xc0f88000
 8002c38:	fffffef0 	.word	0xfffffef0

08002c3c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	4b38      	ldr	r3, [pc, #224]	@ (8002d34 <ETH_SetDMAConfig+0xf8>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	683a      	ldr	r2, [r7, #0]
 8002c56:	6811      	ldr	r1, [r2, #0]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6812      	ldr	r2, [r2, #0]
 8002c5c:	430b      	orrs	r3, r1
 8002c5e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c62:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	791b      	ldrb	r3, [r3, #4]
 8002c68:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002c6e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	7b1b      	ldrb	r3, [r3, #12]
 8002c74:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002c76:	4313      	orrs	r3, r2
 8002c78:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	4b2c      	ldr	r3, [pc, #176]	@ (8002d38 <ETH_SetDMAConfig+0xfc>)
 8002c86:	4013      	ands	r3, r2
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6812      	ldr	r2, [r2, #0]
 8002c8c:	68f9      	ldr	r1, [r7, #12]
 8002c8e:	430b      	orrs	r3, r1
 8002c90:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002c94:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	7b5b      	ldrb	r3, [r3, #13]
 8002c9a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cac:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8002cb0:	4b22      	ldr	r3, [pc, #136]	@ (8002d3c <ETH_SetDMAConfig+0x100>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	68f9      	ldr	r1, [r7, #12]
 8002cba:	430b      	orrs	r3, r1
 8002cbc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002cc0:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	7d1b      	ldrb	r3, [r3, #20]
 8002ccc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8002cce:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	7f5b      	ldrb	r3, [r3, #29]
 8002cd4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ce2:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8002ce6:	4b16      	ldr	r3, [pc, #88]	@ (8002d40 <ETH_SetDMAConfig+0x104>)
 8002ce8:	4013      	ands	r3, r2
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	68f9      	ldr	r1, [r7, #12]
 8002cf0:	430b      	orrs	r3, r1
 8002cf2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002cf6:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	7f1b      	ldrb	r3, [r3, #28]
 8002cfe:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8002d04:	4313      	orrs	r3, r2
 8002d06:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d10:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8002d14:	4b0b      	ldr	r3, [pc, #44]	@ (8002d44 <ETH_SetDMAConfig+0x108>)
 8002d16:	4013      	ands	r3, r2
 8002d18:	687a      	ldr	r2, [r7, #4]
 8002d1a:	6812      	ldr	r2, [r2, #0]
 8002d1c:	68f9      	ldr	r1, [r7, #12]
 8002d1e:	430b      	orrs	r3, r1
 8002d20:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d24:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8002d28:	bf00      	nop
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	ffff87fd 	.word	0xffff87fd
 8002d38:	ffff2ffe 	.word	0xffff2ffe
 8002d3c:	fffec000 	.word	0xfffec000
 8002d40:	ffc0efef 	.word	0xffc0efef
 8002d44:	7fc0ffff 	.word	0x7fc0ffff

08002d48 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b0a4      	sub	sp, #144	@ 0x90
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8002d50:	2301      	movs	r3, #1
 8002d52:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002d56:	2300      	movs	r3, #0
 8002d58:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002d60:	2300      	movs	r3, #0
 8002d62:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002d66:	2301      	movs	r3, #1
 8002d68:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002d72:	2301      	movs	r3, #1
 8002d74:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002d84:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d88:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002d94:	2300      	movs	r3, #0
 8002d96:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8002da0:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002da4:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002da6:	2300      	movs	r3, #0
 8002da8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002dac:	2300      	movs	r3, #0
 8002dae:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8002db0:	2301      	movs	r3, #1
 8002db2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002db6:	2300      	movs	r3, #0
 8002db8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8002de0:	2320      	movs	r3, #32
 8002de2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8002de6:	2301      	movs	r3, #1
 8002de8:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8002dec:	2300      	movs	r3, #0
 8002dee:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8002df2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8002df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002df8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002dfc:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8002e04:	2302      	movs	r3, #2
 8002e06:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002e10:	2300      	movs	r3, #0
 8002e12:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8002e16:	2300      	movs	r3, #0
 8002e18:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8002e22:	2300      	movs	r3, #0
 8002e24:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8002e26:	2301      	movs	r3, #1
 8002e28:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002e2c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e30:	4619      	mov	r1, r3
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f7ff fde6 	bl	8002a04 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8002e40:	2300      	movs	r3, #0
 8002e42:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002e44:	2300      	movs	r3, #0
 8002e46:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002e52:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e56:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002e5c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002e60:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8002e62:	2300      	movs	r3, #0
 8002e64:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8002e68:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8002e6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002e6e:	f107 0308 	add.w	r3, r7, #8
 8002e72:	4619      	mov	r1, r3
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f7ff fee1 	bl	8002c3c <ETH_SetDMAConfig>
}
 8002e7a:	bf00      	nop
 8002e7c:	3790      	adds	r7, #144	@ 0x90
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002e82:	b480      	push	{r7}
 8002e84:	b085      	sub	sp, #20
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	e01d      	b.n	8002ecc <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	68d9      	ldr	r1, [r3, #12]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	440b      	add	r3, r1
 8002ea0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002eba:	68b9      	ldr	r1, [r7, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68fa      	ldr	r2, [r7, #12]
 8002ec0:	3206      	adds	r2, #6
 8002ec2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2b03      	cmp	r3, #3
 8002ed0:	d9de      	bls.n	8002e90 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ee0:	461a      	mov	r2, r3
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68da      	ldr	r2, [r3, #12]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ef4:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68da      	ldr	r2, [r3, #12]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f04:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8002f08:	bf00      	nop
 8002f0a:	3714      	adds	r7, #20
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	60fb      	str	r3, [r7, #12]
 8002f20:	e023      	b.n	8002f6a <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6919      	ldr	r1, [r3, #16]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	4413      	add	r3, r2
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	440b      	add	r3, r1
 8002f32:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2200      	movs	r2, #0
 8002f38:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	2200      	movs	r2, #0
 8002f44:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	2200      	movs	r2, #0
 8002f56:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002f58:	68b9      	ldr	r1, [r7, #8]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	3212      	adds	r2, #18
 8002f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3301      	adds	r3, #1
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2b03      	cmp	r3, #3
 8002f6e:	d9d8      	bls.n	8002f22 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f96:	461a      	mov	r2, r3
 8002f98:	2303      	movs	r3, #3
 8002f9a:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	691a      	ldr	r2, [r3, #16]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002faa:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fbe:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002fc2:	bf00      	nop
 8002fc4:	3714      	adds	r7, #20
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
	...

08002fd0 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b091      	sub	sp, #68	@ 0x44
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	3318      	adds	r3, #24
 8002fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ffa:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003002:	2300      	movs	r3, #0
 8003004:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8003006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800300e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003012:	d007      	beq.n	8003024 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003018:	3304      	adds	r3, #4
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	4413      	add	r3, r2
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003024:	2302      	movs	r3, #2
 8003026:	e266      	b.n	80034f6 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b00      	cmp	r3, #0
 8003032:	d044      	beq.n	80030be <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8003034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003036:	68da      	ldr	r2, [r3, #12]
 8003038:	4b75      	ldr	r3, [pc, #468]	@ (8003210 <ETH_Prepare_Tx_Descriptors+0x240>)
 800303a:	4013      	ands	r3, r2
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003040:	431a      	orrs	r2, r3
 8003042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003044:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8003046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800304e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003050:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003060:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f003 0308 	and.w	r3, r3, #8
 800306a:	2b00      	cmp	r3, #0
 800306c:	d027      	beq.n	80030be <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800306e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	b29a      	uxth	r2, r3
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003078:	041b      	lsls	r3, r3, #16
 800307a:	431a      	orrs	r2, r3
 800307c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800307e:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8003080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800308a:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 800308c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003098:	431a      	orrs	r2, r3
 800309a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800309c:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80030ac:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80030bc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0310 	and.w	r3, r3, #16
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00e      	beq.n	80030e8 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80030ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	4b51      	ldr	r3, [pc, #324]	@ (8003214 <ETH_Prepare_Tx_Descriptors+0x244>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	6992      	ldr	r2, [r2, #24]
 80030d6:	431a      	orrs	r2, r3
 80030d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030da:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 80030dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80030e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e6:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0304 	and.w	r3, r3, #4
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d105      	bne.n	8003100 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0310 	and.w	r3, r3, #16
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d036      	beq.n	800316e <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8003100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800310a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800310c:	f3bf 8f5f 	dmb	sy
}
 8003110:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8003112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800311a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800311c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800311e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003120:	3301      	adds	r3, #1
 8003122:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003126:	2b03      	cmp	r3, #3
 8003128:	d902      	bls.n	8003130 <ETH_Prepare_Tx_Descriptors+0x160>
 800312a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800312c:	3b04      	subs	r3, #4
 800312e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003132:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003138:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 800313a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800313c:	3301      	adds	r3, #1
 800313e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8003140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003148:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800314c:	d10f      	bne.n	800316e <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800314e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003150:	6a3a      	ldr	r2, [r7, #32]
 8003152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003156:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003158:	f3bf 8f5f 	dmb	sy
}
 800315c:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800315e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003168:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800316a:	2302      	movs	r3, #2
 800316c:	e1c3      	b.n	80034f6 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800316e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003170:	3301      	adds	r3, #1
 8003172:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8003174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	461a      	mov	r2, r3
 800317a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800317c:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800317e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	4b24      	ldr	r3, [pc, #144]	@ (8003214 <ETH_Prepare_Tx_Descriptors+0x244>)
 8003184:	4013      	ands	r3, r2
 8003186:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003188:	6852      	ldr	r2, [r2, #4]
 800318a:	431a      	orrs	r2, r3
 800318c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318e:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8003190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d012      	beq.n	80031be <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8003198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800319e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80031a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003218 <ETH_Prepare_Tx_Descriptors+0x248>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031b2:	6852      	ldr	r2, [r2, #4]
 80031b4:	0412      	lsls	r2, r2, #16
 80031b6:	431a      	orrs	r2, r3
 80031b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ba:	609a      	str	r2, [r3, #8]
 80031bc:	e008      	b.n	80031d0 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80031be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c0:	2200      	movs	r2, #0
 80031c2:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80031c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031c6:	689a      	ldr	r2, [r3, #8]
 80031c8:	4b13      	ldr	r3, [pc, #76]	@ (8003218 <ETH_Prepare_Tx_Descriptors+0x248>)
 80031ca:	4013      	ands	r3, r2
 80031cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031ce:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0310 	and.w	r3, r3, #16
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d021      	beq.n	8003220 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 80031dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	04db      	lsls	r3, r3, #19
 80031ea:	431a      	orrs	r2, r3
 80031ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ee:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80031f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f2:	68da      	ldr	r2, [r3, #12]
 80031f4:	4b09      	ldr	r3, [pc, #36]	@ (800321c <ETH_Prepare_Tx_Descriptors+0x24c>)
 80031f6:	4013      	ands	r3, r2
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	69d2      	ldr	r2, [r2, #28]
 80031fc:	431a      	orrs	r2, r3
 80031fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003200:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8003202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800320a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800320c:	60da      	str	r2, [r3, #12]
 800320e:	e02e      	b.n	800326e <ETH_Prepare_Tx_Descriptors+0x29e>
 8003210:	ffff0000 	.word	0xffff0000
 8003214:	ffffc000 	.word	0xffffc000
 8003218:	c000ffff 	.word	0xc000ffff
 800321c:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	4b7b      	ldr	r3, [pc, #492]	@ (8003414 <ETH_Prepare_Tx_Descriptors+0x444>)
 8003226:	4013      	ands	r3, r2
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	6852      	ldr	r2, [r2, #4]
 800322c:	431a      	orrs	r2, r3
 800322e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003230:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d008      	beq.n	8003250 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800323e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	431a      	orrs	r2, r3
 800324c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800324e:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0320 	and.w	r3, r3, #32
 8003258:	2b00      	cmp	r3, #0
 800325a:	d008      	beq.n	800326e <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 800325c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	431a      	orrs	r2, r3
 800326a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800326c:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0304 	and.w	r3, r3, #4
 8003276:	2b00      	cmp	r3, #0
 8003278:	d008      	beq.n	800328c <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 800327a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003286:	431a      	orrs	r2, r3
 8003288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328a:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800328c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003296:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8003298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80032a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80032a4:	f3bf 8f5f 	dmb	sy
}
 80032a8:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80032aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80032b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032b4:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f000 80da 	beq.w	8003478 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80032c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	431a      	orrs	r2, r3
 80032d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d4:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80032d6:	e0cf      	b.n	8003478 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80032d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80032e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e2:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80032e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032e6:	3301      	adds	r3, #1
 80032e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ec:	2b03      	cmp	r3, #3
 80032ee:	d902      	bls.n	80032f6 <ETH_Prepare_Tx_Descriptors+0x326>
 80032f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032f2:	3b04      	subs	r3, #4
 80032f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80032f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80032fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032fe:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8003300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330a:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 800330c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003314:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003318:	d007      	beq.n	800332a <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800331a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800331c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800331e:	3304      	adds	r3, #4
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d029      	beq.n	800337e <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800332e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003330:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003336:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003338:	2300      	movs	r3, #0
 800333a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800333c:	e019      	b.n	8003372 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 800333e:	f3bf 8f5f 	dmb	sy
}
 8003342:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800334c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800334e:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003352:	3301      	adds	r3, #1
 8003354:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003358:	2b03      	cmp	r3, #3
 800335a:	d902      	bls.n	8003362 <ETH_Prepare_Tx_Descriptors+0x392>
 800335c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800335e:	3b04      	subs	r3, #4
 8003360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003364:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800336a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 800336c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336e:	3301      	adds	r3, #1
 8003370:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003372:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003376:	429a      	cmp	r2, r3
 8003378:	d3e1      	bcc.n	800333e <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 800337a:	2302      	movs	r3, #2
 800337c:	e0bb      	b.n	80034f6 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 800337e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003380:	3301      	adds	r3, #1
 8003382:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 800338a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	461a      	mov	r2, r3
 8003390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003392:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8003394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003396:	689a      	ldr	r2, [r3, #8]
 8003398:	4b1f      	ldr	r3, [pc, #124]	@ (8003418 <ETH_Prepare_Tx_Descriptors+0x448>)
 800339a:	4013      	ands	r3, r2
 800339c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800339e:	6852      	ldr	r2, [r2, #4]
 80033a0:	431a      	orrs	r2, r3
 80033a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a4:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80033a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d012      	beq.n	80033d4 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80033ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80033b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	461a      	mov	r2, r3
 80033ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033bc:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80033be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c0:	689a      	ldr	r2, [r3, #8]
 80033c2:	4b16      	ldr	r3, [pc, #88]	@ (800341c <ETH_Prepare_Tx_Descriptors+0x44c>)
 80033c4:	4013      	ands	r3, r2
 80033c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033c8:	6852      	ldr	r2, [r2, #4]
 80033ca:	0412      	lsls	r2, r2, #16
 80033cc:	431a      	orrs	r2, r3
 80033ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d0:	609a      	str	r2, [r3, #8]
 80033d2:	e008      	b.n	80033e6 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80033d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d6:	2200      	movs	r2, #0
 80033d8:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80033da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033dc:	689a      	ldr	r2, [r3, #8]
 80033de:	4b0f      	ldr	r3, [pc, #60]	@ (800341c <ETH_Prepare_Tx_Descriptors+0x44c>)
 80033e0:	4013      	ands	r3, r2
 80033e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033e4:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0310 	and.w	r3, r3, #16
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d018      	beq.n	8003424 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 80033f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f4:	68da      	ldr	r2, [r3, #12]
 80033f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003420 <ETH_Prepare_Tx_Descriptors+0x450>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	68ba      	ldr	r2, [r7, #8]
 80033fc:	69d2      	ldr	r2, [r2, #28]
 80033fe:	431a      	orrs	r2, r3
 8003400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003402:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8003404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800340c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340e:	60da      	str	r2, [r3, #12]
 8003410:	e020      	b.n	8003454 <ETH_Prepare_Tx_Descriptors+0x484>
 8003412:	bf00      	nop
 8003414:	ffff8000 	.word	0xffff8000
 8003418:	ffffc000 	.word	0xffffc000
 800341c:	c000ffff 	.word	0xc000ffff
 8003420:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8003424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003426:	68da      	ldr	r2, [r3, #12]
 8003428:	4b36      	ldr	r3, [pc, #216]	@ (8003504 <ETH_Prepare_Tx_Descriptors+0x534>)
 800342a:	4013      	ands	r3, r2
 800342c:	68ba      	ldr	r2, [r7, #8]
 800342e:	6852      	ldr	r2, [r2, #4]
 8003430:	431a      	orrs	r2, r3
 8003432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003434:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	d008      	beq.n	8003454 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8003442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	431a      	orrs	r2, r3
 8003450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003452:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8003454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003456:	3301      	adds	r3, #1
 8003458:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800345a:	f3bf 8f5f 	dmb	sy
}
 800345e:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8003460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800346a:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800346c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003476:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8003478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	2b00      	cmp	r3, #0
 800347e:	f47f af2b 	bne.w	80032d8 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d006      	beq.n	8003496 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003492:	609a      	str	r2, [r3, #8]
 8003494:	e005      	b.n	80034a2 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8003496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800349e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a0:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80034a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80034aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ac:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80034ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80034b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80034b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034b6:	3304      	adds	r3, #4
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	440b      	add	r3, r1
 80034bc:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80034be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80034c2:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034c4:	f3ef 8310 	mrs	r3, PRIMASK
 80034c8:	61bb      	str	r3, [r7, #24]
  return(result);
 80034ca:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80034cc:	61fb      	str	r3, [r7, #28]
 80034ce:	2301      	movs	r3, #1
 80034d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f383 8810 	msr	PRIMASK, r3
}
 80034d8:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80034da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e0:	4413      	add	r3, r2
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	f383 8810 	msr	PRIMASK, r3
}
 80034f2:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3744      	adds	r7, #68	@ 0x44
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	ffff8000 	.word	0xffff8000

08003508 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	@ 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003512:	2300      	movs	r3, #0
 8003514:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003516:	4b86      	ldr	r3, [pc, #536]	@ (8003730 <HAL_GPIO_Init+0x228>)
 8003518:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800351a:	e18c      	b.n	8003836 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	2101      	movs	r1, #1
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	fa01 f303 	lsl.w	r3, r1, r3
 8003528:	4013      	ands	r3, r2
 800352a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 817e 	beq.w	8003830 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f003 0303 	and.w	r3, r3, #3
 800353c:	2b01      	cmp	r3, #1
 800353e:	d005      	beq.n	800354c <HAL_GPIO_Init+0x44>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 0303 	and.w	r3, r3, #3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d130      	bne.n	80035ae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	2203      	movs	r2, #3
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	43db      	mvns	r3, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4013      	ands	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	68da      	ldr	r2, [r3, #12]
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	fa02 f303 	lsl.w	r3, r2, r3
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	4313      	orrs	r3, r2
 8003574:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	69ba      	ldr	r2, [r7, #24]
 800357a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003582:	2201      	movs	r2, #1
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	fa02 f303 	lsl.w	r3, r2, r3
 800358a:	43db      	mvns	r3, r3
 800358c:	69ba      	ldr	r2, [r7, #24]
 800358e:	4013      	ands	r3, r2
 8003590:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	091b      	lsrs	r3, r3, #4
 8003598:	f003 0201 	and.w	r2, r3, #1
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 0303 	and.w	r3, r3, #3
 80035b6:	2b03      	cmp	r3, #3
 80035b8:	d017      	beq.n	80035ea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	2203      	movs	r2, #3
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43db      	mvns	r3, r3
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	4013      	ands	r3, r2
 80035d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	69ba      	ldr	r2, [r7, #24]
 80035e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 0303 	and.w	r3, r3, #3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d123      	bne.n	800363e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	08da      	lsrs	r2, r3, #3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3208      	adds	r2, #8
 80035fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003602:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	220f      	movs	r2, #15
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	43db      	mvns	r3, r3
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	4013      	ands	r3, r2
 8003618:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	691a      	ldr	r2, [r3, #16]
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	f003 0307 	and.w	r3, r3, #7
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4313      	orrs	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	08da      	lsrs	r2, r3, #3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	3208      	adds	r2, #8
 8003638:	69b9      	ldr	r1, [r7, #24]
 800363a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	2203      	movs	r2, #3
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	43db      	mvns	r3, r3
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	4013      	ands	r3, r2
 8003654:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f003 0203 	and.w	r2, r3, #3
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4313      	orrs	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800367a:	2b00      	cmp	r3, #0
 800367c:	f000 80d8 	beq.w	8003830 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003680:	4b2c      	ldr	r3, [pc, #176]	@ (8003734 <HAL_GPIO_Init+0x22c>)
 8003682:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003686:	4a2b      	ldr	r2, [pc, #172]	@ (8003734 <HAL_GPIO_Init+0x22c>)
 8003688:	f043 0302 	orr.w	r3, r3, #2
 800368c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003690:	4b28      	ldr	r3, [pc, #160]	@ (8003734 <HAL_GPIO_Init+0x22c>)
 8003692:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	60fb      	str	r3, [r7, #12]
 800369c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800369e:	4a26      	ldr	r2, [pc, #152]	@ (8003738 <HAL_GPIO_Init+0x230>)
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	089b      	lsrs	r3, r3, #2
 80036a4:	3302      	adds	r3, #2
 80036a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	f003 0303 	and.w	r3, r3, #3
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	220f      	movs	r2, #15
 80036b6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ba:	43db      	mvns	r3, r3
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	4013      	ands	r3, r2
 80036c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a1d      	ldr	r2, [pc, #116]	@ (800373c <HAL_GPIO_Init+0x234>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d04a      	beq.n	8003760 <HAL_GPIO_Init+0x258>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003740 <HAL_GPIO_Init+0x238>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d02b      	beq.n	800372a <HAL_GPIO_Init+0x222>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003744 <HAL_GPIO_Init+0x23c>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d025      	beq.n	8003726 <HAL_GPIO_Init+0x21e>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003748 <HAL_GPIO_Init+0x240>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d01f      	beq.n	8003722 <HAL_GPIO_Init+0x21a>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a19      	ldr	r2, [pc, #100]	@ (800374c <HAL_GPIO_Init+0x244>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d019      	beq.n	800371e <HAL_GPIO_Init+0x216>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a18      	ldr	r2, [pc, #96]	@ (8003750 <HAL_GPIO_Init+0x248>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d013      	beq.n	800371a <HAL_GPIO_Init+0x212>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a17      	ldr	r2, [pc, #92]	@ (8003754 <HAL_GPIO_Init+0x24c>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d00d      	beq.n	8003716 <HAL_GPIO_Init+0x20e>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a16      	ldr	r2, [pc, #88]	@ (8003758 <HAL_GPIO_Init+0x250>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d007      	beq.n	8003712 <HAL_GPIO_Init+0x20a>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a15      	ldr	r2, [pc, #84]	@ (800375c <HAL_GPIO_Init+0x254>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d101      	bne.n	800370e <HAL_GPIO_Init+0x206>
 800370a:	2309      	movs	r3, #9
 800370c:	e029      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 800370e:	230a      	movs	r3, #10
 8003710:	e027      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 8003712:	2307      	movs	r3, #7
 8003714:	e025      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 8003716:	2306      	movs	r3, #6
 8003718:	e023      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 800371a:	2305      	movs	r3, #5
 800371c:	e021      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 800371e:	2304      	movs	r3, #4
 8003720:	e01f      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 8003722:	2303      	movs	r3, #3
 8003724:	e01d      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 8003726:	2302      	movs	r3, #2
 8003728:	e01b      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 800372a:	2301      	movs	r3, #1
 800372c:	e019      	b.n	8003762 <HAL_GPIO_Init+0x25a>
 800372e:	bf00      	nop
 8003730:	58000080 	.word	0x58000080
 8003734:	58024400 	.word	0x58024400
 8003738:	58000400 	.word	0x58000400
 800373c:	58020000 	.word	0x58020000
 8003740:	58020400 	.word	0x58020400
 8003744:	58020800 	.word	0x58020800
 8003748:	58020c00 	.word	0x58020c00
 800374c:	58021000 	.word	0x58021000
 8003750:	58021400 	.word	0x58021400
 8003754:	58021800 	.word	0x58021800
 8003758:	58021c00 	.word	0x58021c00
 800375c:	58022400 	.word	0x58022400
 8003760:	2300      	movs	r3, #0
 8003762:	69fa      	ldr	r2, [r7, #28]
 8003764:	f002 0203 	and.w	r2, r2, #3
 8003768:	0092      	lsls	r2, r2, #2
 800376a:	4093      	lsls	r3, r2
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	4313      	orrs	r3, r2
 8003770:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003772:	4938      	ldr	r1, [pc, #224]	@ (8003854 <HAL_GPIO_Init+0x34c>)
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	089b      	lsrs	r3, r3, #2
 8003778:	3302      	adds	r3, #2
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003780:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	43db      	mvns	r3, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4013      	ands	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80037a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80037ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	43db      	mvns	r3, r3
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	4013      	ands	r3, r2
 80037be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80037d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	43db      	mvns	r3, r3
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	4013      	ands	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d003      	beq.n	8003800 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	43db      	mvns	r3, r3
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	4013      	ands	r3, r2
 8003814:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d003      	beq.n	800382a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003822:	69ba      	ldr	r2, [r7, #24]
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	4313      	orrs	r3, r2
 8003828:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	3301      	adds	r3, #1
 8003834:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	fa22 f303 	lsr.w	r3, r2, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	f47f ae6b 	bne.w	800351c <HAL_GPIO_Init+0x14>
  }
}
 8003846:	bf00      	nop
 8003848:	bf00      	nop
 800384a:	3724      	adds	r7, #36	@ 0x24
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	58000400 	.word	0x58000400

08003858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	460b      	mov	r3, r1
 8003862:	807b      	strh	r3, [r7, #2]
 8003864:	4613      	mov	r3, r2
 8003866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003868:	787b      	ldrb	r3, [r7, #1]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d003      	beq.n	8003876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800386e:	887a      	ldrh	r2, [r7, #2]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003874:	e003      	b.n	800387e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003876:	887b      	ldrh	r3, [r7, #2]
 8003878:	041a      	lsls	r2, r3, #16
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	619a      	str	r2, [r3, #24]
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr

0800388a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800388a:	b480      	push	{r7}
 800388c:	b085      	sub	sp, #20
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	460b      	mov	r3, r1
 8003894:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800389c:	887a      	ldrh	r2, [r7, #2]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4013      	ands	r3, r2
 80038a2:	041a      	lsls	r2, r3, #16
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	43d9      	mvns	r1, r3
 80038a8:	887b      	ldrh	r3, [r7, #2]
 80038aa:	400b      	ands	r3, r1
 80038ac:	431a      	orrs	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	619a      	str	r2, [r3, #24]
}
 80038b2:	bf00      	nop
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
	...

080038c0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80038c8:	4b19      	ldr	r3, [pc, #100]	@ (8003930 <HAL_PWREx_ConfigSupply+0x70>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b04      	cmp	r3, #4
 80038d2:	d00a      	beq.n	80038ea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80038d4:	4b16      	ldr	r3, [pc, #88]	@ (8003930 <HAL_PWREx_ConfigSupply+0x70>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d001      	beq.n	80038e6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e01f      	b.n	8003926 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80038e6:	2300      	movs	r3, #0
 80038e8:	e01d      	b.n	8003926 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80038ea:	4b11      	ldr	r3, [pc, #68]	@ (8003930 <HAL_PWREx_ConfigSupply+0x70>)
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	f023 0207 	bic.w	r2, r3, #7
 80038f2:	490f      	ldr	r1, [pc, #60]	@ (8003930 <HAL_PWREx_ConfigSupply+0x70>)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80038fa:	f7fd ff25 	bl	8001748 <HAL_GetTick>
 80038fe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003900:	e009      	b.n	8003916 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003902:	f7fd ff21 	bl	8001748 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003910:	d901      	bls.n	8003916 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e007      	b.n	8003926 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003916:	4b06      	ldr	r3, [pc, #24]	@ (8003930 <HAL_PWREx_ConfigSupply+0x70>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800391e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003922:	d1ee      	bne.n	8003902 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	58024800 	.word	0x58024800

08003934 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08c      	sub	sp, #48	@ 0x30
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e3c8      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	f000 8087 	beq.w	8003a62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003954:	4b88      	ldr	r3, [pc, #544]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800395c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800395e:	4b86      	ldr	r3, [pc, #536]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003962:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003966:	2b10      	cmp	r3, #16
 8003968:	d007      	beq.n	800397a <HAL_RCC_OscConfig+0x46>
 800396a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800396c:	2b18      	cmp	r3, #24
 800396e:	d110      	bne.n	8003992 <HAL_RCC_OscConfig+0x5e>
 8003970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	2b02      	cmp	r3, #2
 8003978:	d10b      	bne.n	8003992 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800397a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d06c      	beq.n	8003a60 <HAL_RCC_OscConfig+0x12c>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d168      	bne.n	8003a60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e3a2      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800399a:	d106      	bne.n	80039aa <HAL_RCC_OscConfig+0x76>
 800399c:	4b76      	ldr	r3, [pc, #472]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a75      	ldr	r2, [pc, #468]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039a6:	6013      	str	r3, [r2, #0]
 80039a8:	e02e      	b.n	8003a08 <HAL_RCC_OscConfig+0xd4>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10c      	bne.n	80039cc <HAL_RCC_OscConfig+0x98>
 80039b2:	4b71      	ldr	r3, [pc, #452]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a70      	ldr	r2, [pc, #448]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	4b6e      	ldr	r3, [pc, #440]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a6d      	ldr	r2, [pc, #436]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039c8:	6013      	str	r3, [r2, #0]
 80039ca:	e01d      	b.n	8003a08 <HAL_RCC_OscConfig+0xd4>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039d4:	d10c      	bne.n	80039f0 <HAL_RCC_OscConfig+0xbc>
 80039d6:	4b68      	ldr	r3, [pc, #416]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a67      	ldr	r2, [pc, #412]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	4b65      	ldr	r3, [pc, #404]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a64      	ldr	r2, [pc, #400]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	e00b      	b.n	8003a08 <HAL_RCC_OscConfig+0xd4>
 80039f0:	4b61      	ldr	r3, [pc, #388]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a60      	ldr	r2, [pc, #384]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	4b5e      	ldr	r3, [pc, #376]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a5d      	ldr	r2, [pc, #372]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003a02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d013      	beq.n	8003a38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a10:	f7fd fe9a 	bl	8001748 <HAL_GetTick>
 8003a14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a18:	f7fd fe96 	bl	8001748 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b64      	cmp	r3, #100	@ 0x64
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e356      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a2a:	4b53      	ldr	r3, [pc, #332]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0xe4>
 8003a36:	e014      	b.n	8003a62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a38:	f7fd fe86 	bl	8001748 <HAL_GetTick>
 8003a3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a40:	f7fd fe82 	bl	8001748 <HAL_GetTick>
 8003a44:	4602      	mov	r2, r0
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	2b64      	cmp	r3, #100	@ 0x64
 8003a4c:	d901      	bls.n	8003a52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a4e:	2303      	movs	r3, #3
 8003a50:	e342      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a52:	4b49      	ldr	r3, [pc, #292]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f0      	bne.n	8003a40 <HAL_RCC_OscConfig+0x10c>
 8003a5e:	e000      	b.n	8003a62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f000 808c 	beq.w	8003b88 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a70:	4b41      	ldr	r3, [pc, #260]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a78:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a7a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003a80:	6a3b      	ldr	r3, [r7, #32]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d007      	beq.n	8003a96 <HAL_RCC_OscConfig+0x162>
 8003a86:	6a3b      	ldr	r3, [r7, #32]
 8003a88:	2b18      	cmp	r3, #24
 8003a8a:	d137      	bne.n	8003afc <HAL_RCC_OscConfig+0x1c8>
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f003 0303 	and.w	r3, r3, #3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d132      	bne.n	8003afc <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a96:	4b38      	ldr	r3, [pc, #224]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <HAL_RCC_OscConfig+0x17a>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e314      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003aae:	4b32      	ldr	r3, [pc, #200]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f023 0219 	bic.w	r2, r3, #25
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	492f      	ldr	r1, [pc, #188]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac0:	f7fd fe42 	bl	8001748 <HAL_GetTick>
 8003ac4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ac8:	f7fd fe3e 	bl	8001748 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e2fe      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ada:	4b27      	ldr	r3, [pc, #156]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0304 	and.w	r3, r3, #4
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae6:	4b24      	ldr	r3, [pc, #144]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	061b      	lsls	r3, r3, #24
 8003af4:	4920      	ldr	r1, [pc, #128]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003afa:	e045      	b.n	8003b88 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d026      	beq.n	8003b52 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003b04:	4b1c      	ldr	r3, [pc, #112]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f023 0219 	bic.w	r2, r3, #25
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	4919      	ldr	r1, [pc, #100]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b16:	f7fd fe17 	bl	8001748 <HAL_GetTick>
 8003b1a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b1e:	f7fd fe13 	bl	8001748 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e2d3      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b30:	4b11      	ldr	r3, [pc, #68]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0304 	and.w	r3, r3, #4
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	061b      	lsls	r3, r3, #24
 8003b4a:	490b      	ldr	r1, [pc, #44]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	604b      	str	r3, [r1, #4]
 8003b50:	e01a      	b.n	8003b88 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b52:	4b09      	ldr	r3, [pc, #36]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a08      	ldr	r2, [pc, #32]	@ (8003b78 <HAL_RCC_OscConfig+0x244>)
 8003b58:	f023 0301 	bic.w	r3, r3, #1
 8003b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b5e:	f7fd fdf3 	bl	8001748 <HAL_GetTick>
 8003b62:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b64:	e00a      	b.n	8003b7c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b66:	f7fd fdef 	bl	8001748 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d903      	bls.n	8003b7c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e2af      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
 8003b78:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b7c:	4b96      	ldr	r3, [pc, #600]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1ee      	bne.n	8003b66 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0310 	and.w	r3, r3, #16
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d06a      	beq.n	8003c6a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b94:	4b90      	ldr	r3, [pc, #576]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003b96:	691b      	ldr	r3, [r3, #16]
 8003b98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b9c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b9e:	4b8e      	ldr	r3, [pc, #568]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	2b08      	cmp	r3, #8
 8003ba8:	d007      	beq.n	8003bba <HAL_RCC_OscConfig+0x286>
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	2b18      	cmp	r3, #24
 8003bae:	d11b      	bne.n	8003be8 <HAL_RCC_OscConfig+0x2b4>
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f003 0303 	and.w	r3, r3, #3
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d116      	bne.n	8003be8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003bba:	4b87      	ldr	r3, [pc, #540]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x29e>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	69db      	ldr	r3, [r3, #28]
 8003bca:	2b80      	cmp	r3, #128	@ 0x80
 8003bcc:	d001      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e282      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003bd2:	4b81      	ldr	r3, [pc, #516]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	061b      	lsls	r3, r3, #24
 8003be0:	497d      	ldr	r1, [pc, #500]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003be6:	e040      	b.n	8003c6a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d023      	beq.n	8003c38 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003bf0:	4b79      	ldr	r3, [pc, #484]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a78      	ldr	r2, [pc, #480]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7fd fda4 	bl	8001748 <HAL_GetTick>
 8003c00:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003c04:	f7fd fda0 	bl	8001748 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e260      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c16:	4b70      	ldr	r3, [pc, #448]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d0f0      	beq.n	8003c04 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c22:	4b6d      	ldr	r3, [pc, #436]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	061b      	lsls	r3, r3, #24
 8003c30:	4969      	ldr	r1, [pc, #420]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60cb      	str	r3, [r1, #12]
 8003c36:	e018      	b.n	8003c6a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003c38:	4b67      	ldr	r3, [pc, #412]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a66      	ldr	r2, [pc, #408]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c44:	f7fd fd80 	bl	8001748 <HAL_GetTick>
 8003c48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003c4c:	f7fd fd7c 	bl	8001748 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e23c      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003c5e:	4b5e      	ldr	r3, [pc, #376]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f0      	bne.n	8003c4c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d036      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d019      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c7e:	4b56      	ldr	r3, [pc, #344]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c82:	4a55      	ldr	r2, [pc, #340]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8a:	f7fd fd5d 	bl	8001748 <HAL_GetTick>
 8003c8e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c90:	e008      	b.n	8003ca4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c92:	f7fd fd59 	bl	8001748 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b02      	cmp	r3, #2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e219      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ca4:	4b4c      	ldr	r3, [pc, #304]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003ca6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ca8:	f003 0302 	and.w	r3, r3, #2
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d0f0      	beq.n	8003c92 <HAL_RCC_OscConfig+0x35e>
 8003cb0:	e018      	b.n	8003ce4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb2:	4b49      	ldr	r3, [pc, #292]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003cb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cb6:	4a48      	ldr	r2, [pc, #288]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003cb8:	f023 0301 	bic.w	r3, r3, #1
 8003cbc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cbe:	f7fd fd43 	bl	8001748 <HAL_GetTick>
 8003cc2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cc6:	f7fd fd3f 	bl	8001748 <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e1ff      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003cd8:	4b3f      	ldr	r3, [pc, #252]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003cda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cdc:	f003 0302 	and.w	r3, r3, #2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d1f0      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 0320 	and.w	r3, r3, #32
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d036      	beq.n	8003d5e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d019      	beq.n	8003d2c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003cf8:	4b37      	ldr	r3, [pc, #220]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a36      	ldr	r2, [pc, #216]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003cfe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003d02:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003d04:	f7fd fd20 	bl	8001748 <HAL_GetTick>
 8003d08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003d0a:	e008      	b.n	8003d1e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d0c:	f7fd fd1c 	bl	8001748 <HAL_GetTick>
 8003d10:	4602      	mov	r2, r0
 8003d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d14:	1ad3      	subs	r3, r2, r3
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d901      	bls.n	8003d1e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	e1dc      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003d1e:	4b2e      	ldr	r3, [pc, #184]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d0f0      	beq.n	8003d0c <HAL_RCC_OscConfig+0x3d8>
 8003d2a:	e018      	b.n	8003d5e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d2c:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a29      	ldr	r2, [pc, #164]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003d32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d36:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003d38:	f7fd fd06 	bl	8001748 <HAL_GetTick>
 8003d3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d40:	f7fd fd02 	bl	8001748 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e1c2      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003d52:	4b21      	ldr	r3, [pc, #132]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0304 	and.w	r3, r3, #4
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 8086 	beq.w	8003e78 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ddc <HAL_RCC_OscConfig+0x4a8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a1a      	ldr	r2, [pc, #104]	@ (8003ddc <HAL_RCC_OscConfig+0x4a8>)
 8003d72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d78:	f7fd fce6 	bl	8001748 <HAL_GetTick>
 8003d7c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d80:	f7fd fce2 	bl	8001748 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b64      	cmp	r3, #100	@ 0x64
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e1a2      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d92:	4b12      	ldr	r3, [pc, #72]	@ (8003ddc <HAL_RCC_OscConfig+0x4a8>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0f0      	beq.n	8003d80 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d106      	bne.n	8003db4 <HAL_RCC_OscConfig+0x480>
 8003da6:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003daa:	4a0b      	ldr	r2, [pc, #44]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003dac:	f043 0301 	orr.w	r3, r3, #1
 8003db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003db2:	e032      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e6>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d111      	bne.n	8003de0 <HAL_RCC_OscConfig+0x4ac>
 8003dbc:	4b06      	ldr	r3, [pc, #24]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc0:	4a05      	ldr	r2, [pc, #20]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003dc2:	f023 0301 	bic.w	r3, r3, #1
 8003dc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dc8:	4b03      	ldr	r3, [pc, #12]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dcc:	4a02      	ldr	r2, [pc, #8]	@ (8003dd8 <HAL_RCC_OscConfig+0x4a4>)
 8003dce:	f023 0304 	bic.w	r3, r3, #4
 8003dd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dd4:	e021      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e6>
 8003dd6:	bf00      	nop
 8003dd8:	58024400 	.word	0x58024400
 8003ddc:	58024800 	.word	0x58024800
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	2b05      	cmp	r3, #5
 8003de6:	d10c      	bne.n	8003e02 <HAL_RCC_OscConfig+0x4ce>
 8003de8:	4b83      	ldr	r3, [pc, #524]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dec:	4a82      	ldr	r2, [pc, #520]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003dee:	f043 0304 	orr.w	r3, r3, #4
 8003df2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003df4:	4b80      	ldr	r3, [pc, #512]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df8:	4a7f      	ldr	r2, [pc, #508]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003dfa:	f043 0301 	orr.w	r3, r3, #1
 8003dfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e00:	e00b      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e6>
 8003e02:	4b7d      	ldr	r3, [pc, #500]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e06:	4a7c      	ldr	r2, [pc, #496]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e08:	f023 0301 	bic.w	r3, r3, #1
 8003e0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e0e:	4b7a      	ldr	r3, [pc, #488]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e12:	4a79      	ldr	r2, [pc, #484]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e14:	f023 0304 	bic.w	r3, r3, #4
 8003e18:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d015      	beq.n	8003e4e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e22:	f7fd fc91 	bl	8001748 <HAL_GetTick>
 8003e26:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e28:	e00a      	b.n	8003e40 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e2a:	f7fd fc8d 	bl	8001748 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d901      	bls.n	8003e40 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e14b      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e40:	4b6d      	ldr	r3, [pc, #436]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e44:	f003 0302 	and.w	r3, r3, #2
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d0ee      	beq.n	8003e2a <HAL_RCC_OscConfig+0x4f6>
 8003e4c:	e014      	b.n	8003e78 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e4e:	f7fd fc7b 	bl	8001748 <HAL_GetTick>
 8003e52:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e54:	e00a      	b.n	8003e6c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e56:	f7fd fc77 	bl	8001748 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e135      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e6c:	4b62      	ldr	r3, [pc, #392]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1ee      	bne.n	8003e56 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 812a 	beq.w	80040d6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003e82:	4b5d      	ldr	r3, [pc, #372]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e8a:	2b18      	cmp	r3, #24
 8003e8c:	f000 80ba 	beq.w	8004004 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	f040 8095 	bne.w	8003fc4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e9a:	4b57      	ldr	r3, [pc, #348]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a56      	ldr	r2, [pc, #344]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003ea0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ea4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea6:	f7fd fc4f 	bl	8001748 <HAL_GetTick>
 8003eaa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eae:	f7fd fc4b 	bl	8001748 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e10b      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ec0:	4b4d      	ldr	r3, [pc, #308]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d1f0      	bne.n	8003eae <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003ece:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ed0:	4b4a      	ldr	r3, [pc, #296]	@ (8003ffc <HAL_RCC_OscConfig+0x6c8>)
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003edc:	0112      	lsls	r2, r2, #4
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	4945      	ldr	r1, [pc, #276]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	628b      	str	r3, [r1, #40]	@ 0x28
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	3b01      	subs	r3, #1
 8003eec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ef4:	3b01      	subs	r3, #1
 8003ef6:	025b      	lsls	r3, r3, #9
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	431a      	orrs	r2, r3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f00:	3b01      	subs	r3, #1
 8003f02:	041b      	lsls	r3, r3, #16
 8003f04:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	061b      	lsls	r3, r3, #24
 8003f12:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003f16:	4938      	ldr	r1, [pc, #224]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003f1c:	4b36      	ldr	r3, [pc, #216]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f20:	4a35      	ldr	r2, [pc, #212]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f22:	f023 0301 	bic.w	r3, r3, #1
 8003f26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003f28:	4b33      	ldr	r3, [pc, #204]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f2c:	4b34      	ldr	r3, [pc, #208]	@ (8004000 <HAL_RCC_OscConfig+0x6cc>)
 8003f2e:	4013      	ands	r3, r2
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003f34:	00d2      	lsls	r2, r2, #3
 8003f36:	4930      	ldr	r1, [pc, #192]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003f3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f40:	f023 020c 	bic.w	r2, r3, #12
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	492b      	ldr	r1, [pc, #172]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003f4e:	4b2a      	ldr	r3, [pc, #168]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f52:	f023 0202 	bic.w	r2, r3, #2
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f5a:	4927      	ldr	r1, [pc, #156]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003f60:	4b25      	ldr	r3, [pc, #148]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f64:	4a24      	ldr	r2, [pc, #144]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f6c:	4b22      	ldr	r3, [pc, #136]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f70:	4a21      	ldr	r2, [pc, #132]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003f78:	4b1f      	ldr	r3, [pc, #124]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7c:	4a1e      	ldr	r2, [pc, #120]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f7e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003f84:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f88:	4a1b      	ldr	r2, [pc, #108]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f8a:	f043 0301 	orr.w	r3, r3, #1
 8003f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f90:	4b19      	ldr	r3, [pc, #100]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a18      	ldr	r2, [pc, #96]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003f96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f9c:	f7fd fbd4 	bl	8001748 <HAL_GetTick>
 8003fa0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa4:	f7fd fbd0 	bl	8001748 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e090      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fb6:	4b10      	ldr	r3, [pc, #64]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0f0      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x670>
 8003fc2:	e088      	b.n	80040d6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003fca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd0:	f7fd fbba 	bl	8001748 <HAL_GetTick>
 8003fd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd8:	f7fd fbb6 	bl	8001748 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e076      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fea:	4b03      	ldr	r3, [pc, #12]	@ (8003ff8 <HAL_RCC_OscConfig+0x6c4>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1f0      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x6a4>
 8003ff6:	e06e      	b.n	80040d6 <HAL_RCC_OscConfig+0x7a2>
 8003ff8:	58024400 	.word	0x58024400
 8003ffc:	fffffc0c 	.word	0xfffffc0c
 8004000:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004004:	4b36      	ldr	r3, [pc, #216]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 8004006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004008:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800400a:	4b35      	ldr	r3, [pc, #212]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 800400c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800400e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	2b01      	cmp	r3, #1
 8004016:	d031      	beq.n	800407c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	f003 0203 	and.w	r2, r3, #3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004022:	429a      	cmp	r2, r3
 8004024:	d12a      	bne.n	800407c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	091b      	lsrs	r3, r3, #4
 800402a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004032:	429a      	cmp	r2, r3
 8004034:	d122      	bne.n	800407c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004040:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004042:	429a      	cmp	r2, r3
 8004044:	d11a      	bne.n	800407c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	0a5b      	lsrs	r3, r3, #9
 800404a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004052:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004054:	429a      	cmp	r2, r3
 8004056:	d111      	bne.n	800407c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	0c1b      	lsrs	r3, r3, #16
 800405c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004064:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004066:	429a      	cmp	r2, r3
 8004068:	d108      	bne.n	800407c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	0e1b      	lsrs	r3, r3, #24
 800406e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004076:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004078:	429a      	cmp	r2, r3
 800407a:	d001      	beq.n	8004080 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e02b      	b.n	80040d8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004080:	4b17      	ldr	r3, [pc, #92]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 8004082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004084:	08db      	lsrs	r3, r3, #3
 8004086:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800408a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	429a      	cmp	r2, r3
 8004094:	d01f      	beq.n	80040d6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004096:	4b12      	ldr	r3, [pc, #72]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 8004098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409a:	4a11      	ldr	r2, [pc, #68]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 800409c:	f023 0301 	bic.w	r3, r3, #1
 80040a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040a2:	f7fd fb51 	bl	8001748 <HAL_GetTick>
 80040a6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80040a8:	bf00      	nop
 80040aa:	f7fd fb4d 	bl	8001748 <HAL_GetTick>
 80040ae:	4602      	mov	r2, r0
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d0f9      	beq.n	80040aa <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80040b6:	4b0a      	ldr	r3, [pc, #40]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 80040b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040ba:	4b0a      	ldr	r3, [pc, #40]	@ (80040e4 <HAL_RCC_OscConfig+0x7b0>)
 80040bc:	4013      	ands	r3, r2
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80040c2:	00d2      	lsls	r2, r2, #3
 80040c4:	4906      	ldr	r1, [pc, #24]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 80040c6:	4313      	orrs	r3, r2
 80040c8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80040ca:	4b05      	ldr	r3, [pc, #20]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 80040cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ce:	4a04      	ldr	r2, [pc, #16]	@ (80040e0 <HAL_RCC_OscConfig+0x7ac>)
 80040d0:	f043 0301 	orr.w	r3, r3, #1
 80040d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3730      	adds	r7, #48	@ 0x30
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	58024400 	.word	0x58024400
 80040e4:	ffff0007 	.word	0xffff0007

080040e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e19c      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040fc:	4b8a      	ldr	r3, [pc, #552]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 030f 	and.w	r3, r3, #15
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	429a      	cmp	r2, r3
 8004108:	d910      	bls.n	800412c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800410a:	4b87      	ldr	r3, [pc, #540]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f023 020f 	bic.w	r2, r3, #15
 8004112:	4985      	ldr	r1, [pc, #532]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800411a:	4b83      	ldr	r3, [pc, #524]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 030f 	and.w	r3, r3, #15
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d001      	beq.n	800412c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e184      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d010      	beq.n	800415a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	691a      	ldr	r2, [r3, #16]
 800413c:	4b7b      	ldr	r3, [pc, #492]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004144:	429a      	cmp	r2, r3
 8004146:	d908      	bls.n	800415a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004148:	4b78      	ldr	r3, [pc, #480]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800414a:	699b      	ldr	r3, [r3, #24]
 800414c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	4975      	ldr	r1, [pc, #468]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 8004156:	4313      	orrs	r3, r2
 8004158:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b00      	cmp	r3, #0
 8004164:	d010      	beq.n	8004188 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	695a      	ldr	r2, [r3, #20]
 800416a:	4b70      	ldr	r3, [pc, #448]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004172:	429a      	cmp	r2, r3
 8004174:	d908      	bls.n	8004188 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004176:	4b6d      	ldr	r3, [pc, #436]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 8004178:	69db      	ldr	r3, [r3, #28]
 800417a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	496a      	ldr	r1, [pc, #424]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 8004184:	4313      	orrs	r3, r2
 8004186:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0310 	and.w	r3, r3, #16
 8004190:	2b00      	cmp	r3, #0
 8004192:	d010      	beq.n	80041b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	699a      	ldr	r2, [r3, #24]
 8004198:	4b64      	ldr	r3, [pc, #400]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d908      	bls.n	80041b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041a4:	4b61      	ldr	r3, [pc, #388]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80041a6:	69db      	ldr	r3, [r3, #28]
 80041a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	495e      	ldr	r1, [pc, #376]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0320 	and.w	r3, r3, #32
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d010      	beq.n	80041e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	69da      	ldr	r2, [r3, #28]
 80041c6:	4b59      	ldr	r3, [pc, #356]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d908      	bls.n	80041e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80041d2:	4b56      	ldr	r3, [pc, #344]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	4953      	ldr	r1, [pc, #332]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80041e0:	4313      	orrs	r3, r2
 80041e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0302 	and.w	r3, r3, #2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d010      	beq.n	8004212 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68da      	ldr	r2, [r3, #12]
 80041f4:	4b4d      	ldr	r3, [pc, #308]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80041f6:	699b      	ldr	r3, [r3, #24]
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d908      	bls.n	8004212 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004200:	4b4a      	ldr	r3, [pc, #296]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	f023 020f 	bic.w	r2, r3, #15
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	4947      	ldr	r1, [pc, #284]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800420e:	4313      	orrs	r3, r2
 8004210:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0301 	and.w	r3, r3, #1
 800421a:	2b00      	cmp	r3, #0
 800421c:	d055      	beq.n	80042ca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800421e:	4b43      	ldr	r3, [pc, #268]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	4940      	ldr	r1, [pc, #256]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800422c:	4313      	orrs	r3, r2
 800422e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	2b02      	cmp	r3, #2
 8004236:	d107      	bne.n	8004248 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004238:	4b3c      	ldr	r3, [pc, #240]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d121      	bne.n	8004288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e0f6      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	2b03      	cmp	r3, #3
 800424e:	d107      	bne.n	8004260 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004250:	4b36      	ldr	r3, [pc, #216]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d115      	bne.n	8004288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e0ea      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d107      	bne.n	8004278 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004268:	4b30      	ldr	r3, [pc, #192]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d109      	bne.n	8004288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e0de      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004278:	4b2c      	ldr	r3, [pc, #176]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d101      	bne.n	8004288 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e0d6      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004288:	4b28      	ldr	r3, [pc, #160]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	f023 0207 	bic.w	r2, r3, #7
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	4925      	ldr	r1, [pc, #148]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 8004296:	4313      	orrs	r3, r2
 8004298:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800429a:	f7fd fa55 	bl	8001748 <HAL_GetTick>
 800429e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042a0:	e00a      	b.n	80042b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042a2:	f7fd fa51 	bl	8001748 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d901      	bls.n	80042b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	e0be      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042b8:	4b1c      	ldr	r3, [pc, #112]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	00db      	lsls	r3, r3, #3
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d1eb      	bne.n	80042a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d010      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	68da      	ldr	r2, [r3, #12]
 80042da:	4b14      	ldr	r3, [pc, #80]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	f003 030f 	and.w	r3, r3, #15
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d208      	bcs.n	80042f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e6:	4b11      	ldr	r3, [pc, #68]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	f023 020f 	bic.w	r2, r3, #15
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	490e      	ldr	r1, [pc, #56]	@ (800432c <HAL_RCC_ClockConfig+0x244>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 030f 	and.w	r3, r3, #15
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d214      	bcs.n	8004330 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004306:	4b08      	ldr	r3, [pc, #32]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f023 020f 	bic.w	r2, r3, #15
 800430e:	4906      	ldr	r1, [pc, #24]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	4313      	orrs	r3, r2
 8004314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004316:	4b04      	ldr	r3, [pc, #16]	@ (8004328 <HAL_RCC_ClockConfig+0x240>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 030f 	and.w	r3, r3, #15
 800431e:	683a      	ldr	r2, [r7, #0]
 8004320:	429a      	cmp	r2, r3
 8004322:	d005      	beq.n	8004330 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e086      	b.n	8004436 <HAL_RCC_ClockConfig+0x34e>
 8004328:	52002000 	.word	0x52002000
 800432c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0304 	and.w	r3, r3, #4
 8004338:	2b00      	cmp	r3, #0
 800433a:	d010      	beq.n	800435e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	691a      	ldr	r2, [r3, #16]
 8004340:	4b3f      	ldr	r3, [pc, #252]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004348:	429a      	cmp	r2, r3
 800434a:	d208      	bcs.n	800435e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800434c:	4b3c      	ldr	r3, [pc, #240]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	4939      	ldr	r1, [pc, #228]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 800435a:	4313      	orrs	r3, r2
 800435c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d010      	beq.n	800438c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	695a      	ldr	r2, [r3, #20]
 800436e:	4b34      	ldr	r3, [pc, #208]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004376:	429a      	cmp	r2, r3
 8004378:	d208      	bcs.n	800438c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800437a:	4b31      	ldr	r3, [pc, #196]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 800437c:	69db      	ldr	r3, [r3, #28]
 800437e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	492e      	ldr	r1, [pc, #184]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 8004388:	4313      	orrs	r3, r2
 800438a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0310 	and.w	r3, r3, #16
 8004394:	2b00      	cmp	r3, #0
 8004396:	d010      	beq.n	80043ba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	699a      	ldr	r2, [r3, #24]
 800439c:	4b28      	ldr	r3, [pc, #160]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d208      	bcs.n	80043ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043a8:	4b25      	ldr	r3, [pc, #148]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	4922      	ldr	r1, [pc, #136]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0320 	and.w	r3, r3, #32
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d010      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	69da      	ldr	r2, [r3, #28]
 80043ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 80043cc:	6a1b      	ldr	r3, [r3, #32]
 80043ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d208      	bcs.n	80043e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80043d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	69db      	ldr	r3, [r3, #28]
 80043e2:	4917      	ldr	r1, [pc, #92]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80043e8:	f000 f834 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 80043ec:	4602      	mov	r2, r0
 80043ee:	4b14      	ldr	r3, [pc, #80]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	0a1b      	lsrs	r3, r3, #8
 80043f4:	f003 030f 	and.w	r3, r3, #15
 80043f8:	4912      	ldr	r1, [pc, #72]	@ (8004444 <HAL_RCC_ClockConfig+0x35c>)
 80043fa:	5ccb      	ldrb	r3, [r1, r3]
 80043fc:	f003 031f 	and.w	r3, r3, #31
 8004400:	fa22 f303 	lsr.w	r3, r2, r3
 8004404:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004406:	4b0e      	ldr	r3, [pc, #56]	@ (8004440 <HAL_RCC_ClockConfig+0x358>)
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	4a0d      	ldr	r2, [pc, #52]	@ (8004444 <HAL_RCC_ClockConfig+0x35c>)
 8004410:	5cd3      	ldrb	r3, [r2, r3]
 8004412:	f003 031f 	and.w	r3, r3, #31
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	fa22 f303 	lsr.w	r3, r2, r3
 800441c:	4a0a      	ldr	r2, [pc, #40]	@ (8004448 <HAL_RCC_ClockConfig+0x360>)
 800441e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004420:	4a0a      	ldr	r2, [pc, #40]	@ (800444c <HAL_RCC_ClockConfig+0x364>)
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004426:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <HAL_RCC_ClockConfig+0x368>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4618      	mov	r0, r3
 800442c:	f7fc fe2e 	bl	800108c <HAL_InitTick>
 8004430:	4603      	mov	r3, r0
 8004432:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004434:	7bfb      	ldrb	r3, [r7, #15]
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	58024400 	.word	0x58024400
 8004444:	0801a0e4 	.word	0x0801a0e4
 8004448:	24000004 	.word	0x24000004
 800444c:	24000000 	.word	0x24000000
 8004450:	24000008 	.word	0x24000008

08004454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004454:	b480      	push	{r7}
 8004456:	b089      	sub	sp, #36	@ 0x24
 8004458:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800445a:	4bb3      	ldr	r3, [pc, #716]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004462:	2b18      	cmp	r3, #24
 8004464:	f200 8155 	bhi.w	8004712 <HAL_RCC_GetSysClockFreq+0x2be>
 8004468:	a201      	add	r2, pc, #4	@ (adr r2, 8004470 <HAL_RCC_GetSysClockFreq+0x1c>)
 800446a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446e:	bf00      	nop
 8004470:	080044d5 	.word	0x080044d5
 8004474:	08004713 	.word	0x08004713
 8004478:	08004713 	.word	0x08004713
 800447c:	08004713 	.word	0x08004713
 8004480:	08004713 	.word	0x08004713
 8004484:	08004713 	.word	0x08004713
 8004488:	08004713 	.word	0x08004713
 800448c:	08004713 	.word	0x08004713
 8004490:	080044fb 	.word	0x080044fb
 8004494:	08004713 	.word	0x08004713
 8004498:	08004713 	.word	0x08004713
 800449c:	08004713 	.word	0x08004713
 80044a0:	08004713 	.word	0x08004713
 80044a4:	08004713 	.word	0x08004713
 80044a8:	08004713 	.word	0x08004713
 80044ac:	08004713 	.word	0x08004713
 80044b0:	08004501 	.word	0x08004501
 80044b4:	08004713 	.word	0x08004713
 80044b8:	08004713 	.word	0x08004713
 80044bc:	08004713 	.word	0x08004713
 80044c0:	08004713 	.word	0x08004713
 80044c4:	08004713 	.word	0x08004713
 80044c8:	08004713 	.word	0x08004713
 80044cc:	08004713 	.word	0x08004713
 80044d0:	08004507 	.word	0x08004507
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044d4:	4b94      	ldr	r3, [pc, #592]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0320 	and.w	r3, r3, #32
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d009      	beq.n	80044f4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044e0:	4b91      	ldr	r3, [pc, #580]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	08db      	lsrs	r3, r3, #3
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	4a90      	ldr	r2, [pc, #576]	@ (800472c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044ec:	fa22 f303 	lsr.w	r3, r2, r3
 80044f0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80044f2:	e111      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80044f4:	4b8d      	ldr	r3, [pc, #564]	@ (800472c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044f6:	61bb      	str	r3, [r7, #24]
      break;
 80044f8:	e10e      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80044fa:	4b8d      	ldr	r3, [pc, #564]	@ (8004730 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80044fc:	61bb      	str	r3, [r7, #24]
      break;
 80044fe:	e10b      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004500:	4b8c      	ldr	r3, [pc, #560]	@ (8004734 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004502:	61bb      	str	r3, [r7, #24]
      break;
 8004504:	e108      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004506:	4b88      	ldr	r3, [pc, #544]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450a:	f003 0303 	and.w	r3, r3, #3
 800450e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004510:	4b85      	ldr	r3, [pc, #532]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004514:	091b      	lsrs	r3, r3, #4
 8004516:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800451a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800451c:	4b82      	ldr	r3, [pc, #520]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800451e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004526:	4b80      	ldr	r3, [pc, #512]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800452a:	08db      	lsrs	r3, r3, #3
 800452c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	fb02 f303 	mul.w	r3, r2, r3
 8004536:	ee07 3a90 	vmov	s15, r3
 800453a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800453e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 80e1 	beq.w	800470c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	2b02      	cmp	r3, #2
 800454e:	f000 8083 	beq.w	8004658 <HAL_RCC_GetSysClockFreq+0x204>
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	2b02      	cmp	r3, #2
 8004556:	f200 80a1 	bhi.w	800469c <HAL_RCC_GetSysClockFreq+0x248>
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <HAL_RCC_GetSysClockFreq+0x114>
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d056      	beq.n	8004614 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004566:	e099      	b.n	800469c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004568:	4b6f      	ldr	r3, [pc, #444]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0320 	and.w	r3, r3, #32
 8004570:	2b00      	cmp	r3, #0
 8004572:	d02d      	beq.n	80045d0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004574:	4b6c      	ldr	r3, [pc, #432]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	08db      	lsrs	r3, r3, #3
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	4a6b      	ldr	r2, [pc, #428]	@ (800472c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004580:	fa22 f303 	lsr.w	r3, r2, r3
 8004584:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	ee07 3a90 	vmov	s15, r3
 800458c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	ee07 3a90 	vmov	s15, r3
 8004596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800459a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800459e:	4b62      	ldr	r3, [pc, #392]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045a6:	ee07 3a90 	vmov	s15, r3
 80045aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80045b2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004738 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80045ce:	e087      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	ee07 3a90 	vmov	s15, r3
 80045d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045da:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800473c <HAL_RCC_GetSysClockFreq+0x2e8>
 80045de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045e2:	4b51      	ldr	r3, [pc, #324]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ea:	ee07 3a90 	vmov	s15, r3
 80045ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80045f6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004738 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800460a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800460e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004612:	e065      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	ee07 3a90 	vmov	s15, r3
 800461a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800461e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004740 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004626:	4b40      	ldr	r3, [pc, #256]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800462e:	ee07 3a90 	vmov	s15, r3
 8004632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004636:	ed97 6a02 	vldr	s12, [r7, #8]
 800463a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004738 <HAL_RCC_GetSysClockFreq+0x2e4>
 800463e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800464a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800464e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004652:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004656:	e043      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	ee07 3a90 	vmov	s15, r3
 800465e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004662:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004744 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800466a:	4b2f      	ldr	r3, [pc, #188]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004672:	ee07 3a90 	vmov	s15, r3
 8004676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800467a:	ed97 6a02 	vldr	s12, [r7, #8]
 800467e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004738 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800468a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800468e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004696:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800469a:	e021      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	ee07 3a90 	vmov	s15, r3
 80046a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046a6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004740 <HAL_RCC_GetSysClockFreq+0x2ec>
 80046aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b6:	ee07 3a90 	vmov	s15, r3
 80046ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046be:	ed97 6a02 	vldr	s12, [r7, #8]
 80046c2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004738 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80046de:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80046e0:	4b11      	ldr	r3, [pc, #68]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e4:	0a5b      	lsrs	r3, r3, #9
 80046e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ea:	3301      	adds	r3, #1
 80046ec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	ee07 3a90 	vmov	s15, r3
 80046f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80046fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004700:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004704:	ee17 3a90 	vmov	r3, s15
 8004708:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800470a:	e005      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	61bb      	str	r3, [r7, #24]
      break;
 8004710:	e002      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004712:	4b07      	ldr	r3, [pc, #28]	@ (8004730 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004714:	61bb      	str	r3, [r7, #24]
      break;
 8004716:	bf00      	nop
  }

  return sysclockfreq;
 8004718:	69bb      	ldr	r3, [r7, #24]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3724      	adds	r7, #36	@ 0x24
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	58024400 	.word	0x58024400
 800472c:	03d09000 	.word	0x03d09000
 8004730:	003d0900 	.word	0x003d0900
 8004734:	017d7840 	.word	0x017d7840
 8004738:	46000000 	.word	0x46000000
 800473c:	4c742400 	.word	0x4c742400
 8004740:	4a742400 	.word	0x4a742400
 8004744:	4bbebc20 	.word	0x4bbebc20

08004748 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b082      	sub	sp, #8
 800474c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800474e:	f7ff fe81 	bl	8004454 <HAL_RCC_GetSysClockFreq>
 8004752:	4602      	mov	r2, r0
 8004754:	4b10      	ldr	r3, [pc, #64]	@ (8004798 <HAL_RCC_GetHCLKFreq+0x50>)
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	0a1b      	lsrs	r3, r3, #8
 800475a:	f003 030f 	and.w	r3, r3, #15
 800475e:	490f      	ldr	r1, [pc, #60]	@ (800479c <HAL_RCC_GetHCLKFreq+0x54>)
 8004760:	5ccb      	ldrb	r3, [r1, r3]
 8004762:	f003 031f 	and.w	r3, r3, #31
 8004766:	fa22 f303 	lsr.w	r3, r2, r3
 800476a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800476c:	4b0a      	ldr	r3, [pc, #40]	@ (8004798 <HAL_RCC_GetHCLKFreq+0x50>)
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	f003 030f 	and.w	r3, r3, #15
 8004774:	4a09      	ldr	r2, [pc, #36]	@ (800479c <HAL_RCC_GetHCLKFreq+0x54>)
 8004776:	5cd3      	ldrb	r3, [r2, r3]
 8004778:	f003 031f 	and.w	r3, r3, #31
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	fa22 f303 	lsr.w	r3, r2, r3
 8004782:	4a07      	ldr	r2, [pc, #28]	@ (80047a0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004784:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004786:	4a07      	ldr	r2, [pc, #28]	@ (80047a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800478c:	4b04      	ldr	r3, [pc, #16]	@ (80047a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800478e:	681b      	ldr	r3, [r3, #0]
}
 8004790:	4618      	mov	r0, r3
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	58024400 	.word	0x58024400
 800479c:	0801a0e4 	.word	0x0801a0e4
 80047a0:	24000004 	.word	0x24000004
 80047a4:	24000000 	.word	0x24000000

080047a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80047ac:	f7ff ffcc 	bl	8004748 <HAL_RCC_GetHCLKFreq>
 80047b0:	4602      	mov	r2, r0
 80047b2:	4b06      	ldr	r3, [pc, #24]	@ (80047cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	091b      	lsrs	r3, r3, #4
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	4904      	ldr	r1, [pc, #16]	@ (80047d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80047be:	5ccb      	ldrb	r3, [r1, r3]
 80047c0:	f003 031f 	and.w	r3, r3, #31
 80047c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	58024400 	.word	0x58024400
 80047d0:	0801a0e4 	.word	0x0801a0e4

080047d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	223f      	movs	r2, #63	@ 0x3f
 80047e2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80047e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004850 <HAL_RCC_GetClockConfig+0x7c>)
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	f003 0207 	and.w	r2, r3, #7
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80047f0:	4b17      	ldr	r3, [pc, #92]	@ (8004850 <HAL_RCC_GetClockConfig+0x7c>)
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80047fc:	4b14      	ldr	r3, [pc, #80]	@ (8004850 <HAL_RCC_GetClockConfig+0x7c>)
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	f003 020f 	and.w	r2, r3, #15
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004808:	4b11      	ldr	r3, [pc, #68]	@ (8004850 <HAL_RCC_GetClockConfig+0x7c>)
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004814:	4b0e      	ldr	r3, [pc, #56]	@ (8004850 <HAL_RCC_GetClockConfig+0x7c>)
 8004816:	69db      	ldr	r3, [r3, #28]
 8004818:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004820:	4b0b      	ldr	r3, [pc, #44]	@ (8004850 <HAL_RCC_GetClockConfig+0x7c>)
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800482c:	4b08      	ldr	r3, [pc, #32]	@ (8004850 <HAL_RCC_GetClockConfig+0x7c>)
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004838:	4b06      	ldr	r3, [pc, #24]	@ (8004854 <HAL_RCC_GetClockConfig+0x80>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 020f 	and.w	r2, r3, #15
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	601a      	str	r2, [r3, #0]
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	58024400 	.word	0x58024400
 8004854:	52002000 	.word	0x52002000

08004858 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800485c:	b0c6      	sub	sp, #280	@ 0x118
 800485e:	af00      	add	r7, sp, #0
 8004860:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004864:	2300      	movs	r3, #0
 8004866:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800486a:	2300      	movs	r3, #0
 800486c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004878:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800487c:	2500      	movs	r5, #0
 800487e:	ea54 0305 	orrs.w	r3, r4, r5
 8004882:	d049      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004888:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800488a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800488e:	d02f      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004890:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004894:	d828      	bhi.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004896:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800489a:	d01a      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800489c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80048a0:	d822      	bhi.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 80048a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048aa:	d007      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80048ac:	e01c      	b.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048ae:	4bab      	ldr	r3, [pc, #684]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b2:	4aaa      	ldr	r2, [pc, #680]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80048ba:	e01a      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048c0:	3308      	adds	r3, #8
 80048c2:	2102      	movs	r1, #2
 80048c4:	4618      	mov	r0, r3
 80048c6:	f001 f967 	bl	8005b98 <RCCEx_PLL2_Config>
 80048ca:	4603      	mov	r3, r0
 80048cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80048d0:	e00f      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048d6:	3328      	adds	r3, #40	@ 0x28
 80048d8:	2102      	movs	r1, #2
 80048da:	4618      	mov	r0, r3
 80048dc:	f001 fa0e 	bl	8005cfc <RCCEx_PLL3_Config>
 80048e0:	4603      	mov	r3, r0
 80048e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80048e6:	e004      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80048ee:	e000      	b.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80048f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10a      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80048fa:	4b98      	ldr	r3, [pc, #608]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80048fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004902:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004906:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004908:	4a94      	ldr	r2, [pc, #592]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800490a:	430b      	orrs	r3, r1
 800490c:	6513      	str	r3, [r2, #80]	@ 0x50
 800490e:	e003      	b.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004910:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004914:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800491c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004920:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004924:	f04f 0900 	mov.w	r9, #0
 8004928:	ea58 0309 	orrs.w	r3, r8, r9
 800492c:	d047      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800492e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004934:	2b04      	cmp	r3, #4
 8004936:	d82a      	bhi.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004938:	a201      	add	r2, pc, #4	@ (adr r2, 8004940 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800493a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493e:	bf00      	nop
 8004940:	08004955 	.word	0x08004955
 8004944:	08004963 	.word	0x08004963
 8004948:	08004979 	.word	0x08004979
 800494c:	08004997 	.word	0x08004997
 8004950:	08004997 	.word	0x08004997
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004954:	4b81      	ldr	r3, [pc, #516]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004958:	4a80      	ldr	r2, [pc, #512]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800495a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800495e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004960:	e01a      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004962:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004966:	3308      	adds	r3, #8
 8004968:	2100      	movs	r1, #0
 800496a:	4618      	mov	r0, r3
 800496c:	f001 f914 	bl	8005b98 <RCCEx_PLL2_Config>
 8004970:	4603      	mov	r3, r0
 8004972:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004976:	e00f      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800497c:	3328      	adds	r3, #40	@ 0x28
 800497e:	2100      	movs	r1, #0
 8004980:	4618      	mov	r0, r3
 8004982:	f001 f9bb 	bl	8005cfc <RCCEx_PLL3_Config>
 8004986:	4603      	mov	r3, r0
 8004988:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800498c:	e004      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004994:	e000      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004996:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004998:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800499c:	2b00      	cmp	r3, #0
 800499e:	d10a      	bne.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80049a0:	4b6e      	ldr	r3, [pc, #440]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80049a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a4:	f023 0107 	bic.w	r1, r3, #7
 80049a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ae:	4a6b      	ldr	r2, [pc, #428]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80049b0:	430b      	orrs	r3, r1
 80049b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80049b4:	e003      	b.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80049be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c6:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80049ca:	f04f 0b00 	mov.w	fp, #0
 80049ce:	ea5a 030b 	orrs.w	r3, sl, fp
 80049d2:	d05b      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80049d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80049dc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80049e0:	d03b      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x202>
 80049e2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80049e6:	d834      	bhi.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80049e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049ec:	d037      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x206>
 80049ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80049f2:	d82e      	bhi.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80049f4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80049f8:	d033      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80049fa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80049fe:	d828      	bhi.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004a00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a04:	d01a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8004a06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a0a:	d822      	bhi.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d003      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004a10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a14:	d007      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004a16:	e01c      	b.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a18:	4b50      	ldr	r3, [pc, #320]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1c:	4a4f      	ldr	r2, [pc, #316]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a24:	e01e      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a2a:	3308      	adds	r3, #8
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f001 f8b2 	bl	8005b98 <RCCEx_PLL2_Config>
 8004a34:	4603      	mov	r3, r0
 8004a36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004a3a:	e013      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a40:	3328      	adds	r3, #40	@ 0x28
 8004a42:	2100      	movs	r1, #0
 8004a44:	4618      	mov	r0, r3
 8004a46:	f001 f959 	bl	8005cfc <RCCEx_PLL3_Config>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a50:	e008      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a58:	e004      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004a5a:	bf00      	nop
 8004a5c:	e002      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004a5e:	bf00      	nop
 8004a60:	e000      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004a62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10b      	bne.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a70:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004a74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004a7c:	4a37      	ldr	r2, [pc, #220]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a7e:	430b      	orrs	r3, r1
 8004a80:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a82:	e003      	b.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a94:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004a98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004aa2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004aa6:	460b      	mov	r3, r1
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	d05d      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004aac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ab0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004ab4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004ab8:	d03b      	beq.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004aba:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004abe:	d834      	bhi.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004ac0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ac4:	d037      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8004ac6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004aca:	d82e      	bhi.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004acc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ad0:	d033      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004ad2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004ad6:	d828      	bhi.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004ad8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004adc:	d01a      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004ade:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ae2:	d822      	bhi.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004ae8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004aec:	d007      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004aee:	e01c      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004af0:	4b1a      	ldr	r3, [pc, #104]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af4:	4a19      	ldr	r2, [pc, #100]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004afc:	e01e      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b02:	3308      	adds	r3, #8
 8004b04:	2100      	movs	r1, #0
 8004b06:	4618      	mov	r0, r3
 8004b08:	f001 f846 	bl	8005b98 <RCCEx_PLL2_Config>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004b12:	e013      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b18:	3328      	adds	r3, #40	@ 0x28
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f001 f8ed 	bl	8005cfc <RCCEx_PLL3_Config>
 8004b22:	4603      	mov	r3, r0
 8004b24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b28:	e008      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b30:	e004      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004b32:	bf00      	nop
 8004b34:	e002      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004b36:	bf00      	nop
 8004b38:	e000      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004b3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d10d      	bne.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004b44:	4b05      	ldr	r3, [pc, #20]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b48:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b50:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004b54:	4a01      	ldr	r2, [pc, #4]	@ (8004b5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b56:	430b      	orrs	r3, r1
 8004b58:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b5a:	e005      	b.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004b5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004b74:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004b78:	2300      	movs	r3, #0
 8004b7a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004b7e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4313      	orrs	r3, r2
 8004b86:	d03a      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004b88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b8e:	2b30      	cmp	r3, #48	@ 0x30
 8004b90:	d01f      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004b92:	2b30      	cmp	r3, #48	@ 0x30
 8004b94:	d819      	bhi.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	d00c      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004b9a:	2b20      	cmp	r3, #32
 8004b9c:	d815      	bhi.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d019      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004ba2:	2b10      	cmp	r3, #16
 8004ba4:	d111      	bne.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ba6:	4baa      	ldr	r3, [pc, #680]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004baa:	4aa9      	ldr	r2, [pc, #676]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004bb2:	e011      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004bb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bb8:	3308      	adds	r3, #8
 8004bba:	2102      	movs	r1, #2
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f000 ffeb 	bl	8005b98 <RCCEx_PLL2_Config>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004bc8:	e006      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004bd0:	e002      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004bd2:	bf00      	nop
 8004bd4:	e000      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004bd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d10a      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004be0:	4b9b      	ldr	r3, [pc, #620]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004be4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004be8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bee:	4a98      	ldr	r2, [pc, #608]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bf4:	e003      	b.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bfa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004bfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c06:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004c0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c0e:	2300      	movs	r3, #0
 8004c10:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004c14:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004c18:	460b      	mov	r3, r1
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	d051      	beq.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004c1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c28:	d035      	beq.n	8004c96 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004c2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004c2e:	d82e      	bhi.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004c30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c34:	d031      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8004c36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c3a:	d828      	bhi.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004c3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c40:	d01a      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004c42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c46:	d822      	bhi.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d003      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004c4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c50:	d007      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004c52:	e01c      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c54:	4b7e      	ldr	r3, [pc, #504]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c58:	4a7d      	ldr	r2, [pc, #500]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004c60:	e01c      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c66:	3308      	adds	r3, #8
 8004c68:	2100      	movs	r1, #0
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f000 ff94 	bl	8005b98 <RCCEx_PLL2_Config>
 8004c70:	4603      	mov	r3, r0
 8004c72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004c76:	e011      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c7c:	3328      	adds	r3, #40	@ 0x28
 8004c7e:	2100      	movs	r1, #0
 8004c80:	4618      	mov	r0, r3
 8004c82:	f001 f83b 	bl	8005cfc <RCCEx_PLL3_Config>
 8004c86:	4603      	mov	r3, r0
 8004c88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004c8c:	e006      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c94:	e002      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004c96:	bf00      	nop
 8004c98:	e000      	b.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004c9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d10a      	bne.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004ca4:	4b6a      	ldr	r3, [pc, #424]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ca6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ca8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb2:	4a67      	ldr	r2, [pc, #412]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004cb4:	430b      	orrs	r3, r1
 8004cb6:	6513      	str	r3, [r2, #80]	@ 0x50
 8004cb8:	e003      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004cbe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004cc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004cce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004cd8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004cdc:	460b      	mov	r3, r1
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	d053      	beq.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004ce2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ce6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ce8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cec:	d033      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004cee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cf2:	d82c      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004cf4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004cf8:	d02f      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004cfa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004cfe:	d826      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004d00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004d04:	d02b      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004d06:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004d0a:	d820      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004d0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d10:	d012      	beq.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004d12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d16:	d81a      	bhi.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d022      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d20:	d115      	bne.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d26:	3308      	adds	r3, #8
 8004d28:	2101      	movs	r1, #1
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 ff34 	bl	8005b98 <RCCEx_PLL2_Config>
 8004d30:	4603      	mov	r3, r0
 8004d32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004d36:	e015      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d3c:	3328      	adds	r3, #40	@ 0x28
 8004d3e:	2101      	movs	r1, #1
 8004d40:	4618      	mov	r0, r3
 8004d42:	f000 ffdb 	bl	8005cfc <RCCEx_PLL3_Config>
 8004d46:	4603      	mov	r3, r0
 8004d48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004d4c:	e00a      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d54:	e006      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004d56:	bf00      	nop
 8004d58:	e004      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004d5a:	bf00      	nop
 8004d5c:	e002      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004d5e:	bf00      	nop
 8004d60:	e000      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004d62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10a      	bne.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004d6c:	4b38      	ldr	r3, [pc, #224]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d70:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d7a:	4a35      	ldr	r2, [pc, #212]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d7c:	430b      	orrs	r3, r1
 8004d7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d80:	e003      	b.n	8004d8a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004d8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d92:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004d96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004da0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004da4:	460b      	mov	r3, r1
 8004da6:	4313      	orrs	r3, r2
 8004da8:	d058      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004db2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004db6:	d033      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004db8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004dbc:	d82c      	bhi.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dc2:	d02f      	beq.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dc8:	d826      	bhi.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004dca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004dce:	d02b      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004dd0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004dd4:	d820      	bhi.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004dd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dda:	d012      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004ddc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004de0:	d81a      	bhi.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d022      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004de6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004dea:	d115      	bne.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004df0:	3308      	adds	r3, #8
 8004df2:	2101      	movs	r1, #1
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fecf 	bl	8005b98 <RCCEx_PLL2_Config>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004e00:	e015      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e06:	3328      	adds	r3, #40	@ 0x28
 8004e08:	2101      	movs	r1, #1
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 ff76 	bl	8005cfc <RCCEx_PLL3_Config>
 8004e10:	4603      	mov	r3, r0
 8004e12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004e16:	e00a      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e1e:	e006      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004e20:	bf00      	nop
 8004e22:	e004      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004e24:	bf00      	nop
 8004e26:	e002      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004e28:	bf00      	nop
 8004e2a:	e000      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10e      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004e36:	4b06      	ldr	r3, [pc, #24]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004e3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004e46:	4a02      	ldr	r2, [pc, #8]	@ (8004e50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e48:	430b      	orrs	r3, r1
 8004e4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e4c:	e006      	b.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004e4e:	bf00      	nop
 8004e50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e64:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004e68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004e72:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004e76:	460b      	mov	r3, r1
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	d037      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e86:	d00e      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004e88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e8c:	d816      	bhi.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d018      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004e92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e96:	d111      	bne.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e98:	4bc4      	ldr	r3, [pc, #784]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9c:	4ac3      	ldr	r2, [pc, #780]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ea2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004ea4:	e00f      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eaa:	3308      	adds	r3, #8
 8004eac:	2101      	movs	r1, #1
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 fe72 	bl	8005b98 <RCCEx_PLL2_Config>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004eba:	e004      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ec2:	e000      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004ec4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ec6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10a      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ece:	4bb7      	ldr	r3, [pc, #732]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ed0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ed2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004ed6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004edc:	4ab3      	ldr	r2, [pc, #716]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ede:	430b      	orrs	r3, r1
 8004ee0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ee2:	e003      	b.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ee4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ee8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004eec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004ef8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004efc:	2300      	movs	r3, #0
 8004efe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f02:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004f06:	460b      	mov	r3, r1
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	d039      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004f0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f12:	2b03      	cmp	r3, #3
 8004f14:	d81c      	bhi.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004f16:	a201      	add	r2, pc, #4	@ (adr r2, 8004f1c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f1c:	08004f59 	.word	0x08004f59
 8004f20:	08004f2d 	.word	0x08004f2d
 8004f24:	08004f3b 	.word	0x08004f3b
 8004f28:	08004f59 	.word	0x08004f59
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f2c:	4b9f      	ldr	r3, [pc, #636]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f30:	4a9e      	ldr	r2, [pc, #632]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004f38:	e00f      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004f3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f3e:	3308      	adds	r3, #8
 8004f40:	2102      	movs	r1, #2
 8004f42:	4618      	mov	r0, r3
 8004f44:	f000 fe28 	bl	8005b98 <RCCEx_PLL2_Config>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004f4e:	e004      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f56:	e000      	b.n	8004f5a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004f58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10a      	bne.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004f62:	4b92      	ldr	r3, [pc, #584]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f66:	f023 0103 	bic.w	r1, r3, #3
 8004f6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f70:	4a8e      	ldr	r2, [pc, #568]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f72:	430b      	orrs	r3, r1
 8004f74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f76:	e003      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f88:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004f8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f90:	2300      	movs	r3, #0
 8004f92:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004f96:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f9a:	460b      	mov	r3, r1
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f000 8099 	beq.w	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fa2:	4b83      	ldr	r3, [pc, #524]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a82      	ldr	r2, [pc, #520]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004fae:	f7fc fbcb 	bl	8001748 <HAL_GetTick>
 8004fb2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fb6:	e00b      	b.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fb8:	f7fc fbc6 	bl	8001748 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004fc2:	1ad3      	subs	r3, r2, r3
 8004fc4:	2b64      	cmp	r3, #100	@ 0x64
 8004fc6:	d903      	bls.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004fce:	e005      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fd0:	4b77      	ldr	r3, [pc, #476]	@ (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0ed      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004fdc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d173      	bne.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004fe4:	4b71      	ldr	r3, [pc, #452]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fe6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004ff0:	4053      	eors	r3, r2
 8004ff2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d015      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ffa:	4b6c      	ldr	r3, [pc, #432]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005002:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005006:	4b69      	ldr	r3, [pc, #420]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500a:	4a68      	ldr	r2, [pc, #416]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800500c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005010:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005012:	4b66      	ldr	r3, [pc, #408]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005016:	4a65      	ldr	r2, [pc, #404]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005018:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800501c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800501e:	4a63      	ldr	r2, [pc, #396]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005020:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005024:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005026:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800502a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800502e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005032:	d118      	bne.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005034:	f7fc fb88 	bl	8001748 <HAL_GetTick>
 8005038:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800503c:	e00d      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800503e:	f7fc fb83 	bl	8001748 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005048:	1ad2      	subs	r2, r2, r3
 800504a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800504e:	429a      	cmp	r2, r3
 8005050:	d903      	bls.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8005058:	e005      	b.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800505a:	4b54      	ldr	r3, [pc, #336]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800505c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d0eb      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8005066:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800506a:	2b00      	cmp	r3, #0
 800506c:	d129      	bne.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800506e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005072:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800507a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800507e:	d10e      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005080:	4b4a      	ldr	r3, [pc, #296]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800508c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005090:	091a      	lsrs	r2, r3, #4
 8005092:	4b48      	ldr	r3, [pc, #288]	@ (80051b4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005094:	4013      	ands	r3, r2
 8005096:	4a45      	ldr	r2, [pc, #276]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005098:	430b      	orrs	r3, r1
 800509a:	6113      	str	r3, [r2, #16]
 800509c:	e005      	b.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x852>
 800509e:	4b43      	ldr	r3, [pc, #268]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	4a42      	ldr	r2, [pc, #264]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80050a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80050a8:	6113      	str	r3, [r2, #16]
 80050aa:	4b40      	ldr	r3, [pc, #256]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80050ac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80050ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80050b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050ba:	4a3c      	ldr	r2, [pc, #240]	@ (80051ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80050bc:	430b      	orrs	r3, r1
 80050be:	6713      	str	r3, [r2, #112]	@ 0x70
 80050c0:	e008      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80050c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80050ca:	e003      	b.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80050d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050dc:	f002 0301 	and.w	r3, r2, #1
 80050e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80050e4:	2300      	movs	r3, #0
 80050e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80050ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80050ee:	460b      	mov	r3, r1
 80050f0:	4313      	orrs	r3, r2
 80050f2:	f000 808f 	beq.w	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80050f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050fc:	2b28      	cmp	r3, #40	@ 0x28
 80050fe:	d871      	bhi.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8005100:	a201      	add	r2, pc, #4	@ (adr r2, 8005108 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8005102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005106:	bf00      	nop
 8005108:	080051ed 	.word	0x080051ed
 800510c:	080051e5 	.word	0x080051e5
 8005110:	080051e5 	.word	0x080051e5
 8005114:	080051e5 	.word	0x080051e5
 8005118:	080051e5 	.word	0x080051e5
 800511c:	080051e5 	.word	0x080051e5
 8005120:	080051e5 	.word	0x080051e5
 8005124:	080051e5 	.word	0x080051e5
 8005128:	080051b9 	.word	0x080051b9
 800512c:	080051e5 	.word	0x080051e5
 8005130:	080051e5 	.word	0x080051e5
 8005134:	080051e5 	.word	0x080051e5
 8005138:	080051e5 	.word	0x080051e5
 800513c:	080051e5 	.word	0x080051e5
 8005140:	080051e5 	.word	0x080051e5
 8005144:	080051e5 	.word	0x080051e5
 8005148:	080051cf 	.word	0x080051cf
 800514c:	080051e5 	.word	0x080051e5
 8005150:	080051e5 	.word	0x080051e5
 8005154:	080051e5 	.word	0x080051e5
 8005158:	080051e5 	.word	0x080051e5
 800515c:	080051e5 	.word	0x080051e5
 8005160:	080051e5 	.word	0x080051e5
 8005164:	080051e5 	.word	0x080051e5
 8005168:	080051ed 	.word	0x080051ed
 800516c:	080051e5 	.word	0x080051e5
 8005170:	080051e5 	.word	0x080051e5
 8005174:	080051e5 	.word	0x080051e5
 8005178:	080051e5 	.word	0x080051e5
 800517c:	080051e5 	.word	0x080051e5
 8005180:	080051e5 	.word	0x080051e5
 8005184:	080051e5 	.word	0x080051e5
 8005188:	080051ed 	.word	0x080051ed
 800518c:	080051e5 	.word	0x080051e5
 8005190:	080051e5 	.word	0x080051e5
 8005194:	080051e5 	.word	0x080051e5
 8005198:	080051e5 	.word	0x080051e5
 800519c:	080051e5 	.word	0x080051e5
 80051a0:	080051e5 	.word	0x080051e5
 80051a4:	080051e5 	.word	0x080051e5
 80051a8:	080051ed 	.word	0x080051ed
 80051ac:	58024400 	.word	0x58024400
 80051b0:	58024800 	.word	0x58024800
 80051b4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80051b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051bc:	3308      	adds	r3, #8
 80051be:	2101      	movs	r1, #1
 80051c0:	4618      	mov	r0, r3
 80051c2:	f000 fce9 	bl	8005b98 <RCCEx_PLL2_Config>
 80051c6:	4603      	mov	r3, r0
 80051c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80051cc:	e00f      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80051ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051d2:	3328      	adds	r3, #40	@ 0x28
 80051d4:	2101      	movs	r1, #1
 80051d6:	4618      	mov	r0, r3
 80051d8:	f000 fd90 	bl	8005cfc <RCCEx_PLL3_Config>
 80051dc:	4603      	mov	r3, r0
 80051de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80051e2:	e004      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80051ea:	e000      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80051ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d10a      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80051f6:	4bbf      	ldr	r3, [pc, #764]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80051f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051fa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80051fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005202:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005204:	4abb      	ldr	r2, [pc, #748]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005206:	430b      	orrs	r3, r1
 8005208:	6553      	str	r3, [r2, #84]	@ 0x54
 800520a:	e003      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005210:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800521c:	f002 0302 	and.w	r3, r2, #2
 8005220:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005224:	2300      	movs	r3, #0
 8005226:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800522a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800522e:	460b      	mov	r3, r1
 8005230:	4313      	orrs	r3, r2
 8005232:	d041      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005234:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800523a:	2b05      	cmp	r3, #5
 800523c:	d824      	bhi.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800523e:	a201      	add	r2, pc, #4	@ (adr r2, 8005244 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8005240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005244:	08005291 	.word	0x08005291
 8005248:	0800525d 	.word	0x0800525d
 800524c:	08005273 	.word	0x08005273
 8005250:	08005291 	.word	0x08005291
 8005254:	08005291 	.word	0x08005291
 8005258:	08005291 	.word	0x08005291
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800525c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005260:	3308      	adds	r3, #8
 8005262:	2101      	movs	r1, #1
 8005264:	4618      	mov	r0, r3
 8005266:	f000 fc97 	bl	8005b98 <RCCEx_PLL2_Config>
 800526a:	4603      	mov	r3, r0
 800526c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005270:	e00f      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005276:	3328      	adds	r3, #40	@ 0x28
 8005278:	2101      	movs	r1, #1
 800527a:	4618      	mov	r0, r3
 800527c:	f000 fd3e 	bl	8005cfc <RCCEx_PLL3_Config>
 8005280:	4603      	mov	r3, r0
 8005282:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005286:	e004      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800528e:	e000      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8005290:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005292:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10a      	bne.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800529a:	4b96      	ldr	r3, [pc, #600]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800529c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529e:	f023 0107 	bic.w	r1, r3, #7
 80052a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052a8:	4a92      	ldr	r2, [pc, #584]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80052aa:	430b      	orrs	r3, r1
 80052ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80052ae:	e003      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80052b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c0:	f002 0304 	and.w	r3, r2, #4
 80052c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80052c8:	2300      	movs	r3, #0
 80052ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80052ce:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80052d2:	460b      	mov	r3, r1
 80052d4:	4313      	orrs	r3, r2
 80052d6:	d044      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80052d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052e0:	2b05      	cmp	r3, #5
 80052e2:	d825      	bhi.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80052e4:	a201      	add	r2, pc, #4	@ (adr r2, 80052ec <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80052e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ea:	bf00      	nop
 80052ec:	08005339 	.word	0x08005339
 80052f0:	08005305 	.word	0x08005305
 80052f4:	0800531b 	.word	0x0800531b
 80052f8:	08005339 	.word	0x08005339
 80052fc:	08005339 	.word	0x08005339
 8005300:	08005339 	.word	0x08005339
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005308:	3308      	adds	r3, #8
 800530a:	2101      	movs	r1, #1
 800530c:	4618      	mov	r0, r3
 800530e:	f000 fc43 	bl	8005b98 <RCCEx_PLL2_Config>
 8005312:	4603      	mov	r3, r0
 8005314:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005318:	e00f      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800531a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800531e:	3328      	adds	r3, #40	@ 0x28
 8005320:	2101      	movs	r1, #1
 8005322:	4618      	mov	r0, r3
 8005324:	f000 fcea 	bl	8005cfc <RCCEx_PLL3_Config>
 8005328:	4603      	mov	r3, r0
 800532a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800532e:	e004      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005336:	e000      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8005338:	bf00      	nop
    }

    if (ret == HAL_OK)
 800533a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005342:	4b6c      	ldr	r3, [pc, #432]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005346:	f023 0107 	bic.w	r1, r3, #7
 800534a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800534e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005352:	4a68      	ldr	r2, [pc, #416]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005354:	430b      	orrs	r3, r1
 8005356:	6593      	str	r3, [r2, #88]	@ 0x58
 8005358:	e003      	b.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800535a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800535e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536a:	f002 0320 	and.w	r3, r2, #32
 800536e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005372:	2300      	movs	r3, #0
 8005374:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005378:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800537c:	460b      	mov	r3, r1
 800537e:	4313      	orrs	r3, r2
 8005380:	d055      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005386:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800538a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800538e:	d033      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005390:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005394:	d82c      	bhi.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005396:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800539a:	d02f      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800539c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053a0:	d826      	bhi.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80053a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80053a6:	d02b      	beq.n	8005400 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80053a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80053ac:	d820      	bhi.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80053ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053b2:	d012      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80053b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053b8:	d81a      	bhi.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d022      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80053be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80053c2:	d115      	bne.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80053c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053c8:	3308      	adds	r3, #8
 80053ca:	2100      	movs	r1, #0
 80053cc:	4618      	mov	r0, r3
 80053ce:	f000 fbe3 	bl	8005b98 <RCCEx_PLL2_Config>
 80053d2:	4603      	mov	r3, r0
 80053d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80053d8:	e015      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80053da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053de:	3328      	adds	r3, #40	@ 0x28
 80053e0:	2102      	movs	r1, #2
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 fc8a 	bl	8005cfc <RCCEx_PLL3_Config>
 80053e8:	4603      	mov	r3, r0
 80053ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80053ee:	e00a      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80053f6:	e006      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80053f8:	bf00      	nop
 80053fa:	e004      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80053fc:	bf00      	nop
 80053fe:	e002      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005400:	bf00      	nop
 8005402:	e000      	b.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8005404:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005406:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10b      	bne.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800540e:	4b39      	ldr	r3, [pc, #228]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005412:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800541a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800541e:	4a35      	ldr	r2, [pc, #212]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005420:	430b      	orrs	r3, r1
 8005422:	6553      	str	r3, [r2, #84]	@ 0x54
 8005424:	e003      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005426:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800542a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800542e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005436:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800543a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800543e:	2300      	movs	r3, #0
 8005440:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005444:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005448:	460b      	mov	r3, r1
 800544a:	4313      	orrs	r3, r2
 800544c:	d058      	beq.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800544e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005452:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005456:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800545a:	d033      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800545c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005460:	d82c      	bhi.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005462:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005466:	d02f      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005468:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800546c:	d826      	bhi.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800546e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005472:	d02b      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005474:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005478:	d820      	bhi.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800547a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800547e:	d012      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8005480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005484:	d81a      	bhi.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005486:	2b00      	cmp	r3, #0
 8005488:	d022      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800548a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800548e:	d115      	bne.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005494:	3308      	adds	r3, #8
 8005496:	2100      	movs	r1, #0
 8005498:	4618      	mov	r0, r3
 800549a:	f000 fb7d 	bl	8005b98 <RCCEx_PLL2_Config>
 800549e:	4603      	mov	r3, r0
 80054a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80054a4:	e015      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80054a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054aa:	3328      	adds	r3, #40	@ 0x28
 80054ac:	2102      	movs	r1, #2
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 fc24 	bl	8005cfc <RCCEx_PLL3_Config>
 80054b4:	4603      	mov	r3, r0
 80054b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80054ba:	e00a      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80054c2:	e006      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80054c4:	bf00      	nop
 80054c6:	e004      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80054c8:	bf00      	nop
 80054ca:	e002      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80054cc:	bf00      	nop
 80054ce:	e000      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80054d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d10e      	bne.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054da:	4b06      	ldr	r3, [pc, #24]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80054dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054de:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80054e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054ea:	4a02      	ldr	r2, [pc, #8]	@ (80054f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80054ec:	430b      	orrs	r3, r1
 80054ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80054f0:	e006      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80054f2:	bf00      	nop
 80054f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005500:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005508:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800550c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005510:	2300      	movs	r3, #0
 8005512:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005516:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800551a:	460b      	mov	r3, r1
 800551c:	4313      	orrs	r3, r2
 800551e:	d055      	beq.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005524:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005528:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800552c:	d033      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800552e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005532:	d82c      	bhi.n	800558e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005538:	d02f      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800553a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800553e:	d826      	bhi.n	800558e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005540:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005544:	d02b      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8005546:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800554a:	d820      	bhi.n	800558e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800554c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005550:	d012      	beq.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005552:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005556:	d81a      	bhi.n	800558e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005558:	2b00      	cmp	r3, #0
 800555a:	d022      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800555c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005560:	d115      	bne.n	800558e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005562:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005566:	3308      	adds	r3, #8
 8005568:	2100      	movs	r1, #0
 800556a:	4618      	mov	r0, r3
 800556c:	f000 fb14 	bl	8005b98 <RCCEx_PLL2_Config>
 8005570:	4603      	mov	r3, r0
 8005572:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005576:	e015      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557c:	3328      	adds	r3, #40	@ 0x28
 800557e:	2102      	movs	r1, #2
 8005580:	4618      	mov	r0, r3
 8005582:	f000 fbbb 	bl	8005cfc <RCCEx_PLL3_Config>
 8005586:	4603      	mov	r3, r0
 8005588:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800558c:	e00a      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005594:	e006      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005596:	bf00      	nop
 8005598:	e004      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800559a:	bf00      	nop
 800559c:	e002      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800559e:	bf00      	nop
 80055a0:	e000      	b.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80055a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10b      	bne.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80055ac:	4ba0      	ldr	r3, [pc, #640]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80055b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055bc:	4a9c      	ldr	r2, [pc, #624]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80055be:	430b      	orrs	r3, r1
 80055c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80055c2:	e003      	b.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80055cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d4:	f002 0308 	and.w	r3, r2, #8
 80055d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055dc:	2300      	movs	r3, #0
 80055de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80055e2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80055e6:	460b      	mov	r3, r1
 80055e8:	4313      	orrs	r3, r2
 80055ea:	d01e      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80055ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055f8:	d10c      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80055fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055fe:	3328      	adds	r3, #40	@ 0x28
 8005600:	2102      	movs	r1, #2
 8005602:	4618      	mov	r0, r3
 8005604:	f000 fb7a 	bl	8005cfc <RCCEx_PLL3_Config>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d002      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8005614:	4b86      	ldr	r3, [pc, #536]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005618:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800561c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005620:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005624:	4a82      	ldr	r2, [pc, #520]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005626:	430b      	orrs	r3, r1
 8005628:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800562a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800562e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005632:	f002 0310 	and.w	r3, r2, #16
 8005636:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800563a:	2300      	movs	r3, #0
 800563c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005640:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005644:	460b      	mov	r3, r1
 8005646:	4313      	orrs	r3, r2
 8005648:	d01e      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800564a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800564e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005652:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005656:	d10c      	bne.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800565c:	3328      	adds	r3, #40	@ 0x28
 800565e:	2102      	movs	r1, #2
 8005660:	4618      	mov	r0, r3
 8005662:	f000 fb4b 	bl	8005cfc <RCCEx_PLL3_Config>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d002      	beq.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005672:	4b6f      	ldr	r3, [pc, #444]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005676:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800567a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800567e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005682:	4a6b      	ldr	r2, [pc, #428]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005684:	430b      	orrs	r3, r1
 8005686:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800568c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005690:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005694:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005696:	2300      	movs	r3, #0
 8005698:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800569a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800569e:	460b      	mov	r3, r1
 80056a0:	4313      	orrs	r3, r2
 80056a2:	d03e      	beq.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80056a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80056ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056b0:	d022      	beq.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80056b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056b6:	d81b      	bhi.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d003      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80056bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056c0:	d00b      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80056c2:	e015      	b.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056c8:	3308      	adds	r3, #8
 80056ca:	2100      	movs	r1, #0
 80056cc:	4618      	mov	r0, r3
 80056ce:	f000 fa63 	bl	8005b98 <RCCEx_PLL2_Config>
 80056d2:	4603      	mov	r3, r0
 80056d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80056d8:	e00f      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056de:	3328      	adds	r3, #40	@ 0x28
 80056e0:	2102      	movs	r1, #2
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fb0a 	bl	8005cfc <RCCEx_PLL3_Config>
 80056e8:	4603      	mov	r3, r0
 80056ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80056ee:	e004      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80056f6:	e000      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80056f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10b      	bne.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005702:	4b4b      	ldr	r3, [pc, #300]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005706:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800570a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800570e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005712:	4a47      	ldr	r2, [pc, #284]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005714:	430b      	orrs	r3, r1
 8005716:	6593      	str	r3, [r2, #88]	@ 0x58
 8005718:	e003      	b.n	8005722 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800571a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800571e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800572a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800572e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005730:	2300      	movs	r3, #0
 8005732:	677b      	str	r3, [r7, #116]	@ 0x74
 8005734:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005738:	460b      	mov	r3, r1
 800573a:	4313      	orrs	r3, r2
 800573c:	d03b      	beq.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800573e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005742:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005746:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800574a:	d01f      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800574c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005750:	d818      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8005752:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005756:	d003      	beq.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8005758:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800575c:	d007      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800575e:	e011      	b.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005760:	4b33      	ldr	r3, [pc, #204]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005764:	4a32      	ldr	r2, [pc, #200]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005766:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800576a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800576c:	e00f      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800576e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005772:	3328      	adds	r3, #40	@ 0x28
 8005774:	2101      	movs	r1, #1
 8005776:	4618      	mov	r0, r3
 8005778:	f000 fac0 	bl	8005cfc <RCCEx_PLL3_Config>
 800577c:	4603      	mov	r3, r0
 800577e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8005782:	e004      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800578a:	e000      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800578c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800578e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10b      	bne.n	80057ae <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005796:	4b26      	ldr	r3, [pc, #152]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800579a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800579e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057a6:	4a22      	ldr	r2, [pc, #136]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80057a8:	430b      	orrs	r3, r1
 80057aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80057ac:	e003      	b.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80057b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057be:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80057c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057c4:	2300      	movs	r3, #0
 80057c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057c8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80057cc:	460b      	mov	r3, r1
 80057ce:	4313      	orrs	r3, r2
 80057d0:	d034      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80057d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d003      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80057dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057e0:	d007      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80057e2:	e011      	b.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057e4:	4b12      	ldr	r3, [pc, #72]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80057e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e8:	4a11      	ldr	r2, [pc, #68]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80057ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80057f0:	e00e      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80057f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057f6:	3308      	adds	r3, #8
 80057f8:	2102      	movs	r1, #2
 80057fa:	4618      	mov	r0, r3
 80057fc:	f000 f9cc 	bl	8005b98 <RCCEx_PLL2_Config>
 8005800:	4603      	mov	r3, r0
 8005802:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005806:	e003      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800580e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005810:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10d      	bne.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005818:	4b05      	ldr	r3, [pc, #20]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800581a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800581c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005826:	4a02      	ldr	r2, [pc, #8]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005828:	430b      	orrs	r3, r1
 800582a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800582c:	e006      	b.n	800583c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800582e:	bf00      	nop
 8005830:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005834:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005838:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800583c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005844:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005848:	663b      	str	r3, [r7, #96]	@ 0x60
 800584a:	2300      	movs	r3, #0
 800584c:	667b      	str	r3, [r7, #100]	@ 0x64
 800584e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005852:	460b      	mov	r3, r1
 8005854:	4313      	orrs	r3, r2
 8005856:	d00c      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800585c:	3328      	adds	r3, #40	@ 0x28
 800585e:	2102      	movs	r1, #2
 8005860:	4618      	mov	r0, r3
 8005862:	f000 fa4b 	bl	8005cfc <RCCEx_PLL3_Config>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d002      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800587e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005880:	2300      	movs	r3, #0
 8005882:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005884:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005888:	460b      	mov	r3, r1
 800588a:	4313      	orrs	r3, r2
 800588c:	d036      	beq.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800588e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005892:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005894:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005898:	d018      	beq.n	80058cc <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800589a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800589e:	d811      	bhi.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80058a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058a4:	d014      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80058a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80058aa:	d80b      	bhi.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d011      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80058b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058b4:	d106      	bne.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058b6:	4bb7      	ldr	r3, [pc, #732]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ba:	4ab6      	ldr	r2, [pc, #728]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80058c2:	e008      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80058ca:	e004      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80058cc:	bf00      	nop
 80058ce:	e002      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80058d0:	bf00      	nop
 80058d2:	e000      	b.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80058d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d10a      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058de:	4bad      	ldr	r3, [pc, #692]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80058e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058ec:	4aa9      	ldr	r2, [pc, #676]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80058ee:	430b      	orrs	r3, r1
 80058f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80058f2:	e003      	b.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005904:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005908:	653b      	str	r3, [r7, #80]	@ 0x50
 800590a:	2300      	movs	r3, #0
 800590c:	657b      	str	r3, [r7, #84]	@ 0x54
 800590e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005912:	460b      	mov	r3, r1
 8005914:	4313      	orrs	r3, r2
 8005916:	d009      	beq.n	800592c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005918:	4b9e      	ldr	r3, [pc, #632]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800591a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005926:	4a9b      	ldr	r2, [pc, #620]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005928:	430b      	orrs	r3, r1
 800592a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800592c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005934:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005938:	64bb      	str	r3, [r7, #72]	@ 0x48
 800593a:	2300      	movs	r3, #0
 800593c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800593e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005942:	460b      	mov	r3, r1
 8005944:	4313      	orrs	r3, r2
 8005946:	d009      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005948:	4b92      	ldr	r3, [pc, #584]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800594a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800594c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005950:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005954:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005956:	4a8f      	ldr	r2, [pc, #572]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005958:	430b      	orrs	r3, r1
 800595a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800595c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005964:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005968:	643b      	str	r3, [r7, #64]	@ 0x40
 800596a:	2300      	movs	r3, #0
 800596c:	647b      	str	r3, [r7, #68]	@ 0x44
 800596e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005972:	460b      	mov	r3, r1
 8005974:	4313      	orrs	r3, r2
 8005976:	d00e      	beq.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005978:	4b86      	ldr	r3, [pc, #536]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	4a85      	ldr	r2, [pc, #532]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800597e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005982:	6113      	str	r3, [r2, #16]
 8005984:	4b83      	ldr	r3, [pc, #524]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005986:	6919      	ldr	r1, [r3, #16]
 8005988:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800598c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005990:	4a80      	ldr	r2, [pc, #512]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005992:	430b      	orrs	r3, r1
 8005994:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005996:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800599a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800599e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80059a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059a4:	2300      	movs	r3, #0
 80059a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059a8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80059ac:	460b      	mov	r3, r1
 80059ae:	4313      	orrs	r3, r2
 80059b0:	d009      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80059b2:	4b78      	ldr	r3, [pc, #480]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80059b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059b6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80059ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c0:	4a74      	ldr	r2, [pc, #464]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80059c2:	430b      	orrs	r3, r1
 80059c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80059c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ce:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80059d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80059d4:	2300      	movs	r3, #0
 80059d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80059d8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80059dc:	460b      	mov	r3, r1
 80059de:	4313      	orrs	r3, r2
 80059e0:	d00a      	beq.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80059e2:	4b6c      	ldr	r3, [pc, #432]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80059e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80059ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f2:	4a68      	ldr	r2, [pc, #416]	@ (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80059f4:	430b      	orrs	r3, r1
 80059f6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80059f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a00:	2100      	movs	r1, #0
 8005a02:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005a04:	f003 0301 	and.w	r3, r3, #1
 8005a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a0a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4313      	orrs	r3, r2
 8005a12:	d011      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a18:	3308      	adds	r3, #8
 8005a1a:	2100      	movs	r1, #0
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f000 f8bb 	bl	8005b98 <RCCEx_PLL2_Config>
 8005a22:	4603      	mov	r3, r0
 8005a24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005a28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d003      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a40:	2100      	movs	r1, #0
 8005a42:	6239      	str	r1, [r7, #32]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a4a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4313      	orrs	r3, r2
 8005a52:	d011      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a58:	3308      	adds	r3, #8
 8005a5a:	2101      	movs	r1, #1
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f000 f89b 	bl	8005b98 <RCCEx_PLL2_Config>
 8005a62:	4603      	mov	r3, r0
 8005a64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005a68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a80:	2100      	movs	r1, #0
 8005a82:	61b9      	str	r1, [r7, #24]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	61fb      	str	r3, [r7, #28]
 8005a8a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4313      	orrs	r3, r2
 8005a92:	d011      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a98:	3308      	adds	r3, #8
 8005a9a:	2102      	movs	r1, #2
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 f87b 	bl	8005b98 <RCCEx_PLL2_Config>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005aa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ab0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ab4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac0:	2100      	movs	r1, #0
 8005ac2:	6139      	str	r1, [r7, #16]
 8005ac4:	f003 0308 	and.w	r3, r3, #8
 8005ac8:	617b      	str	r3, [r7, #20]
 8005aca:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005ace:	460b      	mov	r3, r1
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	d011      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ad8:	3328      	adds	r3, #40	@ 0x28
 8005ada:	2100      	movs	r1, #0
 8005adc:	4618      	mov	r0, r3
 8005ade:	f000 f90d 	bl	8005cfc <RCCEx_PLL3_Config>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8005ae8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d003      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005af0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005af4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b00:	2100      	movs	r1, #0
 8005b02:	60b9      	str	r1, [r7, #8]
 8005b04:	f003 0310 	and.w	r3, r3, #16
 8005b08:	60fb      	str	r3, [r7, #12]
 8005b0a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005b0e:	460b      	mov	r3, r1
 8005b10:	4313      	orrs	r3, r2
 8005b12:	d011      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b18:	3328      	adds	r3, #40	@ 0x28
 8005b1a:	2101      	movs	r1, #1
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	f000 f8ed 	bl	8005cfc <RCCEx_PLL3_Config>
 8005b22:	4603      	mov	r3, r0
 8005b24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005b28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d003      	beq.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b40:	2100      	movs	r1, #0
 8005b42:	6039      	str	r1, [r7, #0]
 8005b44:	f003 0320 	and.w	r3, r3, #32
 8005b48:	607b      	str	r3, [r7, #4]
 8005b4a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4313      	orrs	r3, r2
 8005b52:	d011      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b58:	3328      	adds	r3, #40	@ 0x28
 8005b5a:	2102      	movs	r1, #2
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 f8cd 	bl	8005cfc <RCCEx_PLL3_Config>
 8005b62:	4603      	mov	r3, r0
 8005b64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005b68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d003      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005b78:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d101      	bne.n	8005b84 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005b80:	2300      	movs	r3, #0
 8005b82:	e000      	b.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b92:	bf00      	nop
 8005b94:	58024400 	.word	0x58024400

08005b98 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ba6:	4b53      	ldr	r3, [pc, #332]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005baa:	f003 0303 	and.w	r3, r3, #3
 8005bae:	2b03      	cmp	r3, #3
 8005bb0:	d101      	bne.n	8005bb6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e099      	b.n	8005cea <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005bb6:	4b4f      	ldr	r3, [pc, #316]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a4e      	ldr	r2, [pc, #312]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005bbc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bc2:	f7fb fdc1 	bl	8001748 <HAL_GetTick>
 8005bc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bc8:	e008      	b.n	8005bdc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005bca:	f7fb fdbd 	bl	8001748 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d901      	bls.n	8005bdc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e086      	b.n	8005cea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005bdc:	4b45      	ldr	r3, [pc, #276]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1f0      	bne.n	8005bca <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005be8:	4b42      	ldr	r3, [pc, #264]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bec:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	031b      	lsls	r3, r3, #12
 8005bf6:	493f      	ldr	r1, [pc, #252]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	628b      	str	r3, [r1, #40]	@ 0x28
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	3b01      	subs	r3, #1
 8005c02:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	025b      	lsls	r3, r3, #9
 8005c0e:	b29b      	uxth	r3, r3
 8005c10:	431a      	orrs	r2, r3
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	041b      	lsls	r3, r3, #16
 8005c1a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005c1e:	431a      	orrs	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	3b01      	subs	r3, #1
 8005c26:	061b      	lsls	r3, r3, #24
 8005c28:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005c2c:	4931      	ldr	r1, [pc, #196]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005c32:	4b30      	ldr	r3, [pc, #192]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c36:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	695b      	ldr	r3, [r3, #20]
 8005c3e:	492d      	ldr	r1, [pc, #180]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005c44:	4b2b      	ldr	r3, [pc, #172]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c48:	f023 0220 	bic.w	r2, r3, #32
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	4928      	ldr	r1, [pc, #160]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c52:	4313      	orrs	r3, r2
 8005c54:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005c56:	4b27      	ldr	r3, [pc, #156]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c5a:	4a26      	ldr	r2, [pc, #152]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c5c:	f023 0310 	bic.w	r3, r3, #16
 8005c60:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005c62:	4b24      	ldr	r3, [pc, #144]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c66:	4b24      	ldr	r3, [pc, #144]	@ (8005cf8 <RCCEx_PLL2_Config+0x160>)
 8005c68:	4013      	ands	r3, r2
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	69d2      	ldr	r2, [r2, #28]
 8005c6e:	00d2      	lsls	r2, r2, #3
 8005c70:	4920      	ldr	r1, [pc, #128]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c72:	4313      	orrs	r3, r2
 8005c74:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005c76:	4b1f      	ldr	r3, [pc, #124]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c7c:	f043 0310 	orr.w	r3, r3, #16
 8005c80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d106      	bne.n	8005c96 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005c88:	4b1a      	ldr	r3, [pc, #104]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c8c:	4a19      	ldr	r2, [pc, #100]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c8e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c92:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005c94:	e00f      	b.n	8005cb6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d106      	bne.n	8005caa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005c9c:	4b15      	ldr	r3, [pc, #84]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ca0:	4a14      	ldr	r2, [pc, #80]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005ca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ca8:	e005      	b.n	8005cb6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005caa:	4b12      	ldr	r3, [pc, #72]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cae:	4a11      	ldr	r2, [pc, #68]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005cb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005cb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a0e      	ldr	r2, [pc, #56]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005cbc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cc0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cc2:	f7fb fd41 	bl	8001748 <HAL_GetTick>
 8005cc6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cc8:	e008      	b.n	8005cdc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005cca:	f7fb fd3d 	bl	8001748 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b02      	cmp	r3, #2
 8005cd6:	d901      	bls.n	8005cdc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e006      	b.n	8005cea <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005cdc:	4b05      	ldr	r3, [pc, #20]	@ (8005cf4 <RCCEx_PLL2_Config+0x15c>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0f0      	beq.n	8005cca <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3710      	adds	r7, #16
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	58024400 	.word	0x58024400
 8005cf8:	ffff0007 	.word	0xffff0007

08005cfc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d06:	2300      	movs	r3, #0
 8005d08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d0a:	4b53      	ldr	r3, [pc, #332]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0e:	f003 0303 	and.w	r3, r3, #3
 8005d12:	2b03      	cmp	r3, #3
 8005d14:	d101      	bne.n	8005d1a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e099      	b.n	8005e4e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005d1a:	4b4f      	ldr	r3, [pc, #316]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a4e      	ldr	r2, [pc, #312]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d26:	f7fb fd0f 	bl	8001748 <HAL_GetTick>
 8005d2a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d2c:	e008      	b.n	8005d40 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005d2e:	f7fb fd0b 	bl	8001748 <HAL_GetTick>
 8005d32:	4602      	mov	r2, r0
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	1ad3      	subs	r3, r2, r3
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d901      	bls.n	8005d40 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e086      	b.n	8005e4e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005d40:	4b45      	ldr	r3, [pc, #276]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1f0      	bne.n	8005d2e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005d4c:	4b42      	ldr	r3, [pc, #264]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d50:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	051b      	lsls	r3, r3, #20
 8005d5a:	493f      	ldr	r1, [pc, #252]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	3b01      	subs	r3, #1
 8005d66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	025b      	lsls	r3, r3, #9
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	3b01      	subs	r3, #1
 8005d7c:	041b      	lsls	r3, r3, #16
 8005d7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005d82:	431a      	orrs	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	691b      	ldr	r3, [r3, #16]
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	061b      	lsls	r3, r3, #24
 8005d8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005d90:	4931      	ldr	r1, [pc, #196]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005d96:	4b30      	ldr	r3, [pc, #192]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d9a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	492d      	ldr	r1, [pc, #180]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005da4:	4313      	orrs	r3, r2
 8005da6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005da8:	4b2b      	ldr	r3, [pc, #172]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dac:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	4928      	ldr	r1, [pc, #160]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005dba:	4b27      	ldr	r3, [pc, #156]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dbe:	4a26      	ldr	r2, [pc, #152]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005dc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005dc6:	4b24      	ldr	r3, [pc, #144]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005dc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dca:	4b24      	ldr	r3, [pc, #144]	@ (8005e5c <RCCEx_PLL3_Config+0x160>)
 8005dcc:	4013      	ands	r3, r2
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	69d2      	ldr	r2, [r2, #28]
 8005dd2:	00d2      	lsls	r2, r2, #3
 8005dd4:	4920      	ldr	r1, [pc, #128]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005dda:	4b1f      	ldr	r3, [pc, #124]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dde:	4a1e      	ldr	r2, [pc, #120]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005de0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d106      	bne.n	8005dfa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005dec:	4b1a      	ldr	r3, [pc, #104]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005df0:	4a19      	ldr	r2, [pc, #100]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005df2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005df6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005df8:	e00f      	b.n	8005e1a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d106      	bne.n	8005e0e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005e00:	4b15      	ldr	r3, [pc, #84]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e04:	4a14      	ldr	r2, [pc, #80]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005e06:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005e0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005e0c:	e005      	b.n	8005e1a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005e0e:	4b12      	ldr	r3, [pc, #72]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e12:	4a11      	ldr	r2, [pc, #68]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005e14:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005e18:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a0e      	ldr	r2, [pc, #56]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e26:	f7fb fc8f 	bl	8001748 <HAL_GetTick>
 8005e2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e2c:	e008      	b.n	8005e40 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005e2e:	f7fb fc8b 	bl	8001748 <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d901      	bls.n	8005e40 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	e006      	b.n	8005e4e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005e40:	4b05      	ldr	r3, [pc, #20]	@ (8005e58 <RCCEx_PLL3_Config+0x15c>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d0f0      	beq.n	8005e2e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop
 8005e58:	58024400 	.word	0x58024400
 8005e5c:	ffff0007 	.word	0xffff0007

08005e60 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b084      	sub	sp, #16
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e10f      	b.n	8006092 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a87      	ldr	r2, [pc, #540]	@ (800609c <HAL_SPI_Init+0x23c>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d00f      	beq.n	8005ea2 <HAL_SPI_Init+0x42>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4a86      	ldr	r2, [pc, #536]	@ (80060a0 <HAL_SPI_Init+0x240>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d00a      	beq.n	8005ea2 <HAL_SPI_Init+0x42>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a84      	ldr	r2, [pc, #528]	@ (80060a4 <HAL_SPI_Init+0x244>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d005      	beq.n	8005ea2 <HAL_SPI_Init+0x42>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	2b0f      	cmp	r3, #15
 8005e9c:	d901      	bls.n	8005ea2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	e0f7      	b.n	8006092 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 fef6 	bl	8006c94 <SPI_GetPacketSize>
 8005ea8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a7b      	ldr	r2, [pc, #492]	@ (800609c <HAL_SPI_Init+0x23c>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d00c      	beq.n	8005ece <HAL_SPI_Init+0x6e>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a79      	ldr	r2, [pc, #484]	@ (80060a0 <HAL_SPI_Init+0x240>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d007      	beq.n	8005ece <HAL_SPI_Init+0x6e>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a78      	ldr	r2, [pc, #480]	@ (80060a4 <HAL_SPI_Init+0x244>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d002      	beq.n	8005ece <HAL_SPI_Init+0x6e>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2b08      	cmp	r3, #8
 8005ecc:	d811      	bhi.n	8005ef2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005ed2:	4a72      	ldr	r2, [pc, #456]	@ (800609c <HAL_SPI_Init+0x23c>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d009      	beq.n	8005eec <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a70      	ldr	r2, [pc, #448]	@ (80060a0 <HAL_SPI_Init+0x240>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d004      	beq.n	8005eec <HAL_SPI_Init+0x8c>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a6f      	ldr	r2, [pc, #444]	@ (80060a4 <HAL_SPI_Init+0x244>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d104      	bne.n	8005ef6 <HAL_SPI_Init+0x96>
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2b10      	cmp	r3, #16
 8005ef0:	d901      	bls.n	8005ef6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e0cd      	b.n	8006092 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d106      	bne.n	8005f10 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	f7fb f856 	bl	8000fbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0201 	bic.w	r2, r2, #1
 8005f26:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005f32:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	699b      	ldr	r3, [r3, #24]
 8005f38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005f3c:	d119      	bne.n	8005f72 <HAL_SPI_Init+0x112>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005f46:	d103      	bne.n	8005f50 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d008      	beq.n	8005f62 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10c      	bne.n	8005f72 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005f5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f60:	d107      	bne.n	8005f72 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005f70:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00f      	beq.n	8005f9e <HAL_SPI_Init+0x13e>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	2b06      	cmp	r3, #6
 8005f84:	d90b      	bls.n	8005f9e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	e007      	b.n	8005fae <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005fac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69da      	ldr	r2, [r3, #28]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	431a      	orrs	r2, r3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc0:	ea42 0103 	orr.w	r1, r2, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68da      	ldr	r2, [r3, #12]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd8:	431a      	orrs	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fde:	431a      	orrs	r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	431a      	orrs	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	431a      	orrs	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	431a      	orrs	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006002:	431a      	orrs	r2, r3
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	431a      	orrs	r2, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800600e:	ea42 0103 	orr.w	r1, r2, r3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	430a      	orrs	r2, r1
 800601c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d113      	bne.n	800604e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006038:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800604c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f022 0201 	bic.w	r2, r2, #1
 800605c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00a      	beq.n	8006080 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68db      	ldr	r3, [r3, #12]
 8006070:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	430a      	orrs	r2, r1
 800607e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3710      	adds	r7, #16
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
 800609a:	bf00      	nop
 800609c:	40013000 	.word	0x40013000
 80060a0:	40003800 	.word	0x40003800
 80060a4:	40003c00 	.word	0x40003c00

080060a8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b088      	sub	sp, #32
 80060ac:	af02      	add	r7, sp, #8
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	603b      	str	r3, [r7, #0]
 80060b4:	4613      	mov	r3, r2
 80060b6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	3320      	adds	r3, #32
 80060be:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060c0:	f7fb fb42 	bl	8001748 <HAL_GetTick>
 80060c4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d001      	beq.n	80060d6 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80060d2:	2302      	movs	r3, #2
 80060d4:	e1d1      	b.n	800647a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d002      	beq.n	80060e2 <HAL_SPI_Transmit+0x3a>
 80060dc:	88fb      	ldrh	r3, [r7, #6]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e1c9      	b.n	800647a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d101      	bne.n	80060f4 <HAL_SPI_Transmit+0x4c>
 80060f0:	2302      	movs	r3, #2
 80060f2:	e1c2      	b.n	800647a <HAL_SPI_Transmit+0x3d2>
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2203      	movs	r2, #3
 8006100:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2200      	movs	r2, #0
 8006108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	68ba      	ldr	r2, [r7, #8]
 8006110:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	88fa      	ldrh	r2, [r7, #6]
 8006116:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	88fa      	ldrh	r2, [r7, #6]
 800611e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2200      	movs	r2, #0
 8006126:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2200      	movs	r2, #0
 800612c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2200      	movs	r2, #0
 8006134:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2200      	movs	r2, #0
 8006142:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800614c:	d108      	bne.n	8006160 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	681a      	ldr	r2, [r3, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800615c:	601a      	str	r2, [r3, #0]
 800615e:	e009      	b.n	8006174 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006172:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	4b96      	ldr	r3, [pc, #600]	@ (80063d4 <HAL_SPI_Transmit+0x32c>)
 800617c:	4013      	ands	r3, r2
 800617e:	88f9      	ldrh	r1, [r7, #6]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	6812      	ldr	r2, [r2, #0]
 8006184:	430b      	orrs	r3, r1
 8006186:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f042 0201 	orr.w	r2, r2, #1
 8006196:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80061a0:	d107      	bne.n	80061b2 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	68db      	ldr	r3, [r3, #12]
 80061b6:	2b0f      	cmp	r3, #15
 80061b8:	d947      	bls.n	800624a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80061ba:	e03f      	b.n	800623c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	d114      	bne.n	80061f4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6812      	ldr	r2, [r2, #0]
 80061d4:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061da:	1d1a      	adds	r2, r3, #4
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80061f2:	e023      	b.n	800623c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061f4:	f7fb faa8 	bl	8001748 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	429a      	cmp	r2, r3
 8006202:	d803      	bhi.n	800620c <HAL_SPI_Transmit+0x164>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	f1b3 3fff 	cmp.w	r3, #4294967295
 800620a:	d102      	bne.n	8006212 <HAL_SPI_Transmit+0x16a>
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d114      	bne.n	800623c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f000 fc70 	bl	8006af8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800621e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8006238:	2303      	movs	r3, #3
 800623a:	e11e      	b.n	800647a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006242:	b29b      	uxth	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1b9      	bne.n	80061bc <HAL_SPI_Transmit+0x114>
 8006248:	e0f1      	b.n	800642e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	2b07      	cmp	r3, #7
 8006250:	f240 80e6 	bls.w	8006420 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8006254:	e05d      	b.n	8006312 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b02      	cmp	r3, #2
 8006262:	d132      	bne.n	80062ca <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800626a:	b29b      	uxth	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	d918      	bls.n	80062a2 <HAL_SPI_Transmit+0x1fa>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006274:	2b00      	cmp	r3, #0
 8006276:	d014      	beq.n	80062a2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006288:	1d1a      	adds	r2, r3, #4
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006294:	b29b      	uxth	r3, r3
 8006296:	3b02      	subs	r3, #2
 8006298:	b29a      	uxth	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80062a0:	e037      	b.n	8006312 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062a6:	881a      	ldrh	r2, [r3, #0]
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062b0:	1c9a      	adds	r2, r3, #2
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80062bc:	b29b      	uxth	r3, r3
 80062be:	3b01      	subs	r3, #1
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80062c8:	e023      	b.n	8006312 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062ca:	f7fb fa3d 	bl	8001748 <HAL_GetTick>
 80062ce:	4602      	mov	r2, r0
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	1ad3      	subs	r3, r2, r3
 80062d4:	683a      	ldr	r2, [r7, #0]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d803      	bhi.n	80062e2 <HAL_SPI_Transmit+0x23a>
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e0:	d102      	bne.n	80062e8 <HAL_SPI_Transmit+0x240>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d114      	bne.n	8006312 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f000 fc05 	bl	8006af8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e0b3      	b.n	800647a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006318:	b29b      	uxth	r3, r3
 800631a:	2b00      	cmp	r3, #0
 800631c:	d19b      	bne.n	8006256 <HAL_SPI_Transmit+0x1ae>
 800631e:	e086      	b.n	800642e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b02      	cmp	r3, #2
 800632c:	d154      	bne.n	80063d8 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006334:	b29b      	uxth	r3, r3
 8006336:	2b03      	cmp	r3, #3
 8006338:	d918      	bls.n	800636c <HAL_SPI_Transmit+0x2c4>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633e:	2b40      	cmp	r3, #64	@ 0x40
 8006340:	d914      	bls.n	800636c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006352:	1d1a      	adds	r2, r3, #4
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800635e:	b29b      	uxth	r3, r3
 8006360:	3b04      	subs	r3, #4
 8006362:	b29a      	uxth	r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800636a:	e059      	b.n	8006420 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006372:	b29b      	uxth	r3, r3
 8006374:	2b01      	cmp	r3, #1
 8006376:	d917      	bls.n	80063a8 <HAL_SPI_Transmit+0x300>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800637c:	2b00      	cmp	r3, #0
 800637e:	d013      	beq.n	80063a8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006384:	881a      	ldrh	r2, [r3, #0]
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800638e:	1c9a      	adds	r2, r3, #2
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800639a:	b29b      	uxth	r3, r3
 800639c:	3b02      	subs	r3, #2
 800639e:	b29a      	uxth	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80063a6:	e03b      	b.n	8006420 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3320      	adds	r3, #32
 80063b2:	7812      	ldrb	r2, [r2, #0]
 80063b4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	3b01      	subs	r3, #1
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80063d2:	e025      	b.n	8006420 <HAL_SPI_Transmit+0x378>
 80063d4:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80063d8:	f7fb f9b6 	bl	8001748 <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	693b      	ldr	r3, [r7, #16]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d803      	bhi.n	80063f0 <HAL_SPI_Transmit+0x348>
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ee:	d102      	bne.n	80063f6 <HAL_SPI_Transmit+0x34e>
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d114      	bne.n	8006420 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80063f6:	68f8      	ldr	r0, [r7, #12]
 80063f8:	f000 fb7e 	bl	8006af8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006402:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2201      	movs	r2, #1
 8006410:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	2200      	movs	r2, #0
 8006418:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800641c:	2303      	movs	r3, #3
 800641e:	e02c      	b.n	800647a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006426:	b29b      	uxth	r3, r3
 8006428:	2b00      	cmp	r3, #0
 800642a:	f47f af79 	bne.w	8006320 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2200      	movs	r2, #0
 8006436:	2108      	movs	r1, #8
 8006438:	68f8      	ldr	r0, [r7, #12]
 800643a:	f000 fbfd 	bl	8006c38 <SPI_WaitOnFlagUntilTimeout>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d007      	beq.n	8006454 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800644a:	f043 0220 	orr.w	r2, r3, #32
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 fb4f 	bl	8006af8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2200      	movs	r2, #0
 8006466:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006470:	2b00      	cmp	r3, #0
 8006472:	d001      	beq.n	8006478 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	e000      	b.n	800647a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8006478:	2300      	movs	r3, #0
  }
}
 800647a:	4618      	mov	r0, r3
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}
 8006482:	bf00      	nop

08006484 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b08e      	sub	sp, #56	@ 0x38
 8006488:	af02      	add	r7, sp, #8
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3320      	adds	r3, #32
 8006498:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3330      	adds	r3, #48	@ 0x30
 80064a0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064a6:	095b      	lsrs	r3, r3, #5
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	3301      	adds	r3, #1
 80064ac:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064ae:	f7fb f94b 	bl	8001748 <HAL_GetTick>
 80064b2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80064b4:	887b      	ldrh	r3, [r7, #2]
 80064b6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80064b8:	887b      	ldrh	r3, [r7, #2]
 80064ba:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d001      	beq.n	80064cc <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 80064c8:	2302      	movs	r3, #2
 80064ca:	e310      	b.n	8006aee <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_SPI_TransmitReceive+0x5a>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d002      	beq.n	80064de <HAL_SPI_TransmitReceive+0x5a>
 80064d8:	887b      	ldrh	r3, [r7, #2]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d101      	bne.n	80064e2 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 80064de:	2301      	movs	r3, #1
 80064e0:	e305      	b.n	8006aee <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80064e8:	2b01      	cmp	r3, #1
 80064ea:	d101      	bne.n	80064f0 <HAL_SPI_TransmitReceive+0x6c>
 80064ec:	2302      	movs	r3, #2
 80064ee:	e2fe      	b.n	8006aee <HAL_SPI_TransmitReceive+0x66a>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2205      	movs	r2, #5
 80064fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	887a      	ldrh	r2, [r7, #2]
 8006512:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	887a      	ldrh	r2, [r7, #2]
 800651a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	887a      	ldrh	r2, [r7, #2]
 8006528:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	887a      	ldrh	r2, [r7, #2]
 8006530:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2200      	movs	r2, #0
 800653e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68da      	ldr	r2, [r3, #12]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800654e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a70      	ldr	r2, [pc, #448]	@ (8006718 <HAL_SPI_TransmitReceive+0x294>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d009      	beq.n	800656e <HAL_SPI_TransmitReceive+0xea>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a6f      	ldr	r2, [pc, #444]	@ (800671c <HAL_SPI_TransmitReceive+0x298>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d004      	beq.n	800656e <HAL_SPI_TransmitReceive+0xea>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a6d      	ldr	r2, [pc, #436]	@ (8006720 <HAL_SPI_TransmitReceive+0x29c>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d102      	bne.n	8006574 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800656e:	2310      	movs	r3, #16
 8006570:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006572:	e001      	b.n	8006578 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8006574:	2308      	movs	r3, #8
 8006576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685a      	ldr	r2, [r3, #4]
 800657e:	4b69      	ldr	r3, [pc, #420]	@ (8006724 <HAL_SPI_TransmitReceive+0x2a0>)
 8006580:	4013      	ands	r3, r2
 8006582:	8879      	ldrh	r1, [r7, #2]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	6812      	ldr	r2, [r2, #0]
 8006588:	430b      	orrs	r3, r1
 800658a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 0201 	orr.w	r2, r2, #1
 800659a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065a4:	d107      	bne.n	80065b6 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	2b0f      	cmp	r3, #15
 80065bc:	f240 80a2 	bls.w	8006704 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80065c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c2:	089b      	lsrs	r3, r3, #2
 80065c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80065c6:	e094      	b.n	80066f2 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d120      	bne.n	8006618 <HAL_SPI_TransmitReceive+0x194>
 80065d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d01d      	beq.n	8006618 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80065dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80065de:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80065e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065e2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d217      	bcs.n	8006618 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	6812      	ldr	r2, [r2, #0]
 80065f2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065f8:	1d1a      	adds	r2, r3, #4
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006604:	b29b      	uxth	r3, r3
 8006606:	3b01      	subs	r3, #1
 8006608:	b29a      	uxth	r2, r3
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006616:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006620:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006622:	2b00      	cmp	r3, #0
 8006624:	d065      	beq.n	80066f2 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	f003 0301 	and.w	r3, r3, #1
 8006630:	2b01      	cmp	r3, #1
 8006632:	d118      	bne.n	8006666 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800663c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800663e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006644:	1d1a      	adds	r2, r3, #4
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006650:	b29b      	uxth	r3, r3
 8006652:	3b01      	subs	r3, #1
 8006654:	b29a      	uxth	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006662:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006664:	e045      	b.n	80066f2 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006666:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006668:	8bfb      	ldrh	r3, [r7, #30]
 800666a:	429a      	cmp	r2, r3
 800666c:	d21d      	bcs.n	80066aa <HAL_SPI_TransmitReceive+0x226>
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d018      	beq.n	80066aa <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006680:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006682:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006688:	1d1a      	adds	r2, r3, #4
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006694:	b29b      	uxth	r3, r3
 8006696:	3b01      	subs	r3, #1
 8006698:	b29a      	uxth	r2, r3
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80066a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80066a8:	e023      	b.n	80066f2 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80066aa:	f7fb f84d 	bl	8001748 <HAL_GetTick>
 80066ae:	4602      	mov	r2, r0
 80066b0:	69bb      	ldr	r3, [r7, #24]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d803      	bhi.n	80066c2 <HAL_SPI_TransmitReceive+0x23e>
 80066ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c0:	d102      	bne.n	80066c8 <HAL_SPI_TransmitReceive+0x244>
 80066c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d114      	bne.n	80066f2 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f000 fa15 	bl	8006af8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2201      	movs	r2, #1
 80066e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80066ee:	2303      	movs	r3, #3
 80066f0:	e1fd      	b.n	8006aee <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80066f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f47f af67 	bne.w	80065c8 <HAL_SPI_TransmitReceive+0x144>
 80066fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f47f af63 	bne.w	80065c8 <HAL_SPI_TransmitReceive+0x144>
 8006702:	e1ce      	b.n	8006aa2 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	2b07      	cmp	r3, #7
 800670a:	f240 81c2 	bls.w	8006a92 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800670e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006710:	085b      	lsrs	r3, r3, #1
 8006712:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006714:	e0c9      	b.n	80068aa <HAL_SPI_TransmitReceive+0x426>
 8006716:	bf00      	nop
 8006718:	40013000 	.word	0x40013000
 800671c:	40003800 	.word	0x40003800
 8006720:	40003c00 	.word	0x40003c00
 8006724:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	2b02      	cmp	r3, #2
 8006734:	d11f      	bne.n	8006776 <HAL_SPI_TransmitReceive+0x2f2>
 8006736:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006738:	2b00      	cmp	r3, #0
 800673a:	d01c      	beq.n	8006776 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800673c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800673e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8006740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006742:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8006744:	429a      	cmp	r2, r3
 8006746:	d216      	bcs.n	8006776 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800674c:	881a      	ldrh	r2, [r3, #0]
 800674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006750:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006756:	1c9a      	adds	r2, r3, #2
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006762:	b29b      	uxth	r3, r3
 8006764:	3b01      	subs	r3, #1
 8006766:	b29a      	uxth	r2, r3
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8006774:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	695b      	ldr	r3, [r3, #20]
 800677c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800677e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 8092 	beq.w	80068aa <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	695b      	ldr	r3, [r3, #20]
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b01      	cmp	r3, #1
 8006792:	d118      	bne.n	80067c6 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006798:	6a3a      	ldr	r2, [r7, #32]
 800679a:	8812      	ldrh	r2, [r2, #0]
 800679c:	b292      	uxth	r2, r2
 800679e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067a4:	1c9a      	adds	r2, r3, #2
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	3b01      	subs	r3, #1
 80067b4:	b29a      	uxth	r2, r3
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80067c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80067c4:	e071      	b.n	80068aa <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80067c6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80067c8:	8bfb      	ldrh	r3, [r7, #30]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d228      	bcs.n	8006820 <HAL_SPI_TransmitReceive+0x39c>
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d023      	beq.n	8006820 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067dc:	6a3a      	ldr	r2, [r7, #32]
 80067de:	8812      	ldrh	r2, [r2, #0]
 80067e0:	b292      	uxth	r2, r2
 80067e2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067e8:	1c9a      	adds	r2, r3, #2
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067f2:	6a3a      	ldr	r2, [r7, #32]
 80067f4:	8812      	ldrh	r2, [r2, #0]
 80067f6:	b292      	uxth	r2, r2
 80067f8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067fe:	1c9a      	adds	r2, r3, #2
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800680a:	b29b      	uxth	r3, r3
 800680c:	3b02      	subs	r3, #2
 800680e:	b29a      	uxth	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800681c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800681e:	e044      	b.n	80068aa <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8006820:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006822:	2b01      	cmp	r3, #1
 8006824:	d11d      	bne.n	8006862 <HAL_SPI_TransmitReceive+0x3de>
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800682c:	2b00      	cmp	r3, #0
 800682e:	d018      	beq.n	8006862 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006834:	6a3a      	ldr	r2, [r7, #32]
 8006836:	8812      	ldrh	r2, [r2, #0]
 8006838:	b292      	uxth	r2, r2
 800683a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006840:	1c9a      	adds	r2, r3, #2
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800684c:	b29b      	uxth	r3, r3
 800684e:	3b01      	subs	r3, #1
 8006850:	b29a      	uxth	r2, r3
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800685e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006860:	e023      	b.n	80068aa <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006862:	f7fa ff71 	bl	8001748 <HAL_GetTick>
 8006866:	4602      	mov	r2, r0
 8006868:	69bb      	ldr	r3, [r7, #24]
 800686a:	1ad3      	subs	r3, r2, r3
 800686c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800686e:	429a      	cmp	r2, r3
 8006870:	d803      	bhi.n	800687a <HAL_SPI_TransmitReceive+0x3f6>
 8006872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006878:	d102      	bne.n	8006880 <HAL_SPI_TransmitReceive+0x3fc>
 800687a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800687c:	2b00      	cmp	r3, #0
 800687e:	d114      	bne.n	80068aa <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 f939 	bl	8006af8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800688c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e121      	b.n	8006aee <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80068aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f47f af3b 	bne.w	8006728 <HAL_SPI_TransmitReceive+0x2a4>
 80068b2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f47f af37 	bne.w	8006728 <HAL_SPI_TransmitReceive+0x2a4>
 80068ba:	e0f2      	b.n	8006aa2 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	695b      	ldr	r3, [r3, #20]
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d121      	bne.n	800690e <HAL_SPI_TransmitReceive+0x48a>
 80068ca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d01e      	beq.n	800690e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80068d0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80068d2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80068d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068d6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80068d8:	429a      	cmp	r2, r3
 80068da:	d218      	bcs.n	800690e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3320      	adds	r3, #32
 80068e6:	7812      	ldrb	r2, [r2, #0]
 80068e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ee:	1c5a      	adds	r2, r3, #1
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	3b01      	subs	r3, #1
 80068fe:	b29a      	uxth	r2, r3
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800690c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	695b      	ldr	r3, [r3, #20]
 8006914:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8006916:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006918:	2b00      	cmp	r3, #0
 800691a:	f000 80ba 	beq.w	8006a92 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b01      	cmp	r3, #1
 800692a:	d11b      	bne.n	8006964 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006938:	7812      	ldrb	r2, [r2, #0]
 800693a:	b2d2      	uxtb	r2, r2
 800693c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006942:	1c5a      	adds	r2, r3, #1
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800694e:	b29b      	uxth	r3, r3
 8006950:	3b01      	subs	r3, #1
 8006952:	b29a      	uxth	r2, r3
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006960:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006962:	e096      	b.n	8006a92 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8006964:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006966:	8bfb      	ldrh	r3, [r7, #30]
 8006968:	429a      	cmp	r2, r3
 800696a:	d24a      	bcs.n	8006a02 <HAL_SPI_TransmitReceive+0x57e>
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d045      	beq.n	8006a02 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006982:	7812      	ldrb	r2, [r2, #0]
 8006984:	b2d2      	uxtb	r2, r2
 8006986:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800698c:	1c5a      	adds	r2, r3, #1
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800699e:	7812      	ldrb	r2, [r2, #0]
 80069a0:	b2d2      	uxtb	r2, r2
 80069a2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069a8:	1c5a      	adds	r2, r3, #1
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069ba:	7812      	ldrb	r2, [r2, #0]
 80069bc:	b2d2      	uxtb	r2, r2
 80069be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069c4:	1c5a      	adds	r2, r3, #1
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069d6:	7812      	ldrb	r2, [r2, #0]
 80069d8:	b2d2      	uxtb	r2, r2
 80069da:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	3b04      	subs	r3, #4
 80069f0:	b29a      	uxth	r2, r3
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80069fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006a00:	e047      	b.n	8006a92 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8006a02:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006a04:	2b03      	cmp	r3, #3
 8006a06:	d820      	bhi.n	8006a4a <HAL_SPI_TransmitReceive+0x5c6>
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d01b      	beq.n	8006a4a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a1e:	7812      	ldrb	r2, [r2, #0]
 8006a20:	b2d2      	uxtb	r2, r2
 8006a22:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a28:	1c5a      	adds	r2, r3, #1
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a34:	b29b      	uxth	r3, r3
 8006a36:	3b01      	subs	r3, #1
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006a46:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006a48:	e023      	b.n	8006a92 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a4a:	f7fa fe7d 	bl	8001748 <HAL_GetTick>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	1ad3      	subs	r3, r2, r3
 8006a54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d803      	bhi.n	8006a62 <HAL_SPI_TransmitReceive+0x5de>
 8006a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a60:	d102      	bne.n	8006a68 <HAL_SPI_TransmitReceive+0x5e4>
 8006a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d114      	bne.n	8006a92 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f000 f845 	bl	8006af8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a74:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2201      	movs	r2, #1
 8006a82:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8006a8e:	2303      	movs	r3, #3
 8006a90:	e02d      	b.n	8006aee <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8006a92:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f47f af11 	bne.w	80068bc <HAL_SPI_TransmitReceive+0x438>
 8006a9a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	f47f af0d 	bne.w	80068bc <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	9300      	str	r3, [sp, #0]
 8006aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2108      	movs	r1, #8
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f000 f8c3 	bl	8006c38 <SPI_WaitOnFlagUntilTimeout>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d007      	beq.n	8006ac8 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006abe:	f043 0220 	orr.w	r2, r3, #32
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f815 	bl	8006af8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d001      	beq.n	8006aec <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8006ae8:	2301      	movs	r3, #1
 8006aea:	e000      	b.n	8006aee <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8006aec:	2300      	movs	r3, #0
  }
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3730      	adds	r7, #48	@ 0x30
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop

08006af8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b085      	sub	sp, #20
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	695b      	ldr	r3, [r3, #20]
 8006b06:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	699a      	ldr	r2, [r3, #24]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0208 	orr.w	r2, r2, #8
 8006b16:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699a      	ldr	r2, [r3, #24]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f042 0210 	orr.w	r2, r2, #16
 8006b26:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f022 0201 	bic.w	r2, r2, #1
 8006b36:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6919      	ldr	r1, [r3, #16]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	4b3c      	ldr	r3, [pc, #240]	@ (8006c34 <SPI_CloseTransfer+0x13c>)
 8006b44:	400b      	ands	r3, r1
 8006b46:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689a      	ldr	r2, [r3, #8]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8006b56:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	2b04      	cmp	r3, #4
 8006b62:	d014      	beq.n	8006b8e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f003 0320 	and.w	r3, r3, #32
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00f      	beq.n	8006b8e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	699a      	ldr	r2, [r3, #24]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f042 0220 	orr.w	r2, r2, #32
 8006b8c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b03      	cmp	r3, #3
 8006b98:	d014      	beq.n	8006bc4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00f      	beq.n	8006bc4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006baa:	f043 0204 	orr.w	r2, r3, #4
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	699a      	ldr	r2, [r3, #24]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006bc2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00f      	beq.n	8006bee <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bd4:	f043 0201 	orr.w	r2, r3, #1
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	699a      	ldr	r2, [r3, #24]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d00f      	beq.n	8006c18 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bfe:	f043 0208 	orr.w	r2, r3, #8
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	699a      	ldr	r2, [r3, #24]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006c16:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8006c28:	bf00      	nop
 8006c2a:	3714      	adds	r7, #20
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c32:	4770      	bx	lr
 8006c34:	fffffc90 	.word	0xfffffc90

08006c38 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	603b      	str	r3, [r7, #0]
 8006c44:	4613      	mov	r3, r2
 8006c46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006c48:	e010      	b.n	8006c6c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c4a:	f7fa fd7d 	bl	8001748 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	683a      	ldr	r2, [r7, #0]
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d803      	bhi.n	8006c62 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c60:	d102      	bne.n	8006c68 <SPI_WaitOnFlagUntilTimeout+0x30>
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d101      	bne.n	8006c6c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8006c68:	2303      	movs	r3, #3
 8006c6a:	e00f      	b.n	8006c8c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	695a      	ldr	r2, [r3, #20]
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	4013      	ands	r3, r2
 8006c76:	68ba      	ldr	r2, [r7, #8]
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	bf0c      	ite	eq
 8006c7c:	2301      	moveq	r3, #1
 8006c7e:	2300      	movne	r3, #0
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	461a      	mov	r2, r3
 8006c84:	79fb      	ldrb	r3, [r7, #7]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d0df      	beq.n	8006c4a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3710      	adds	r7, #16
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ca0:	095b      	lsrs	r3, r3, #5
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	3301      	adds	r3, #1
 8006cac:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	3307      	adds	r3, #7
 8006cb2:	08db      	lsrs	r3, r3, #3
 8006cb4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	68fa      	ldr	r2, [r7, #12]
 8006cba:	fb02 f303 	mul.w	r3, r2, r3
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3714      	adds	r7, #20
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr

08006cca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b082      	sub	sp, #8
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d101      	bne.n	8006cdc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e049      	b.n	8006d70 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d106      	bne.n	8006cf6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 f841 	bl	8006d78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2202      	movs	r2, #2
 8006cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	3304      	adds	r3, #4
 8006d06:	4619      	mov	r1, r3
 8006d08:	4610      	mov	r0, r2
 8006d0a:	f000 f9f5 	bl	80070f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2201      	movs	r2, #1
 8006d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2201      	movs	r2, #1
 8006d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2201      	movs	r2, #1
 8006d42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2201      	movs	r2, #1
 8006d4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2201      	movs	r2, #1
 8006d5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2201      	movs	r2, #1
 8006d62:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2201      	movs	r2, #1
 8006d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3708      	adds	r7, #8
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}

08006d78 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b083      	sub	sp, #12
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006d80:	bf00      	nop
 8006d82:	370c      	adds	r7, #12
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b085      	sub	sp, #20
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d001      	beq.n	8006da4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e05e      	b.n	8006e62 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68da      	ldr	r2, [r3, #12]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f042 0201 	orr.w	r2, r2, #1
 8006dba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a2b      	ldr	r2, [pc, #172]	@ (8006e70 <HAL_TIM_Base_Start_IT+0xe4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d02c      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006dce:	d027      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a27      	ldr	r2, [pc, #156]	@ (8006e74 <HAL_TIM_Base_Start_IT+0xe8>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d022      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a26      	ldr	r2, [pc, #152]	@ (8006e78 <HAL_TIM_Base_Start_IT+0xec>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d01d      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a24      	ldr	r2, [pc, #144]	@ (8006e7c <HAL_TIM_Base_Start_IT+0xf0>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d018      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a23      	ldr	r2, [pc, #140]	@ (8006e80 <HAL_TIM_Base_Start_IT+0xf4>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d013      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a21      	ldr	r2, [pc, #132]	@ (8006e84 <HAL_TIM_Base_Start_IT+0xf8>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d00e      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a20      	ldr	r2, [pc, #128]	@ (8006e88 <HAL_TIM_Base_Start_IT+0xfc>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d009      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a1e      	ldr	r2, [pc, #120]	@ (8006e8c <HAL_TIM_Base_Start_IT+0x100>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d004      	beq.n	8006e20 <HAL_TIM_Base_Start_IT+0x94>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a1d      	ldr	r2, [pc, #116]	@ (8006e90 <HAL_TIM_Base_Start_IT+0x104>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d115      	bne.n	8006e4c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	689a      	ldr	r2, [r3, #8]
 8006e26:	4b1b      	ldr	r3, [pc, #108]	@ (8006e94 <HAL_TIM_Base_Start_IT+0x108>)
 8006e28:	4013      	ands	r3, r2
 8006e2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	2b06      	cmp	r3, #6
 8006e30:	d015      	beq.n	8006e5e <HAL_TIM_Base_Start_IT+0xd2>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e38:	d011      	beq.n	8006e5e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f042 0201 	orr.w	r2, r2, #1
 8006e48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e4a:	e008      	b.n	8006e5e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f042 0201 	orr.w	r2, r2, #1
 8006e5a:	601a      	str	r2, [r3, #0]
 8006e5c:	e000      	b.n	8006e60 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3714      	adds	r7, #20
 8006e66:	46bd      	mov	sp, r7
 8006e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6c:	4770      	bx	lr
 8006e6e:	bf00      	nop
 8006e70:	40010000 	.word	0x40010000
 8006e74:	40000400 	.word	0x40000400
 8006e78:	40000800 	.word	0x40000800
 8006e7c:	40000c00 	.word	0x40000c00
 8006e80:	40010400 	.word	0x40010400
 8006e84:	40001800 	.word	0x40001800
 8006e88:	40014000 	.word	0x40014000
 8006e8c:	4000e000 	.word	0x4000e000
 8006e90:	4000e400 	.word	0x4000e400
 8006e94:	00010007 	.word	0x00010007

08006e98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d020      	beq.n	8006efc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f003 0302 	and.w	r3, r3, #2
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d01b      	beq.n	8006efc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f06f 0202 	mvn.w	r2, #2
 8006ecc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	f003 0303 	and.w	r3, r3, #3
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d003      	beq.n	8006eea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f8e9 	bl	80070ba <HAL_TIM_IC_CaptureCallback>
 8006ee8:	e005      	b.n	8006ef6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006eea:	6878      	ldr	r0, [r7, #4]
 8006eec:	f000 f8db 	bl	80070a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f000 f8ec 	bl	80070ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d020      	beq.n	8006f48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f003 0304 	and.w	r3, r3, #4
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d01b      	beq.n	8006f48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f06f 0204 	mvn.w	r2, #4
 8006f18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	699b      	ldr	r3, [r3, #24]
 8006f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 f8c3 	bl	80070ba <HAL_TIM_IC_CaptureCallback>
 8006f34:	e005      	b.n	8006f42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f8b5 	bl	80070a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 f8c6 	bl	80070ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d020      	beq.n	8006f94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f003 0308 	and.w	r3, r3, #8
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d01b      	beq.n	8006f94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f06f 0208 	mvn.w	r2, #8
 8006f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2204      	movs	r2, #4
 8006f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	69db      	ldr	r3, [r3, #28]
 8006f72:	f003 0303 	and.w	r3, r3, #3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d003      	beq.n	8006f82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 f89d 	bl	80070ba <HAL_TIM_IC_CaptureCallback>
 8006f80:	e005      	b.n	8006f8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 f88f 	bl	80070a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f000 f8a0 	bl	80070ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	f003 0310 	and.w	r3, r3, #16
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d020      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f003 0310 	and.w	r3, r3, #16
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d01b      	beq.n	8006fe0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f06f 0210 	mvn.w	r2, #16
 8006fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2208      	movs	r2, #8
 8006fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d003      	beq.n	8006fce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	f000 f877 	bl	80070ba <HAL_TIM_IC_CaptureCallback>
 8006fcc:	e005      	b.n	8006fda <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f869 	bl	80070a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 f87a 	bl	80070ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 0301 	and.w	r3, r3, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00c      	beq.n	8007004 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	f003 0301 	and.w	r3, r3, #1
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d007      	beq.n	8007004 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f06f 0201 	mvn.w	r2, #1
 8006ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f7f9 ffa6 	bl	8000f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800700a:	2b00      	cmp	r3, #0
 800700c:	d104      	bne.n	8007018 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800700e:	68bb      	ldr	r3, [r7, #8]
 8007010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007014:	2b00      	cmp	r3, #0
 8007016:	d00c      	beq.n	8007032 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800701e:	2b00      	cmp	r3, #0
 8007020:	d007      	beq.n	8007032 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800702a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 f919 	bl	8007264 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00c      	beq.n	8007056 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007042:	2b00      	cmp	r3, #0
 8007044:	d007      	beq.n	8007056 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800704e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 f911 	bl	8007278 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00c      	beq.n	800707a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007066:	2b00      	cmp	r3, #0
 8007068:	d007      	beq.n	800707a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007072:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f000 f834 	bl	80070e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	f003 0320 	and.w	r3, r3, #32
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00c      	beq.n	800709e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f003 0320 	and.w	r3, r3, #32
 800708a:	2b00      	cmp	r3, #0
 800708c:	d007      	beq.n	800709e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f06f 0220 	mvn.w	r2, #32
 8007096:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 f8d9 	bl	8007250 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800709e:	bf00      	nop
 80070a0:	3710      	adds	r7, #16
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bd80      	pop	{r7, pc}

080070a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070a6:	b480      	push	{r7}
 80070a8:	b083      	sub	sp, #12
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80070ae:	bf00      	nop
 80070b0:	370c      	adds	r7, #12
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr

080070ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80070ba:	b480      	push	{r7}
 80070bc:	b083      	sub	sp, #12
 80070be:	af00      	add	r7, sp, #0
 80070c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80070c2:	bf00      	nop
 80070c4:	370c      	adds	r7, #12
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr

080070ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80070ce:	b480      	push	{r7}
 80070d0:	b083      	sub	sp, #12
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80070d6:	bf00      	nop
 80070d8:	370c      	adds	r7, #12
 80070da:	46bd      	mov	sp, r7
 80070dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e0:	4770      	bx	lr

080070e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070e2:	b480      	push	{r7}
 80070e4:	b083      	sub	sp, #12
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070ea:	bf00      	nop
 80070ec:	370c      	adds	r7, #12
 80070ee:	46bd      	mov	sp, r7
 80070f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f4:	4770      	bx	lr
	...

080070f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b085      	sub	sp, #20
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a47      	ldr	r2, [pc, #284]	@ (8007228 <TIM_Base_SetConfig+0x130>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d013      	beq.n	8007138 <TIM_Base_SetConfig+0x40>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007116:	d00f      	beq.n	8007138 <TIM_Base_SetConfig+0x40>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	4a44      	ldr	r2, [pc, #272]	@ (800722c <TIM_Base_SetConfig+0x134>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d00b      	beq.n	8007138 <TIM_Base_SetConfig+0x40>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	4a43      	ldr	r2, [pc, #268]	@ (8007230 <TIM_Base_SetConfig+0x138>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d007      	beq.n	8007138 <TIM_Base_SetConfig+0x40>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a42      	ldr	r2, [pc, #264]	@ (8007234 <TIM_Base_SetConfig+0x13c>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d003      	beq.n	8007138 <TIM_Base_SetConfig+0x40>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	4a41      	ldr	r2, [pc, #260]	@ (8007238 <TIM_Base_SetConfig+0x140>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d108      	bne.n	800714a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800713e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	4313      	orrs	r3, r2
 8007148:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a36      	ldr	r2, [pc, #216]	@ (8007228 <TIM_Base_SetConfig+0x130>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d027      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007158:	d023      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a33      	ldr	r2, [pc, #204]	@ (800722c <TIM_Base_SetConfig+0x134>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d01f      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a32      	ldr	r2, [pc, #200]	@ (8007230 <TIM_Base_SetConfig+0x138>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d01b      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	4a31      	ldr	r2, [pc, #196]	@ (8007234 <TIM_Base_SetConfig+0x13c>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d017      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a30      	ldr	r2, [pc, #192]	@ (8007238 <TIM_Base_SetConfig+0x140>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d013      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a2f      	ldr	r2, [pc, #188]	@ (800723c <TIM_Base_SetConfig+0x144>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d00f      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a2e      	ldr	r2, [pc, #184]	@ (8007240 <TIM_Base_SetConfig+0x148>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d00b      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a2d      	ldr	r2, [pc, #180]	@ (8007244 <TIM_Base_SetConfig+0x14c>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d007      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a2c      	ldr	r2, [pc, #176]	@ (8007248 <TIM_Base_SetConfig+0x150>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d003      	beq.n	80071a2 <TIM_Base_SetConfig+0xaa>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a2b      	ldr	r2, [pc, #172]	@ (800724c <TIM_Base_SetConfig+0x154>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d108      	bne.n	80071b4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	4313      	orrs	r3, r2
 80071c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	689a      	ldr	r2, [r3, #8]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a14      	ldr	r2, [pc, #80]	@ (8007228 <TIM_Base_SetConfig+0x130>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d00f      	beq.n	80071fa <TIM_Base_SetConfig+0x102>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a16      	ldr	r2, [pc, #88]	@ (8007238 <TIM_Base_SetConfig+0x140>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d00b      	beq.n	80071fa <TIM_Base_SetConfig+0x102>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a15      	ldr	r2, [pc, #84]	@ (800723c <TIM_Base_SetConfig+0x144>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d007      	beq.n	80071fa <TIM_Base_SetConfig+0x102>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a14      	ldr	r2, [pc, #80]	@ (8007240 <TIM_Base_SetConfig+0x148>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d003      	beq.n	80071fa <TIM_Base_SetConfig+0x102>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a13      	ldr	r2, [pc, #76]	@ (8007244 <TIM_Base_SetConfig+0x14c>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d103      	bne.n	8007202 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	691a      	ldr	r2, [r3, #16]
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f043 0204 	orr.w	r2, r3, #4
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2201      	movs	r2, #1
 8007212:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	601a      	str	r2, [r3, #0]
}
 800721a:	bf00      	nop
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr
 8007226:	bf00      	nop
 8007228:	40010000 	.word	0x40010000
 800722c:	40000400 	.word	0x40000400
 8007230:	40000800 	.word	0x40000800
 8007234:	40000c00 	.word	0x40000c00
 8007238:	40010400 	.word	0x40010400
 800723c:	40014000 	.word	0x40014000
 8007240:	40014400 	.word	0x40014400
 8007244:	40014800 	.word	0x40014800
 8007248:	4000e000 	.word	0x4000e000
 800724c:	4000e400 	.word	0x4000e400

08007250 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007258:	bf00      	nop
 800725a:	370c      	adds	r7, #12
 800725c:	46bd      	mov	sp, r7
 800725e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007262:	4770      	bx	lr

08007264 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007264:	b480      	push	{r7}
 8007266:	b083      	sub	sp, #12
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800726c:	bf00      	nop
 800726e:	370c      	adds	r7, #12
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007280:	bf00      	nop
 8007282:	370c      	adds	r7, #12
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8007292:	4b92      	ldr	r3, [pc, #584]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007294:	22c0      	movs	r2, #192	@ 0xc0
 8007296:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8007298:	4b90      	ldr	r3, [pc, #576]	@ (80074dc <MX_LWIP_Init+0x250>)
 800729a:	22a8      	movs	r2, #168	@ 0xa8
 800729c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 50;
 800729e:	4b8f      	ldr	r3, [pc, #572]	@ (80074dc <MX_LWIP_Init+0x250>)
 80072a0:	2232      	movs	r2, #50	@ 0x32
 80072a2:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 80072a4:	4b8d      	ldr	r3, [pc, #564]	@ (80074dc <MX_LWIP_Init+0x250>)
 80072a6:	220a      	movs	r2, #10
 80072a8:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80072aa:	4b8d      	ldr	r3, [pc, #564]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80072ac:	22ff      	movs	r2, #255	@ 0xff
 80072ae:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80072b0:	4b8b      	ldr	r3, [pc, #556]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80072b2:	22ff      	movs	r2, #255	@ 0xff
 80072b4:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80072b6:	4b8a      	ldr	r3, [pc, #552]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80072b8:	22ff      	movs	r2, #255	@ 0xff
 80072ba:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80072bc:	4b88      	ldr	r3, [pc, #544]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80072be:	2200      	movs	r2, #0
 80072c0:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 80072c2:	4b88      	ldr	r3, [pc, #544]	@ (80074e4 <MX_LWIP_Init+0x258>)
 80072c4:	2200      	movs	r2, #0
 80072c6:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 80072c8:	4b86      	ldr	r3, [pc, #536]	@ (80074e4 <MX_LWIP_Init+0x258>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 80072ce:	4b85      	ldr	r3, [pc, #532]	@ (80074e4 <MX_LWIP_Init+0x258>)
 80072d0:	2200      	movs	r2, #0
 80072d2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 80072d4:	4b83      	ldr	r3, [pc, #524]	@ (80074e4 <MX_LWIP_Init+0x258>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80072da:	2100      	movs	r1, #0
 80072dc:	2000      	movs	r0, #0
 80072de:	f004 fde3 	bl	800bea8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80072e2:	4b7e      	ldr	r3, [pc, #504]	@ (80074dc <MX_LWIP_Init+0x250>)
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	061a      	lsls	r2, r3, #24
 80072e8:	4b7c      	ldr	r3, [pc, #496]	@ (80074dc <MX_LWIP_Init+0x250>)
 80072ea:	785b      	ldrb	r3, [r3, #1]
 80072ec:	041b      	lsls	r3, r3, #16
 80072ee:	431a      	orrs	r2, r3
 80072f0:	4b7a      	ldr	r3, [pc, #488]	@ (80074dc <MX_LWIP_Init+0x250>)
 80072f2:	789b      	ldrb	r3, [r3, #2]
 80072f4:	021b      	lsls	r3, r3, #8
 80072f6:	4313      	orrs	r3, r2
 80072f8:	4a78      	ldr	r2, [pc, #480]	@ (80074dc <MX_LWIP_Init+0x250>)
 80072fa:	78d2      	ldrb	r2, [r2, #3]
 80072fc:	4313      	orrs	r3, r2
 80072fe:	061a      	lsls	r2, r3, #24
 8007300:	4b76      	ldr	r3, [pc, #472]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	0619      	lsls	r1, r3, #24
 8007306:	4b75      	ldr	r3, [pc, #468]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007308:	785b      	ldrb	r3, [r3, #1]
 800730a:	041b      	lsls	r3, r3, #16
 800730c:	4319      	orrs	r1, r3
 800730e:	4b73      	ldr	r3, [pc, #460]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007310:	789b      	ldrb	r3, [r3, #2]
 8007312:	021b      	lsls	r3, r3, #8
 8007314:	430b      	orrs	r3, r1
 8007316:	4971      	ldr	r1, [pc, #452]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007318:	78c9      	ldrb	r1, [r1, #3]
 800731a:	430b      	orrs	r3, r1
 800731c:	021b      	lsls	r3, r3, #8
 800731e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007322:	431a      	orrs	r2, r3
 8007324:	4b6d      	ldr	r3, [pc, #436]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	0619      	lsls	r1, r3, #24
 800732a:	4b6c      	ldr	r3, [pc, #432]	@ (80074dc <MX_LWIP_Init+0x250>)
 800732c:	785b      	ldrb	r3, [r3, #1]
 800732e:	041b      	lsls	r3, r3, #16
 8007330:	4319      	orrs	r1, r3
 8007332:	4b6a      	ldr	r3, [pc, #424]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007334:	789b      	ldrb	r3, [r3, #2]
 8007336:	021b      	lsls	r3, r3, #8
 8007338:	430b      	orrs	r3, r1
 800733a:	4968      	ldr	r1, [pc, #416]	@ (80074dc <MX_LWIP_Init+0x250>)
 800733c:	78c9      	ldrb	r1, [r1, #3]
 800733e:	430b      	orrs	r3, r1
 8007340:	0a1b      	lsrs	r3, r3, #8
 8007342:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007346:	431a      	orrs	r2, r3
 8007348:	4b64      	ldr	r3, [pc, #400]	@ (80074dc <MX_LWIP_Init+0x250>)
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	0619      	lsls	r1, r3, #24
 800734e:	4b63      	ldr	r3, [pc, #396]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007350:	785b      	ldrb	r3, [r3, #1]
 8007352:	041b      	lsls	r3, r3, #16
 8007354:	4319      	orrs	r1, r3
 8007356:	4b61      	ldr	r3, [pc, #388]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007358:	789b      	ldrb	r3, [r3, #2]
 800735a:	021b      	lsls	r3, r3, #8
 800735c:	430b      	orrs	r3, r1
 800735e:	495f      	ldr	r1, [pc, #380]	@ (80074dc <MX_LWIP_Init+0x250>)
 8007360:	78c9      	ldrb	r1, [r1, #3]
 8007362:	430b      	orrs	r3, r1
 8007364:	0e1b      	lsrs	r3, r3, #24
 8007366:	4313      	orrs	r3, r2
 8007368:	4a5f      	ldr	r2, [pc, #380]	@ (80074e8 <MX_LWIP_Init+0x25c>)
 800736a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800736c:	4b5c      	ldr	r3, [pc, #368]	@ (80074e0 <MX_LWIP_Init+0x254>)
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	061a      	lsls	r2, r3, #24
 8007372:	4b5b      	ldr	r3, [pc, #364]	@ (80074e0 <MX_LWIP_Init+0x254>)
 8007374:	785b      	ldrb	r3, [r3, #1]
 8007376:	041b      	lsls	r3, r3, #16
 8007378:	431a      	orrs	r2, r3
 800737a:	4b59      	ldr	r3, [pc, #356]	@ (80074e0 <MX_LWIP_Init+0x254>)
 800737c:	789b      	ldrb	r3, [r3, #2]
 800737e:	021b      	lsls	r3, r3, #8
 8007380:	4313      	orrs	r3, r2
 8007382:	4a57      	ldr	r2, [pc, #348]	@ (80074e0 <MX_LWIP_Init+0x254>)
 8007384:	78d2      	ldrb	r2, [r2, #3]
 8007386:	4313      	orrs	r3, r2
 8007388:	061a      	lsls	r2, r3, #24
 800738a:	4b55      	ldr	r3, [pc, #340]	@ (80074e0 <MX_LWIP_Init+0x254>)
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	0619      	lsls	r1, r3, #24
 8007390:	4b53      	ldr	r3, [pc, #332]	@ (80074e0 <MX_LWIP_Init+0x254>)
 8007392:	785b      	ldrb	r3, [r3, #1]
 8007394:	041b      	lsls	r3, r3, #16
 8007396:	4319      	orrs	r1, r3
 8007398:	4b51      	ldr	r3, [pc, #324]	@ (80074e0 <MX_LWIP_Init+0x254>)
 800739a:	789b      	ldrb	r3, [r3, #2]
 800739c:	021b      	lsls	r3, r3, #8
 800739e:	430b      	orrs	r3, r1
 80073a0:	494f      	ldr	r1, [pc, #316]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073a2:	78c9      	ldrb	r1, [r1, #3]
 80073a4:	430b      	orrs	r3, r1
 80073a6:	021b      	lsls	r3, r3, #8
 80073a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80073ac:	431a      	orrs	r2, r3
 80073ae:	4b4c      	ldr	r3, [pc, #304]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	0619      	lsls	r1, r3, #24
 80073b4:	4b4a      	ldr	r3, [pc, #296]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073b6:	785b      	ldrb	r3, [r3, #1]
 80073b8:	041b      	lsls	r3, r3, #16
 80073ba:	4319      	orrs	r1, r3
 80073bc:	4b48      	ldr	r3, [pc, #288]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073be:	789b      	ldrb	r3, [r3, #2]
 80073c0:	021b      	lsls	r3, r3, #8
 80073c2:	430b      	orrs	r3, r1
 80073c4:	4946      	ldr	r1, [pc, #280]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073c6:	78c9      	ldrb	r1, [r1, #3]
 80073c8:	430b      	orrs	r3, r1
 80073ca:	0a1b      	lsrs	r3, r3, #8
 80073cc:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80073d0:	431a      	orrs	r2, r3
 80073d2:	4b43      	ldr	r3, [pc, #268]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	0619      	lsls	r1, r3, #24
 80073d8:	4b41      	ldr	r3, [pc, #260]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073da:	785b      	ldrb	r3, [r3, #1]
 80073dc:	041b      	lsls	r3, r3, #16
 80073de:	4319      	orrs	r1, r3
 80073e0:	4b3f      	ldr	r3, [pc, #252]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073e2:	789b      	ldrb	r3, [r3, #2]
 80073e4:	021b      	lsls	r3, r3, #8
 80073e6:	430b      	orrs	r3, r1
 80073e8:	493d      	ldr	r1, [pc, #244]	@ (80074e0 <MX_LWIP_Init+0x254>)
 80073ea:	78c9      	ldrb	r1, [r1, #3]
 80073ec:	430b      	orrs	r3, r1
 80073ee:	0e1b      	lsrs	r3, r3, #24
 80073f0:	4313      	orrs	r3, r2
 80073f2:	4a3e      	ldr	r2, [pc, #248]	@ (80074ec <MX_LWIP_Init+0x260>)
 80073f4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80073f6:	4b3b      	ldr	r3, [pc, #236]	@ (80074e4 <MX_LWIP_Init+0x258>)
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	061a      	lsls	r2, r3, #24
 80073fc:	4b39      	ldr	r3, [pc, #228]	@ (80074e4 <MX_LWIP_Init+0x258>)
 80073fe:	785b      	ldrb	r3, [r3, #1]
 8007400:	041b      	lsls	r3, r3, #16
 8007402:	431a      	orrs	r2, r3
 8007404:	4b37      	ldr	r3, [pc, #220]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007406:	789b      	ldrb	r3, [r3, #2]
 8007408:	021b      	lsls	r3, r3, #8
 800740a:	4313      	orrs	r3, r2
 800740c:	4a35      	ldr	r2, [pc, #212]	@ (80074e4 <MX_LWIP_Init+0x258>)
 800740e:	78d2      	ldrb	r2, [r2, #3]
 8007410:	4313      	orrs	r3, r2
 8007412:	061a      	lsls	r2, r3, #24
 8007414:	4b33      	ldr	r3, [pc, #204]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007416:	781b      	ldrb	r3, [r3, #0]
 8007418:	0619      	lsls	r1, r3, #24
 800741a:	4b32      	ldr	r3, [pc, #200]	@ (80074e4 <MX_LWIP_Init+0x258>)
 800741c:	785b      	ldrb	r3, [r3, #1]
 800741e:	041b      	lsls	r3, r3, #16
 8007420:	4319      	orrs	r1, r3
 8007422:	4b30      	ldr	r3, [pc, #192]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007424:	789b      	ldrb	r3, [r3, #2]
 8007426:	021b      	lsls	r3, r3, #8
 8007428:	430b      	orrs	r3, r1
 800742a:	492e      	ldr	r1, [pc, #184]	@ (80074e4 <MX_LWIP_Init+0x258>)
 800742c:	78c9      	ldrb	r1, [r1, #3]
 800742e:	430b      	orrs	r3, r1
 8007430:	021b      	lsls	r3, r3, #8
 8007432:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007436:	431a      	orrs	r2, r3
 8007438:	4b2a      	ldr	r3, [pc, #168]	@ (80074e4 <MX_LWIP_Init+0x258>)
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	0619      	lsls	r1, r3, #24
 800743e:	4b29      	ldr	r3, [pc, #164]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007440:	785b      	ldrb	r3, [r3, #1]
 8007442:	041b      	lsls	r3, r3, #16
 8007444:	4319      	orrs	r1, r3
 8007446:	4b27      	ldr	r3, [pc, #156]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007448:	789b      	ldrb	r3, [r3, #2]
 800744a:	021b      	lsls	r3, r3, #8
 800744c:	430b      	orrs	r3, r1
 800744e:	4925      	ldr	r1, [pc, #148]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007450:	78c9      	ldrb	r1, [r1, #3]
 8007452:	430b      	orrs	r3, r1
 8007454:	0a1b      	lsrs	r3, r3, #8
 8007456:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800745a:	431a      	orrs	r2, r3
 800745c:	4b21      	ldr	r3, [pc, #132]	@ (80074e4 <MX_LWIP_Init+0x258>)
 800745e:	781b      	ldrb	r3, [r3, #0]
 8007460:	0619      	lsls	r1, r3, #24
 8007462:	4b20      	ldr	r3, [pc, #128]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007464:	785b      	ldrb	r3, [r3, #1]
 8007466:	041b      	lsls	r3, r3, #16
 8007468:	4319      	orrs	r1, r3
 800746a:	4b1e      	ldr	r3, [pc, #120]	@ (80074e4 <MX_LWIP_Init+0x258>)
 800746c:	789b      	ldrb	r3, [r3, #2]
 800746e:	021b      	lsls	r3, r3, #8
 8007470:	430b      	orrs	r3, r1
 8007472:	491c      	ldr	r1, [pc, #112]	@ (80074e4 <MX_LWIP_Init+0x258>)
 8007474:	78c9      	ldrb	r1, [r1, #3]
 8007476:	430b      	orrs	r3, r1
 8007478:	0e1b      	lsrs	r3, r3, #24
 800747a:	4313      	orrs	r3, r2
 800747c:	4a1c      	ldr	r2, [pc, #112]	@ (80074f0 <MX_LWIP_Init+0x264>)
 800747e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8007480:	4b1c      	ldr	r3, [pc, #112]	@ (80074f4 <MX_LWIP_Init+0x268>)
 8007482:	9302      	str	r3, [sp, #8]
 8007484:	4b1c      	ldr	r3, [pc, #112]	@ (80074f8 <MX_LWIP_Init+0x26c>)
 8007486:	9301      	str	r3, [sp, #4]
 8007488:	2300      	movs	r3, #0
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	4b18      	ldr	r3, [pc, #96]	@ (80074f0 <MX_LWIP_Init+0x264>)
 800748e:	4a17      	ldr	r2, [pc, #92]	@ (80074ec <MX_LWIP_Init+0x260>)
 8007490:	4915      	ldr	r1, [pc, #84]	@ (80074e8 <MX_LWIP_Init+0x25c>)
 8007492:	481a      	ldr	r0, [pc, #104]	@ (80074fc <MX_LWIP_Init+0x270>)
 8007494:	f005 fb9a 	bl	800cbcc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8007498:	4818      	ldr	r0, [pc, #96]	@ (80074fc <MX_LWIP_Init+0x270>)
 800749a:	f005 fd49 	bl	800cf30 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800749e:	4817      	ldr	r0, [pc, #92]	@ (80074fc <MX_LWIP_Init+0x270>)
 80074a0:	f005 fd56 	bl	800cf50 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80074a4:	4916      	ldr	r1, [pc, #88]	@ (8007500 <MX_LWIP_Init+0x274>)
 80074a6:	4815      	ldr	r0, [pc, #84]	@ (80074fc <MX_LWIP_Init+0x270>)
 80074a8:	f005 fe54 	bl	800d154 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80074ac:	2224      	movs	r2, #36	@ 0x24
 80074ae:	2100      	movs	r1, #0
 80074b0:	4814      	ldr	r0, [pc, #80]	@ (8007504 <MX_LWIP_Init+0x278>)
 80074b2:	f00e fe70 	bl	8016196 <memset>
  attributes.name = "EthLink";
 80074b6:	4b13      	ldr	r3, [pc, #76]	@ (8007504 <MX_LWIP_Init+0x278>)
 80074b8:	4a13      	ldr	r2, [pc, #76]	@ (8007508 <MX_LWIP_Init+0x27c>)
 80074ba:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80074bc:	4b11      	ldr	r3, [pc, #68]	@ (8007504 <MX_LWIP_Init+0x278>)
 80074be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80074c2:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 80074c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007504 <MX_LWIP_Init+0x278>)
 80074c6:	2210      	movs	r2, #16
 80074c8:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 80074ca:	4a0e      	ldr	r2, [pc, #56]	@ (8007504 <MX_LWIP_Init+0x278>)
 80074cc:	490b      	ldr	r1, [pc, #44]	@ (80074fc <MX_LWIP_Init+0x270>)
 80074ce:	480f      	ldr	r0, [pc, #60]	@ (800750c <MX_LWIP_Init+0x280>)
 80074d0:	f000 fdbf 	bl	8008052 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80074d4:	bf00      	nop
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	240001cc 	.word	0x240001cc
 80074e0:	240001d0 	.word	0x240001d0
 80074e4:	240001d4 	.word	0x240001d4
 80074e8:	240001c0 	.word	0x240001c0
 80074ec:	240001c4 	.word	0x240001c4
 80074f0:	240001c8 	.word	0x240001c8
 80074f4:	0800bde5 	.word	0x0800bde5
 80074f8:	080079f9 	.word	0x080079f9
 80074fc:	2400018c 	.word	0x2400018c
 8007500:	08007511 	.word	0x08007511
 8007504:	240001d8 	.word	0x240001d8
 8007508:	080175bc 	.word	0x080175bc
 800750c:	08007ca9 	.word	0x08007ca9

08007510 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8007518:	bf00      	nop
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b082      	sub	sp, #8
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800752c:	4b04      	ldr	r3, [pc, #16]	@ (8007540 <HAL_ETH_RxCpltCallback+0x1c>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4618      	mov	r0, r3
 8007532:	f001 f825 	bl	8008580 <osSemaphoreRelease>
}
 8007536:	bf00      	nop
 8007538:	3708      	adds	r7, #8
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	24000204 	.word	0x24000204

08007544 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800754c:	4b04      	ldr	r3, [pc, #16]	@ (8007560 <HAL_ETH_TxCpltCallback+0x1c>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4618      	mov	r0, r3
 8007552:	f001 f815 	bl	8008580 <osSemaphoreRelease>
}
 8007556:	bf00      	nop
 8007558:	3708      	adds	r7, #8
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	24000208 	.word	0x24000208

08007564 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7fb fa3c 	bl	80029ea <HAL_ETH_GetDMAError>
 8007572:	4603      	mov	r3, r0
 8007574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007578:	2b80      	cmp	r3, #128	@ 0x80
 800757a:	d104      	bne.n	8007586 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800757c:	4b04      	ldr	r3, [pc, #16]	@ (8007590 <HAL_ETH_ErrorCallback+0x2c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4618      	mov	r0, r3
 8007582:	f000 fffd 	bl	8008580 <osSemaphoreRelease>
  }
}
 8007586:	bf00      	nop
 8007588:	3708      	adds	r7, #8
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	24000204 	.word	0x24000204

08007594 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b0aa      	sub	sp, #168	@ 0xa8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800759c:	2300      	movs	r3, #0
 800759e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 80075a2:	2300      	movs	r3, #0
 80075a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 80075a8:	2300      	movs	r3, #0
 80075aa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 80075ae:	f107 0310 	add.w	r3, r7, #16
 80075b2:	2264      	movs	r2, #100	@ 0x64
 80075b4:	2100      	movs	r1, #0
 80075b6:	4618      	mov	r0, r3
 80075b8:	f00e fded 	bl	8016196 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80075bc:	4b89      	ldr	r3, [pc, #548]	@ (80077e4 <low_level_init+0x250>)
 80075be:	4a8a      	ldr	r2, [pc, #552]	@ (80077e8 <low_level_init+0x254>)
 80075c0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80075c2:	2300      	movs	r3, #0
 80075c4:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 80075c6:	2380      	movs	r3, #128	@ 0x80
 80075c8:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 80075ca:	23e1      	movs	r3, #225	@ 0xe1
 80075cc:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 80075ce:	2300      	movs	r3, #0
 80075d0:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 80075d2:	2300      	movs	r3, #0
 80075d4:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 80075d6:	2300      	movs	r3, #0
 80075d8:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 80075da:	4a82      	ldr	r2, [pc, #520]	@ (80077e4 <low_level_init+0x250>)
 80075dc:	f107 0308 	add.w	r3, r7, #8
 80075e0:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80075e2:	4b80      	ldr	r3, [pc, #512]	@ (80077e4 <low_level_init+0x250>)
 80075e4:	2201      	movs	r2, #1
 80075e6:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80075e8:	4b7e      	ldr	r3, [pc, #504]	@ (80077e4 <low_level_init+0x250>)
 80075ea:	4a80      	ldr	r2, [pc, #512]	@ (80077ec <low_level_init+0x258>)
 80075ec:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80075ee:	4b7d      	ldr	r3, [pc, #500]	@ (80077e4 <low_level_init+0x250>)
 80075f0:	4a7f      	ldr	r2, [pc, #508]	@ (80077f0 <low_level_init+0x25c>)
 80075f2:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 80075f4:	4b7b      	ldr	r3, [pc, #492]	@ (80077e4 <low_level_init+0x250>)
 80075f6:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 80075fa:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 80075fc:	4879      	ldr	r0, [pc, #484]	@ (80077e4 <low_level_init+0x250>)
 80075fe:	f7fa fa1b 	bl	8001a38 <HAL_ETH_Init>
 8007602:	4603      	mov	r3, r0
 8007604:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8007608:	2238      	movs	r2, #56	@ 0x38
 800760a:	2100      	movs	r1, #0
 800760c:	4879      	ldr	r0, [pc, #484]	@ (80077f4 <low_level_init+0x260>)
 800760e:	f00e fdc2 	bl	8016196 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8007612:	4b78      	ldr	r3, [pc, #480]	@ (80077f4 <low_level_init+0x260>)
 8007614:	2221      	movs	r2, #33	@ 0x21
 8007616:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8007618:	4b76      	ldr	r3, [pc, #472]	@ (80077f4 <low_level_init+0x260>)
 800761a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800761e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8007620:	4b74      	ldr	r3, [pc, #464]	@ (80077f4 <low_level_init+0x260>)
 8007622:	2200      	movs	r2, #0
 8007624:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8007626:	4874      	ldr	r0, [pc, #464]	@ (80077f8 <low_level_init+0x264>)
 8007628:	f005 f98a 	bl	800c940 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2206      	movs	r2, #6
 8007630:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8007634:	4b6b      	ldr	r3, [pc, #428]	@ (80077e4 <low_level_init+0x250>)
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	781a      	ldrb	r2, [r3, #0]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8007640:	4b68      	ldr	r3, [pc, #416]	@ (80077e4 <low_level_init+0x250>)
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	785a      	ldrb	r2, [r3, #1]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800764c:	4b65      	ldr	r3, [pc, #404]	@ (80077e4 <low_level_init+0x250>)
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	789a      	ldrb	r2, [r3, #2]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8007658:	4b62      	ldr	r3, [pc, #392]	@ (80077e4 <low_level_init+0x250>)
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	78da      	ldrb	r2, [r3, #3]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8007664:	4b5f      	ldr	r3, [pc, #380]	@ (80077e4 <low_level_init+0x250>)
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	791a      	ldrb	r2, [r3, #4]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8007670:	4b5c      	ldr	r3, [pc, #368]	@ (80077e4 <low_level_init+0x250>)
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	795a      	ldrb	r2, [r3, #5]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8007682:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800768a:	f043 030a 	orr.w	r3, r3, #10
 800768e:	b2da      	uxtb	r2, r3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 8007696:	2200      	movs	r2, #0
 8007698:	2100      	movs	r1, #0
 800769a:	2001      	movs	r0, #1
 800769c:	f000 fe95 	bl	80083ca <osSemaphoreNew>
 80076a0:	4603      	mov	r3, r0
 80076a2:	4a56      	ldr	r2, [pc, #344]	@ (80077fc <low_level_init+0x268>)
 80076a4:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 80076a6:	2200      	movs	r2, #0
 80076a8:	2100      	movs	r1, #0
 80076aa:	2001      	movs	r0, #1
 80076ac:	f000 fe8d 	bl	80083ca <osSemaphoreNew>
 80076b0:	4603      	mov	r3, r0
 80076b2:	4a53      	ldr	r2, [pc, #332]	@ (8007800 <low_level_init+0x26c>)
 80076b4:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80076b6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80076ba:	2224      	movs	r2, #36	@ 0x24
 80076bc:	2100      	movs	r1, #0
 80076be:	4618      	mov	r0, r3
 80076c0:	f00e fd69 	bl	8016196 <memset>
  attributes.name = "EthIf";
 80076c4:	4b4f      	ldr	r3, [pc, #316]	@ (8007804 <low_level_init+0x270>)
 80076c6:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80076c8:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 80076cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 80076d0:	2330      	movs	r3, #48	@ 0x30
 80076d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 80076d6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80076da:	461a      	mov	r2, r3
 80076dc:	6879      	ldr	r1, [r7, #4]
 80076de:	484a      	ldr	r0, [pc, #296]	@ (8007808 <low_level_init+0x274>)
 80076e0:	f000 fcb7 	bl	8008052 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80076e4:	4949      	ldr	r1, [pc, #292]	@ (800780c <low_level_init+0x278>)
 80076e6:	484a      	ldr	r0, [pc, #296]	@ (8007810 <low_level_init+0x27c>)
 80076e8:	f7f9 fed7 	bl	800149a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 80076ec:	4848      	ldr	r0, [pc, #288]	@ (8007810 <low_level_init+0x27c>)
 80076ee:	f7f9 ff06 	bl	80014fe <LAN8742_Init>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d006      	beq.n	8007706 <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f005 fcfb 	bl	800d0f4 <netif_set_link_down>
    netif_set_down(netif);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f005 fc92 	bl	800d028 <netif_set_down>
 8007704:	e06b      	b.n	80077de <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8007706:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800770a:	2b00      	cmp	r3, #0
 800770c:	d165      	bne.n	80077da <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800770e:	4840      	ldr	r0, [pc, #256]	@ (8007810 <low_level_init+0x27c>)
 8007710:	f7f9 ff42 	bl	8001598 <LAN8742_GetLinkState>
 8007714:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 8007718:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800771c:	2b01      	cmp	r3, #1
 800771e:	dc06      	bgt.n	800772e <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f005 fce7 	bl	800d0f4 <netif_set_link_down>
      netif_set_down(netif);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f005 fc7e 	bl	800d028 <netif_set_down>
 800772c:	e057      	b.n	80077de <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800772e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007732:	3b02      	subs	r3, #2
 8007734:	2b03      	cmp	r3, #3
 8007736:	d82b      	bhi.n	8007790 <low_level_init+0x1fc>
 8007738:	a201      	add	r2, pc, #4	@ (adr r2, 8007740 <low_level_init+0x1ac>)
 800773a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800773e:	bf00      	nop
 8007740:	08007751 	.word	0x08007751
 8007744:	08007763 	.word	0x08007763
 8007748:	08007773 	.word	0x08007773
 800774c:	08007783 	.word	0x08007783
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007750:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007754:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8007758:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800775c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8007760:	e01f      	b.n	80077a2 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007762:	2300      	movs	r3, #0
 8007764:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8007768:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800776c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8007770:	e017      	b.n	80077a2 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8007772:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800777a:	2300      	movs	r3, #0
 800777c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 8007780:	e00f      	b.n	80077a2 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 8007782:	2300      	movs	r3, #0
 8007784:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 8007788:	2300      	movs	r3, #0
 800778a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800778e:	e008      	b.n	80077a2 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 8007790:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007794:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 8007798:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800779c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 80077a0:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 80077a2:	f107 0310 	add.w	r3, r7, #16
 80077a6:	4619      	mov	r1, r3
 80077a8:	480e      	ldr	r0, [pc, #56]	@ (80077e4 <low_level_init+0x250>)
 80077aa:	f7fa fed3 	bl	8002554 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 80077ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80077b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 80077b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80077b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80077ba:	f107 0310 	add.w	r3, r7, #16
 80077be:	4619      	mov	r1, r3
 80077c0:	4808      	ldr	r0, [pc, #32]	@ (80077e4 <low_level_init+0x250>)
 80077c2:	f7fb f89b 	bl	80028fc <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 80077c6:	4807      	ldr	r0, [pc, #28]	@ (80077e4 <low_level_init+0x250>)
 80077c8:	f7fa fa34 	bl	8001c34 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f005 fbbf 	bl	800cf50 <netif_set_up>
    netif_set_link_up(netif);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f005 fc5a 	bl	800d08c <netif_set_link_up>
 80077d8:	e001      	b.n	80077de <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 80077da:	f7f9 fbcb 	bl	8000f74 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 80077de:	37a8      	adds	r7, #168	@ 0xa8
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	2400020c 	.word	0x2400020c
 80077e8:	40028000 	.word	0x40028000
 80077ec:	30000100 	.word	0x30000100
 80077f0:	30000000 	.word	0x30000000
 80077f4:	240002bc 	.word	0x240002bc
 80077f8:	0801a0f4 	.word	0x0801a0f4
 80077fc:	24000204 	.word	0x24000204
 8007800:	24000208 	.word	0x24000208
 8007804:	080175c4 	.word	0x080175c4
 8007808:	080079a5 	.word	0x080079a5
 800780c:	24000010 	.word	0x24000010
 8007810:	240002f4 	.word	0x240002f4

08007814 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b092      	sub	sp, #72	@ 0x48
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800781e:	2300      	movs	r3, #0
 8007820:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8007822:	2300      	movs	r3, #0
 8007824:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800782c:	f107 030c 	add.w	r3, r7, #12
 8007830:	2230      	movs	r2, #48	@ 0x30
 8007832:	2100      	movs	r1, #0
 8007834:	4618      	mov	r0, r3
 8007836:	f00e fcae 	bl	8016196 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800783a:	f107 030c 	add.w	r3, r7, #12
 800783e:	2230      	movs	r2, #48	@ 0x30
 8007840:	2100      	movs	r1, #0
 8007842:	4618      	mov	r0, r3
 8007844:	f00e fca7 	bl	8016196 <memset>

  for(q = p; q != NULL; q = q->next)
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	643b      	str	r3, [r7, #64]	@ 0x40
 800784c:	e045      	b.n	80078da <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800784e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007850:	2b03      	cmp	r3, #3
 8007852:	d902      	bls.n	800785a <low_level_output+0x46>
      return ERR_IF;
 8007854:	f06f 030b 	mvn.w	r3, #11
 8007858:	e07f      	b.n	800795a <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800785a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800785c:	6859      	ldr	r1, [r3, #4]
 800785e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007860:	4613      	mov	r3, r2
 8007862:	005b      	lsls	r3, r3, #1
 8007864:	4413      	add	r3, r2
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	3348      	adds	r3, #72	@ 0x48
 800786a:	443b      	add	r3, r7
 800786c:	3b3c      	subs	r3, #60	@ 0x3c
 800786e:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8007870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007872:	895b      	ldrh	r3, [r3, #10]
 8007874:	4619      	mov	r1, r3
 8007876:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007878:	4613      	mov	r3, r2
 800787a:	005b      	lsls	r3, r3, #1
 800787c:	4413      	add	r3, r2
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	3348      	adds	r3, #72	@ 0x48
 8007882:	443b      	add	r3, r7
 8007884:	3b38      	subs	r3, #56	@ 0x38
 8007886:	6019      	str	r1, [r3, #0]

    if(i>0)
 8007888:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800788a:	2b00      	cmp	r3, #0
 800788c:	d011      	beq.n	80078b2 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800788e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007890:	1e5a      	subs	r2, r3, #1
 8007892:	f107 000c 	add.w	r0, r7, #12
 8007896:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007898:	460b      	mov	r3, r1
 800789a:	005b      	lsls	r3, r3, #1
 800789c:	440b      	add	r3, r1
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	18c1      	adds	r1, r0, r3
 80078a2:	4613      	mov	r3, r2
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	4413      	add	r3, r2
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	3348      	adds	r3, #72	@ 0x48
 80078ac:	443b      	add	r3, r7
 80078ae:	3b34      	subs	r3, #52	@ 0x34
 80078b0:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80078b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d109      	bne.n	80078ce <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80078ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078bc:	4613      	mov	r3, r2
 80078be:	005b      	lsls	r3, r3, #1
 80078c0:	4413      	add	r3, r2
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	3348      	adds	r3, #72	@ 0x48
 80078c6:	443b      	add	r3, r7
 80078c8:	3b34      	subs	r3, #52	@ 0x34
 80078ca:	2200      	movs	r2, #0
 80078cc:	601a      	str	r2, [r3, #0]
    }

    i++;
 80078ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078d0:	3301      	adds	r3, #1
 80078d2:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80078d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80078da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1b6      	bne.n	800784e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	891b      	ldrh	r3, [r3, #8]
 80078e4:	461a      	mov	r2, r3
 80078e6:	4b1f      	ldr	r3, [pc, #124]	@ (8007964 <low_level_output+0x150>)
 80078e8:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 80078ea:	4a1e      	ldr	r2, [pc, #120]	@ (8007964 <low_level_output+0x150>)
 80078ec:	f107 030c 	add.w	r3, r7, #12
 80078f0:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80078f2:	4a1c      	ldr	r2, [pc, #112]	@ (8007964 <low_level_output+0x150>)
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 80078f8:	6838      	ldr	r0, [r7, #0]
 80078fa:	f006 f883 	bl	800da04 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 80078fe:	4919      	ldr	r1, [pc, #100]	@ (8007964 <low_level_output+0x150>)
 8007900:	4819      	ldr	r0, [pc, #100]	@ (8007968 <low_level_output+0x154>)
 8007902:	f7fa fa83 	bl	8001e0c <HAL_ETH_Transmit_IT>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d103      	bne.n	8007914 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800790c:	2300      	movs	r3, #0
 800790e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007912:	e01b      	b.n	800794c <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8007914:	4814      	ldr	r0, [pc, #80]	@ (8007968 <low_level_output+0x154>)
 8007916:	f7fb f85b 	bl	80029d0 <HAL_ETH_GetError>
 800791a:	4603      	mov	r3, r0
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00d      	beq.n	8007940 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8007924:	4b11      	ldr	r3, [pc, #68]	@ (800796c <low_level_output+0x158>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800792c:	4618      	mov	r0, r3
 800792e:	f000 fdd5 	bl	80084dc <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 8007932:	480d      	ldr	r0, [pc, #52]	@ (8007968 <low_level_output+0x154>)
 8007934:	f7fa fbf1 	bl	800211a <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 8007938:	23fe      	movs	r3, #254	@ 0xfe
 800793a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800793e:	e005      	b.n	800794c <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8007940:	6838      	ldr	r0, [r7, #0]
 8007942:	f005 ffb9 	bl	800d8b8 <pbuf_free>
        errval =  ERR_IF;
 8007946:	23f4      	movs	r3, #244	@ 0xf4
 8007948:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800794c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007950:	f113 0f02 	cmn.w	r3, #2
 8007954:	d0d3      	beq.n	80078fe <low_level_output+0xea>

  return errval;
 8007956:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800795a:	4618      	mov	r0, r3
 800795c:	3748      	adds	r7, #72	@ 0x48
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	240002bc 	.word	0x240002bc
 8007968:	2400020c 	.word	0x2400020c
 800796c:	24000208 	.word	0x24000208

08007970 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8007978:	2300      	movs	r3, #0
 800797a:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800797c:	4b07      	ldr	r3, [pc, #28]	@ (800799c <low_level_input+0x2c>)
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d105      	bne.n	8007990 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8007984:	f107 030c 	add.w	r3, r7, #12
 8007988:	4619      	mov	r1, r3
 800798a:	4805      	ldr	r0, [pc, #20]	@ (80079a0 <low_level_input+0x30>)
 800798c:	f7fa fa8f 	bl	8001eae <HAL_ETH_ReadData>
  }

  return p;
 8007990:	68fb      	ldr	r3, [r7, #12]
}
 8007992:	4618      	mov	r0, r3
 8007994:	3710      	adds	r7, #16
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}
 800799a:	bf00      	nop
 800799c:	24000200 	.word	0x24000200
 80079a0:	2400020c 	.word	0x2400020c

080079a4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b084      	sub	sp, #16
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80079ac:	2300      	movs	r3, #0
 80079ae:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80079b4:	4b0f      	ldr	r3, [pc, #60]	@ (80079f4 <ethernetif_input+0x50>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f04f 31ff 	mov.w	r1, #4294967295
 80079bc:	4618      	mov	r0, r3
 80079be:	f000 fd8d 	bl	80084dc <osSemaphoreAcquire>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d1f5      	bne.n	80079b4 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 80079c8:	68b8      	ldr	r0, [r7, #8]
 80079ca:	f7ff ffd1 	bl	8007970 <low_level_input>
 80079ce:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d00a      	beq.n	80079ec <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	691b      	ldr	r3, [r3, #16]
 80079da:	68b9      	ldr	r1, [r7, #8]
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	4798      	blx	r3
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d002      	beq.n	80079ec <ethernetif_input+0x48>
          {
            pbuf_free(p);
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f005 ff66 	bl	800d8b8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d1ea      	bne.n	80079c8 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80079f2:	e7df      	b.n	80079b4 <ethernetif_input+0x10>
 80079f4:	24000204 	.word	0x24000204

080079f8 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b082      	sub	sp, #8
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d106      	bne.n	8007a14 <ethernetif_init+0x1c>
 8007a06:	4b0e      	ldr	r3, [pc, #56]	@ (8007a40 <ethernetif_init+0x48>)
 8007a08:	f240 2215 	movw	r2, #533	@ 0x215
 8007a0c:	490d      	ldr	r1, [pc, #52]	@ (8007a44 <ethernetif_init+0x4c>)
 8007a0e:	480e      	ldr	r0, [pc, #56]	@ (8007a48 <ethernetif_init+0x50>)
 8007a10:	f00e fb5c 	bl	80160cc <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2273      	movs	r2, #115	@ 0x73
 8007a18:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2274      	movs	r2, #116	@ 0x74
 8007a20:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a09      	ldr	r2, [pc, #36]	@ (8007a4c <ethernetif_init+0x54>)
 8007a28:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a08      	ldr	r2, [pc, #32]	@ (8007a50 <ethernetif_init+0x58>)
 8007a2e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f7ff fdaf 	bl	8007594 <low_level_init>

  return ERR_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3708      	adds	r7, #8
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	080175cc 	.word	0x080175cc
 8007a44:	080175e8 	.word	0x080175e8
 8007a48:	080175f8 	.word	0x080175f8
 8007a4c:	08013fa9 	.word	0x08013fa9
 8007a50:	08007815 	.word	0x08007815

08007a54 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b084      	sub	sp, #16
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8007a60:	68f9      	ldr	r1, [r7, #12]
 8007a62:	4809      	ldr	r0, [pc, #36]	@ (8007a88 <pbuf_free_custom+0x34>)
 8007a64:	f005 f85c 	bl	800cb20 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8007a68:	4b08      	ldr	r3, [pc, #32]	@ (8007a8c <pbuf_free_custom+0x38>)
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d107      	bne.n	8007a80 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8007a70:	4b06      	ldr	r3, [pc, #24]	@ (8007a8c <pbuf_free_custom+0x38>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8007a76:	4b06      	ldr	r3, [pc, #24]	@ (8007a90 <pbuf_free_custom+0x3c>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f000 fd80 	bl	8008580 <osSemaphoreRelease>
  }
}
 8007a80:	bf00      	nop
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	0801a0f4 	.word	0x0801a0f4
 8007a8c:	24000200 	.word	0x24000200
 8007a90:	24000204 	.word	0x24000204

08007a94 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007a98:	f7f9 fe56 	bl	8001748 <HAL_GetTick>
 8007a9c:	4603      	mov	r3, r0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	bd80      	pop	{r7, pc}
	...

08007aa4 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b08e      	sub	sp, #56	@ 0x38
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007aac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	601a      	str	r2, [r3, #0]
 8007ab4:	605a      	str	r2, [r3, #4]
 8007ab6:	609a      	str	r2, [r3, #8]
 8007ab8:	60da      	str	r2, [r3, #12]
 8007aba:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a4d      	ldr	r2, [pc, #308]	@ (8007bf8 <HAL_ETH_MspInit+0x154>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	f040 8093 	bne.w	8007bee <HAL_ETH_MspInit+0x14a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8007ac8:	4b4c      	ldr	r3, [pc, #304]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007aca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ace:	4a4b      	ldr	r2, [pc, #300]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007ad0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ad4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007ad8:	4b48      	ldr	r3, [pc, #288]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007ada:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007ade:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ae2:	623b      	str	r3, [r7, #32]
 8007ae4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8007ae6:	4b45      	ldr	r3, [pc, #276]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007ae8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007aec:	4a43      	ldr	r2, [pc, #268]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007aee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007af2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007af6:	4b41      	ldr	r3, [pc, #260]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007af8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007b00:	61fb      	str	r3, [r7, #28]
 8007b02:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8007b04:	4b3d      	ldr	r3, [pc, #244]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b06:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b0a:	4a3c      	ldr	r2, [pc, #240]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b10:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007b14:	4b39      	ldr	r3, [pc, #228]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b16:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b1e:	61bb      	str	r3, [r7, #24]
 8007b20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007b22:	4b36      	ldr	r3, [pc, #216]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b28:	4a34      	ldr	r2, [pc, #208]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b2a:	f043 0304 	orr.w	r3, r3, #4
 8007b2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007b32:	4b32      	ldr	r3, [pc, #200]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b38:	f003 0304 	and.w	r3, r3, #4
 8007b3c:	617b      	str	r3, [r7, #20]
 8007b3e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b40:	4b2e      	ldr	r3, [pc, #184]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b46:	4a2d      	ldr	r2, [pc, #180]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b48:	f043 0301 	orr.w	r3, r3, #1
 8007b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007b50:	4b2a      	ldr	r3, [pc, #168]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b56:	f003 0301 	and.w	r3, r3, #1
 8007b5a:	613b      	str	r3, [r7, #16]
 8007b5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007b5e:	4b27      	ldr	r3, [pc, #156]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b64:	4a25      	ldr	r2, [pc, #148]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b66:	f043 0302 	orr.w	r3, r3, #2
 8007b6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007b6e:	4b23      	ldr	r3, [pc, #140]	@ (8007bfc <HAL_ETH_MspInit+0x158>)
 8007b70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007b74:	f003 0302 	and.w	r3, r3, #2
 8007b78:	60fb      	str	r3, [r7, #12]
 8007b7a:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8007b7c:	2332      	movs	r3, #50	@ 0x32
 8007b7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b80:	2302      	movs	r3, #2
 8007b82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b84:	2300      	movs	r3, #0
 8007b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b88:	2303      	movs	r3, #3
 8007b8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007b8c:	230b      	movs	r3, #11
 8007b8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b94:	4619      	mov	r1, r3
 8007b96:	481a      	ldr	r0, [pc, #104]	@ (8007c00 <HAL_ETH_MspInit+0x15c>)
 8007b98:	f7fb fcb6 	bl	8003508 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8007b9c:	2386      	movs	r3, #134	@ 0x86
 8007b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007bac:	230b      	movs	r3, #11
 8007bae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	4813      	ldr	r0, [pc, #76]	@ (8007c04 <HAL_ETH_MspInit+0x160>)
 8007bb8:	f7fb fca6 	bl	8003508 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8007bbc:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8007bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007bc2:	2302      	movs	r3, #2
 8007bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8007bce:	230b      	movs	r3, #11
 8007bd0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007bd2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	480b      	ldr	r0, [pc, #44]	@ (8007c08 <HAL_ETH_MspInit+0x164>)
 8007bda:	f7fb fc95 	bl	8003508 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8007bde:	2200      	movs	r2, #0
 8007be0:	2105      	movs	r1, #5
 8007be2:	203d      	movs	r0, #61	@ 0x3d
 8007be4:	f7f9 fe88 	bl	80018f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8007be8:	203d      	movs	r0, #61	@ 0x3d
 8007bea:	f7f9 fe9f 	bl	800192c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8007bee:	bf00      	nop
 8007bf0:	3738      	adds	r7, #56	@ 0x38
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
 8007bf6:	bf00      	nop
 8007bf8:	40028000 	.word	0x40028000
 8007bfc:	58024400 	.word	0x58024400
 8007c00:	58020800 	.word	0x58020800
 8007c04:	58020000 	.word	0x58020000
 8007c08:	58020400 	.word	0x58020400

08007c0c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8007c10:	4802      	ldr	r0, [pc, #8]	@ (8007c1c <ETH_PHY_IO_Init+0x10>)
 8007c12:	f7fa fe8d 	bl	8002930 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	bd80      	pop	{r7, pc}
 8007c1c:	2400020c 	.word	0x2400020c

08007c20 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8007c20:	b480      	push	{r7}
 8007c22:	af00      	add	r7, sp, #0
  return 0;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	68ba      	ldr	r2, [r7, #8]
 8007c40:	68f9      	ldr	r1, [r7, #12]
 8007c42:	4807      	ldr	r0, [pc, #28]	@ (8007c60 <ETH_PHY_IO_ReadReg+0x30>)
 8007c44:	f7fa fbde 	bl	8002404 <HAL_ETH_ReadPHYRegister>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d002      	beq.n	8007c54 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8007c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c52:	e000      	b.n	8007c56 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8007c54:	2300      	movs	r3, #0
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	2400020c 	.word	0x2400020c

08007c64 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	68f9      	ldr	r1, [r7, #12]
 8007c76:	4807      	ldr	r0, [pc, #28]	@ (8007c94 <ETH_PHY_IO_WriteReg+0x30>)
 8007c78:	f7fa fc18 	bl	80024ac <HAL_ETH_WritePHYRegister>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d002      	beq.n	8007c88 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8007c82:	f04f 33ff 	mov.w	r3, #4294967295
 8007c86:	e000      	b.n	8007c8a <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3710      	adds	r7, #16
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	2400020c 	.word	0x2400020c

08007c98 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8007c9c:	f7f9 fd54 	bl	8001748 <HAL_GetTick>
 8007ca0:	4603      	mov	r3, r0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	bd80      	pop	{r7, pc}
	...

08007ca8 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b0a0      	sub	sp, #128	@ 0x80
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8007cb0:	f107 0308 	add.w	r3, r7, #8
 8007cb4:	2264      	movs	r2, #100	@ 0x64
 8007cb6:	2100      	movs	r1, #0
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f00e fa6c 	bl	8016196 <memset>
  int32_t PHYLinkState = 0;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007cca:	2300      	movs	r3, #0
 8007ccc:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007cd2:	483a      	ldr	r0, [pc, #232]	@ (8007dbc <ethernet_link_thread+0x114>)
 8007cd4:	f7f9 fc60 	bl	8001598 <LAN8742_GetLinkState>
 8007cd8:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8007cda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007cdc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007ce0:	089b      	lsrs	r3, r3, #2
 8007ce2:	f003 0301 	and.w	r3, r3, #1
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00c      	beq.n	8007d06 <ethernet_link_thread+0x5e>
 8007cec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	dc09      	bgt.n	8007d06 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8007cf2:	4833      	ldr	r0, [pc, #204]	@ (8007dc0 <ethernet_link_thread+0x118>)
 8007cf4:	f7fa f812 	bl	8001d1c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8007cf8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007cfa:	f005 f995 	bl	800d028 <netif_set_down>
    netif_set_link_down(netif);
 8007cfe:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007d00:	f005 f9f8 	bl	800d0f4 <netif_set_link_down>
 8007d04:	e055      	b.n	8007db2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8007d06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d08:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007d0c:	f003 0304 	and.w	r3, r3, #4
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d14e      	bne.n	8007db2 <ethernet_link_thread+0x10a>
 8007d14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	dd4b      	ble.n	8007db2 <ethernet_link_thread+0x10a>
  {

    switch (PHYLinkState)
 8007d1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d1c:	3b02      	subs	r3, #2
 8007d1e:	2b03      	cmp	r3, #3
 8007d20:	d82a      	bhi.n	8007d78 <ethernet_link_thread+0xd0>
 8007d22:	a201      	add	r2, pc, #4	@ (adr r2, 8007d28 <ethernet_link_thread+0x80>)
 8007d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d28:	08007d39 	.word	0x08007d39
 8007d2c:	08007d4b 	.word	0x08007d4b
 8007d30:	08007d5b 	.word	0x08007d5b
 8007d34:	08007d6b 	.word	0x08007d6b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007d38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d3c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8007d3e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007d42:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007d44:	2301      	movs	r3, #1
 8007d46:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007d48:	e017      	b.n	8007d7a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8007d4e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007d52:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007d54:	2301      	movs	r3, #1
 8007d56:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007d58:	e00f      	b.n	8007d7a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8007d5a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d5e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8007d60:	2300      	movs	r3, #0
 8007d62:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007d64:	2301      	movs	r3, #1
 8007d66:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007d68:	e007      	b.n	8007d7a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8007d72:	2301      	movs	r3, #1
 8007d74:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8007d76:	e000      	b.n	8007d7a <ethernet_link_thread+0xd2>
    default:
      break;
 8007d78:	bf00      	nop
    }

    if(linkchanged)
 8007d7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d018      	beq.n	8007db2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8007d80:	f107 0308 	add.w	r3, r7, #8
 8007d84:	4619      	mov	r1, r3
 8007d86:	480e      	ldr	r0, [pc, #56]	@ (8007dc0 <ethernet_link_thread+0x118>)
 8007d88:	f7fa fbe4 	bl	8002554 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8007d8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d8e:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8007d90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d92:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8007d94:	f107 0308 	add.w	r3, r7, #8
 8007d98:	4619      	mov	r1, r3
 8007d9a:	4809      	ldr	r0, [pc, #36]	@ (8007dc0 <ethernet_link_thread+0x118>)
 8007d9c:	f7fa fdae 	bl	80028fc <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8007da0:	4807      	ldr	r0, [pc, #28]	@ (8007dc0 <ethernet_link_thread+0x118>)
 8007da2:	f7f9 ff47 	bl	8001c34 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8007da6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007da8:	f005 f8d2 	bl	800cf50 <netif_set_up>
      netif_set_link_up(netif);
 8007dac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007dae:	f005 f96d 	bl	800d08c <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8007db2:	2064      	movs	r0, #100	@ 0x64
 8007db4:	f000 f9e0 	bl	8008178 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8007db8:	e78b      	b.n	8007cd2 <ethernet_link_thread+0x2a>
 8007dba:	bf00      	nop
 8007dbc:	240002f4 	.word	0x240002f4
 8007dc0:	2400020c 	.word	0x2400020c

08007dc4 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b086      	sub	sp, #24
 8007dc8:	af02      	add	r7, sp, #8
 8007dca:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8007dcc:	4812      	ldr	r0, [pc, #72]	@ (8007e18 <HAL_ETH_RxAllocateCallback+0x54>)
 8007dce:	f004 fe33 	bl	800ca38 <memp_malloc_pool>
 8007dd2:	60f8      	str	r0, [r7, #12]
  if (p)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d014      	beq.n	8007e04 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f103 0220 	add.w	r2, r3, #32
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4a0d      	ldr	r2, [pc, #52]	@ (8007e1c <HAL_ETH_RxAllocateCallback+0x58>)
 8007de8:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8007df2:	9201      	str	r2, [sp, #4]
 8007df4:	9300      	str	r3, [sp, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2241      	movs	r2, #65	@ 0x41
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	f005 fba1 	bl	800d544 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8007e02:	e005      	b.n	8007e10 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8007e04:	4b06      	ldr	r3, [pc, #24]	@ (8007e20 <HAL_ETH_RxAllocateCallback+0x5c>)
 8007e06:	2201      	movs	r2, #1
 8007e08:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	601a      	str	r2, [r3, #0]
}
 8007e10:	bf00      	nop
 8007e12:	3710      	adds	r7, #16
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bd80      	pop	{r7, pc}
 8007e18:	0801a0f4 	.word	0x0801a0f4
 8007e1c:	08007a55 	.word	0x08007a55
 8007e20:	24000200 	.word	0x24000200

08007e24 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b08d      	sub	sp, #52	@ 0x34
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	607a      	str	r2, [r7, #4]
 8007e30:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	3b20      	subs	r3, #32
 8007e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 8007e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e46:	2200      	movs	r2, #0
 8007e48:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8007e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8007e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e52:	887a      	ldrh	r2, [r7, #2]
 8007e54:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8007e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d103      	bne.n	8007e66 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8007e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e62:	601a      	str	r2, [r3, #0]
 8007e64:	e003      	b.n	8007e6e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8007e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e6c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8007e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e72:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8007e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e7a:	e009      	b.n	8007e90 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8007e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7e:	891a      	ldrh	r2, [r3, #8]
 8007e80:	887b      	ldrh	r3, [r7, #2]
 8007e82:	4413      	add	r3, r2
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e88:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8007e8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1f2      	bne.n	8007e7c <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8007e96:	887b      	ldrh	r3, [r7, #2]
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	623a      	str	r2, [r7, #32]
 8007e9c:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8007e9e:	69fb      	ldr	r3, [r7, #28]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	dd1d      	ble.n	8007ee0 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8007ea4:	6a3b      	ldr	r3, [r7, #32]
 8007ea6:	f003 021f 	and.w	r2, r3, #31
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	4413      	add	r3, r2
 8007eae:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8007eb0:	6a3b      	ldr	r3, [r7, #32]
 8007eb2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8007eb4:	f3bf 8f4f 	dsb	sy
}
 8007eb8:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8007eba:	4a0d      	ldr	r2, [pc, #52]	@ (8007ef0 <HAL_ETH_RxLinkCallback+0xcc>)
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	3320      	adds	r3, #32
 8007ec6:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8007ec8:	69bb      	ldr	r3, [r7, #24]
 8007eca:	3b20      	subs	r3, #32
 8007ecc:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	dcf2      	bgt.n	8007eba <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 8007ed4:	f3bf 8f4f 	dsb	sy
}
 8007ed8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007eda:	f3bf 8f6f 	isb	sy
}
 8007ede:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8007ee0:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 8007ee2:	bf00      	nop
 8007ee4:	3734      	adds	r7, #52	@ 0x34
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	e000ed00 	.word	0xe000ed00

08007ef4 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b082      	sub	sp, #8
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f005 fcdb 	bl	800d8b8 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8007f02:	bf00      	nop
 8007f04:	3708      	adds	r7, #8
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
	...

08007f0c <__NVIC_SetPriority>:
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	4603      	mov	r3, r0
 8007f14:	6039      	str	r1, [r7, #0]
 8007f16:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007f18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	db0a      	blt.n	8007f36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	b2da      	uxtb	r2, r3
 8007f24:	490c      	ldr	r1, [pc, #48]	@ (8007f58 <__NVIC_SetPriority+0x4c>)
 8007f26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f2a:	0112      	lsls	r2, r2, #4
 8007f2c:	b2d2      	uxtb	r2, r2
 8007f2e:	440b      	add	r3, r1
 8007f30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007f34:	e00a      	b.n	8007f4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	b2da      	uxtb	r2, r3
 8007f3a:	4908      	ldr	r1, [pc, #32]	@ (8007f5c <__NVIC_SetPriority+0x50>)
 8007f3c:	88fb      	ldrh	r3, [r7, #6]
 8007f3e:	f003 030f 	and.w	r3, r3, #15
 8007f42:	3b04      	subs	r3, #4
 8007f44:	0112      	lsls	r2, r2, #4
 8007f46:	b2d2      	uxtb	r2, r2
 8007f48:	440b      	add	r3, r1
 8007f4a:	761a      	strb	r2, [r3, #24]
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr
 8007f58:	e000e100 	.word	0xe000e100
 8007f5c:	e000ed00 	.word	0xe000ed00

08007f60 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007f60:	b580      	push	{r7, lr}
 8007f62:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007f64:	4b05      	ldr	r3, [pc, #20]	@ (8007f7c <SysTick_Handler+0x1c>)
 8007f66:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007f68:	f002 fcc6 	bl	800a8f8 <xTaskGetSchedulerState>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	d001      	beq.n	8007f76 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007f72:	f003 fbc1 	bl	800b6f8 <xPortSysTickHandler>
  }
}
 8007f76:	bf00      	nop
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	e000e010 	.word	0xe000e010

08007f80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007f80:	b580      	push	{r7, lr}
 8007f82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007f84:	2100      	movs	r1, #0
 8007f86:	f06f 0004 	mvn.w	r0, #4
 8007f8a:	f7ff ffbf 	bl	8007f0c <__NVIC_SetPriority>
#endif
}
 8007f8e:	bf00      	nop
 8007f90:	bd80      	pop	{r7, pc}
	...

08007f94 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f9a:	f3ef 8305 	mrs	r3, IPSR
 8007f9e:	603b      	str	r3, [r7, #0]
  return(result);
 8007fa0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d003      	beq.n	8007fae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007fa6:	f06f 0305 	mvn.w	r3, #5
 8007faa:	607b      	str	r3, [r7, #4]
 8007fac:	e00c      	b.n	8007fc8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007fae:	4b0a      	ldr	r3, [pc, #40]	@ (8007fd8 <osKernelInitialize+0x44>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d105      	bne.n	8007fc2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007fb6:	4b08      	ldr	r3, [pc, #32]	@ (8007fd8 <osKernelInitialize+0x44>)
 8007fb8:	2201      	movs	r2, #1
 8007fba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	607b      	str	r3, [r7, #4]
 8007fc0:	e002      	b.n	8007fc8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8007fc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007fc8:	687b      	ldr	r3, [r7, #4]
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	370c      	adds	r7, #12
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	24000314 	.word	0x24000314

08007fdc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b082      	sub	sp, #8
 8007fe0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fe2:	f3ef 8305 	mrs	r3, IPSR
 8007fe6:	603b      	str	r3, [r7, #0]
  return(result);
 8007fe8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d003      	beq.n	8007ff6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007fee:	f06f 0305 	mvn.w	r3, #5
 8007ff2:	607b      	str	r3, [r7, #4]
 8007ff4:	e010      	b.n	8008018 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8008024 <osKernelStart+0x48>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d109      	bne.n	8008012 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007ffe:	f7ff ffbf 	bl	8007f80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008002:	4b08      	ldr	r3, [pc, #32]	@ (8008024 <osKernelStart+0x48>)
 8008004:	2202      	movs	r2, #2
 8008006:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008008:	f001 fff0 	bl	8009fec <vTaskStartScheduler>
      stat = osOK;
 800800c:	2300      	movs	r3, #0
 800800e:	607b      	str	r3, [r7, #4]
 8008010:	e002      	b.n	8008018 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008012:	f04f 33ff 	mov.w	r3, #4294967295
 8008016:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008018:	687b      	ldr	r3, [r7, #4]
}
 800801a:	4618      	mov	r0, r3
 800801c:	3708      	adds	r7, #8
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
 8008022:	bf00      	nop
 8008024:	24000314 	.word	0x24000314

08008028 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800802e:	f3ef 8305 	mrs	r3, IPSR
 8008032:	603b      	str	r3, [r7, #0]
  return(result);
 8008034:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008036:	2b00      	cmp	r3, #0
 8008038:	d003      	beq.n	8008042 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800803a:	f002 f903 	bl	800a244 <xTaskGetTickCountFromISR>
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	e002      	b.n	8008048 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008042:	f002 f8ef 	bl	800a224 <xTaskGetTickCount>
 8008046:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008048:	687b      	ldr	r3, [r7, #4]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008052:	b580      	push	{r7, lr}
 8008054:	b08e      	sub	sp, #56	@ 0x38
 8008056:	af04      	add	r7, sp, #16
 8008058:	60f8      	str	r0, [r7, #12]
 800805a:	60b9      	str	r1, [r7, #8]
 800805c:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800805e:	2300      	movs	r3, #0
 8008060:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008062:	f3ef 8305 	mrs	r3, IPSR
 8008066:	617b      	str	r3, [r7, #20]
  return(result);
 8008068:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800806a:	2b00      	cmp	r3, #0
 800806c:	d17f      	bne.n	800816e <osThreadNew+0x11c>
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d07c      	beq.n	800816e <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8008074:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008078:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800807a:	2318      	movs	r3, #24
 800807c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800807e:	2300      	movs	r3, #0
 8008080:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008082:	f04f 33ff 	mov.w	r3, #4294967295
 8008086:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d045      	beq.n	800811a <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d002      	beq.n	800809c <osThreadNew+0x4a>
        name = attr->name;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	699b      	ldr	r3, [r3, #24]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d002      	beq.n	80080aa <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	699b      	ldr	r3, [r3, #24]
 80080a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d008      	beq.n	80080c2 <osThreadNew+0x70>
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	2b38      	cmp	r3, #56	@ 0x38
 80080b4:	d805      	bhi.n	80080c2 <osThreadNew+0x70>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f003 0301 	and.w	r3, r3, #1
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d001      	beq.n	80080c6 <osThreadNew+0x74>
        return (NULL);
 80080c2:	2300      	movs	r3, #0
 80080c4:	e054      	b.n	8008170 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	695b      	ldr	r3, [r3, #20]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d003      	beq.n	80080d6 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	089b      	lsrs	r3, r3, #2
 80080d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00e      	beq.n	80080fc <osThreadNew+0xaa>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	2ba7      	cmp	r3, #167	@ 0xa7
 80080e4:	d90a      	bls.n	80080fc <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d006      	beq.n	80080fc <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	695b      	ldr	r3, [r3, #20]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d002      	beq.n	80080fc <osThreadNew+0xaa>
        mem = 1;
 80080f6:	2301      	movs	r3, #1
 80080f8:	61bb      	str	r3, [r7, #24]
 80080fa:	e010      	b.n	800811e <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	689b      	ldr	r3, [r3, #8]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10c      	bne.n	800811e <osThreadNew+0xcc>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d108      	bne.n	800811e <osThreadNew+0xcc>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d104      	bne.n	800811e <osThreadNew+0xcc>
          mem = 0;
 8008114:	2300      	movs	r3, #0
 8008116:	61bb      	str	r3, [r7, #24]
 8008118:	e001      	b.n	800811e <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800811a:	2300      	movs	r3, #0
 800811c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	2b01      	cmp	r3, #1
 8008122:	d110      	bne.n	8008146 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800812c:	9202      	str	r2, [sp, #8]
 800812e:	9301      	str	r3, [sp, #4]
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	9300      	str	r3, [sp, #0]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	6a3a      	ldr	r2, [r7, #32]
 8008138:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800813a:	68f8      	ldr	r0, [r7, #12]
 800813c:	f001 fd62 	bl	8009c04 <xTaskCreateStatic>
 8008140:	4603      	mov	r3, r0
 8008142:	613b      	str	r3, [r7, #16]
 8008144:	e013      	b.n	800816e <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8008146:	69bb      	ldr	r3, [r7, #24]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d110      	bne.n	800816e <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800814c:	6a3b      	ldr	r3, [r7, #32]
 800814e:	b29a      	uxth	r2, r3
 8008150:	f107 0310 	add.w	r3, r7, #16
 8008154:	9301      	str	r3, [sp, #4]
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	9300      	str	r3, [sp, #0]
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800815e:	68f8      	ldr	r0, [r7, #12]
 8008160:	f001 fdb0 	bl	8009cc4 <xTaskCreate>
 8008164:	4603      	mov	r3, r0
 8008166:	2b01      	cmp	r3, #1
 8008168:	d001      	beq.n	800816e <osThreadNew+0x11c>
            hTask = NULL;
 800816a:	2300      	movs	r3, #0
 800816c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800816e:	693b      	ldr	r3, [r7, #16]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3728      	adds	r7, #40	@ 0x28
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008180:	f3ef 8305 	mrs	r3, IPSR
 8008184:	60bb      	str	r3, [r7, #8]
  return(result);
 8008186:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008188:	2b00      	cmp	r3, #0
 800818a:	d003      	beq.n	8008194 <osDelay+0x1c>
    stat = osErrorISR;
 800818c:	f06f 0305 	mvn.w	r3, #5
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	e007      	b.n	80081a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008194:	2300      	movs	r3, #0
 8008196:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d002      	beq.n	80081a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f001 feee 	bl	8009f80 <vTaskDelay>
    }
  }

  return (stat);
 80081a4:	68fb      	ldr	r3, [r7, #12]
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b088      	sub	sp, #32
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80081b6:	2300      	movs	r3, #0
 80081b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80081ba:	f3ef 8305 	mrs	r3, IPSR
 80081be:	60bb      	str	r3, [r7, #8]
  return(result);
 80081c0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d174      	bne.n	80082b0 <osMutexNew+0x102>
    if (attr != NULL) {
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d003      	beq.n	80081d4 <osMutexNew+0x26>
      type = attr->attr_bits;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	61bb      	str	r3, [r7, #24]
 80081d2:	e001      	b.n	80081d8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80081d4:	2300      	movs	r3, #0
 80081d6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80081d8:	69bb      	ldr	r3, [r7, #24]
 80081da:	f003 0301 	and.w	r3, r3, #1
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d002      	beq.n	80081e8 <osMutexNew+0x3a>
      rmtx = 1U;
 80081e2:	2301      	movs	r3, #1
 80081e4:	617b      	str	r3, [r7, #20]
 80081e6:	e001      	b.n	80081ec <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80081e8:	2300      	movs	r3, #0
 80081ea:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	f003 0308 	and.w	r3, r3, #8
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d15c      	bne.n	80082b0 <osMutexNew+0x102>
      mem = -1;
 80081f6:	f04f 33ff 	mov.w	r3, #4294967295
 80081fa:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d015      	beq.n	800822e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	689b      	ldr	r3, [r3, #8]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d006      	beq.n	8008218 <osMutexNew+0x6a>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	2b4f      	cmp	r3, #79	@ 0x4f
 8008210:	d902      	bls.n	8008218 <osMutexNew+0x6a>
          mem = 1;
 8008212:	2301      	movs	r3, #1
 8008214:	613b      	str	r3, [r7, #16]
 8008216:	e00c      	b.n	8008232 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d108      	bne.n	8008232 <osMutexNew+0x84>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d104      	bne.n	8008232 <osMutexNew+0x84>
            mem = 0;
 8008228:	2300      	movs	r3, #0
 800822a:	613b      	str	r3, [r7, #16]
 800822c:	e001      	b.n	8008232 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800822e:	2300      	movs	r3, #0
 8008230:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d112      	bne.n	800825e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d007      	beq.n	800824e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	4619      	mov	r1, r3
 8008244:	2004      	movs	r0, #4
 8008246:	f000 fd70 	bl	8008d2a <xQueueCreateMutexStatic>
 800824a:	61f8      	str	r0, [r7, #28]
 800824c:	e016      	b.n	800827c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	4619      	mov	r1, r3
 8008254:	2001      	movs	r0, #1
 8008256:	f000 fd68 	bl	8008d2a <xQueueCreateMutexStatic>
 800825a:	61f8      	str	r0, [r7, #28]
 800825c:	e00e      	b.n	800827c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d10b      	bne.n	800827c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d004      	beq.n	8008274 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800826a:	2004      	movs	r0, #4
 800826c:	f000 fd45 	bl	8008cfa <xQueueCreateMutex>
 8008270:	61f8      	str	r0, [r7, #28]
 8008272:	e003      	b.n	800827c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8008274:	2001      	movs	r0, #1
 8008276:	f000 fd40 	bl	8008cfa <xQueueCreateMutex>
 800827a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00c      	beq.n	800829c <osMutexNew+0xee>
        if (attr != NULL) {
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d003      	beq.n	8008290 <osMutexNew+0xe2>
          name = attr->name;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	60fb      	str	r3, [r7, #12]
 800828e:	e001      	b.n	8008294 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8008290:	2300      	movs	r3, #0
 8008292:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8008294:	68f9      	ldr	r1, [r7, #12]
 8008296:	69f8      	ldr	r0, [r7, #28]
 8008298:	f001 fc2c 	bl	8009af4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d006      	beq.n	80082b0 <osMutexNew+0x102>
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d003      	beq.n	80082b0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	f043 0301 	orr.w	r3, r3, #1
 80082ae:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80082b0:	69fb      	ldr	r3, [r7, #28]
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3720      	adds	r7, #32
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80082ba:	b580      	push	{r7, lr}
 80082bc:	b086      	sub	sp, #24
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
 80082c2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f023 0301 	bic.w	r3, r3, #1
 80082ca:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f003 0301 	and.w	r3, r3, #1
 80082d2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80082d4:	2300      	movs	r3, #0
 80082d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082d8:	f3ef 8305 	mrs	r3, IPSR
 80082dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80082de:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d003      	beq.n	80082ec <osMutexAcquire+0x32>
    stat = osErrorISR;
 80082e4:	f06f 0305 	mvn.w	r3, #5
 80082e8:	617b      	str	r3, [r7, #20]
 80082ea:	e02c      	b.n	8008346 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d103      	bne.n	80082fa <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80082f2:	f06f 0303 	mvn.w	r3, #3
 80082f6:	617b      	str	r3, [r7, #20]
 80082f8:	e025      	b.n	8008346 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d011      	beq.n	8008324 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8008300:	6839      	ldr	r1, [r7, #0]
 8008302:	6938      	ldr	r0, [r7, #16]
 8008304:	f000 fd61 	bl	8008dca <xQueueTakeMutexRecursive>
 8008308:	4603      	mov	r3, r0
 800830a:	2b01      	cmp	r3, #1
 800830c:	d01b      	beq.n	8008346 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d003      	beq.n	800831c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8008314:	f06f 0301 	mvn.w	r3, #1
 8008318:	617b      	str	r3, [r7, #20]
 800831a:	e014      	b.n	8008346 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800831c:	f06f 0302 	mvn.w	r3, #2
 8008320:	617b      	str	r3, [r7, #20]
 8008322:	e010      	b.n	8008346 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	6938      	ldr	r0, [r7, #16]
 8008328:	f001 f906 	bl	8009538 <xQueueSemaphoreTake>
 800832c:	4603      	mov	r3, r0
 800832e:	2b01      	cmp	r3, #1
 8008330:	d009      	beq.n	8008346 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d003      	beq.n	8008340 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8008338:	f06f 0301 	mvn.w	r3, #1
 800833c:	617b      	str	r3, [r7, #20]
 800833e:	e002      	b.n	8008346 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8008340:	f06f 0302 	mvn.w	r3, #2
 8008344:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8008346:	697b      	ldr	r3, [r7, #20]
}
 8008348:	4618      	mov	r0, r3
 800834a:	3718      	adds	r7, #24
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8008350:	b580      	push	{r7, lr}
 8008352:	b086      	sub	sp, #24
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f023 0301 	bic.w	r3, r3, #1
 800835e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f003 0301 	and.w	r3, r3, #1
 8008366:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8008368:	2300      	movs	r3, #0
 800836a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800836c:	f3ef 8305 	mrs	r3, IPSR
 8008370:	60bb      	str	r3, [r7, #8]
  return(result);
 8008372:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8008374:	2b00      	cmp	r3, #0
 8008376:	d003      	beq.n	8008380 <osMutexRelease+0x30>
    stat = osErrorISR;
 8008378:	f06f 0305 	mvn.w	r3, #5
 800837c:	617b      	str	r3, [r7, #20]
 800837e:	e01f      	b.n	80083c0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d103      	bne.n	800838e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8008386:	f06f 0303 	mvn.w	r3, #3
 800838a:	617b      	str	r3, [r7, #20]
 800838c:	e018      	b.n	80083c0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d009      	beq.n	80083a8 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8008394:	6938      	ldr	r0, [r7, #16]
 8008396:	f000 fce3 	bl	8008d60 <xQueueGiveMutexRecursive>
 800839a:	4603      	mov	r3, r0
 800839c:	2b01      	cmp	r3, #1
 800839e:	d00f      	beq.n	80083c0 <osMutexRelease+0x70>
        stat = osErrorResource;
 80083a0:	f06f 0302 	mvn.w	r3, #2
 80083a4:	617b      	str	r3, [r7, #20]
 80083a6:	e00b      	b.n	80083c0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80083a8:	2300      	movs	r3, #0
 80083aa:	2200      	movs	r2, #0
 80083ac:	2100      	movs	r1, #0
 80083ae:	6938      	ldr	r0, [r7, #16]
 80083b0:	f000 fdb0 	bl	8008f14 <xQueueGenericSend>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d002      	beq.n	80083c0 <osMutexRelease+0x70>
        stat = osErrorResource;
 80083ba:	f06f 0302 	mvn.w	r3, #2
 80083be:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80083c0:	697b      	ldr	r3, [r7, #20]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3718      	adds	r7, #24
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}

080083ca <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80083ca:	b580      	push	{r7, lr}
 80083cc:	b08a      	sub	sp, #40	@ 0x28
 80083ce:	af02      	add	r7, sp, #8
 80083d0:	60f8      	str	r0, [r7, #12]
 80083d2:	60b9      	str	r1, [r7, #8]
 80083d4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80083d6:	2300      	movs	r3, #0
 80083d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083da:	f3ef 8305 	mrs	r3, IPSR
 80083de:	613b      	str	r3, [r7, #16]
  return(result);
 80083e0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d175      	bne.n	80084d2 <osSemaphoreNew+0x108>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d072      	beq.n	80084d2 <osSemaphoreNew+0x108>
 80083ec:	68ba      	ldr	r2, [r7, #8]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d86e      	bhi.n	80084d2 <osSemaphoreNew+0x108>
    mem = -1;
 80083f4:	f04f 33ff 	mov.w	r3, #4294967295
 80083f8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d015      	beq.n	800842c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d006      	beq.n	8008416 <osSemaphoreNew+0x4c>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	2b4f      	cmp	r3, #79	@ 0x4f
 800840e:	d902      	bls.n	8008416 <osSemaphoreNew+0x4c>
        mem = 1;
 8008410:	2301      	movs	r3, #1
 8008412:	61bb      	str	r3, [r7, #24]
 8008414:	e00c      	b.n	8008430 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d108      	bne.n	8008430 <osSemaphoreNew+0x66>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	68db      	ldr	r3, [r3, #12]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d104      	bne.n	8008430 <osSemaphoreNew+0x66>
          mem = 0;
 8008426:	2300      	movs	r3, #0
 8008428:	61bb      	str	r3, [r7, #24]
 800842a:	e001      	b.n	8008430 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800842c:	2300      	movs	r3, #0
 800842e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008430:	69bb      	ldr	r3, [r7, #24]
 8008432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008436:	d04c      	beq.n	80084d2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2b01      	cmp	r3, #1
 800843c:	d128      	bne.n	8008490 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	2b01      	cmp	r3, #1
 8008442:	d10a      	bne.n	800845a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	2203      	movs	r2, #3
 800844a:	9200      	str	r2, [sp, #0]
 800844c:	2200      	movs	r2, #0
 800844e:	2100      	movs	r1, #0
 8008450:	2001      	movs	r0, #1
 8008452:	f000 fb5d 	bl	8008b10 <xQueueGenericCreateStatic>
 8008456:	61f8      	str	r0, [r7, #28]
 8008458:	e005      	b.n	8008466 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800845a:	2203      	movs	r2, #3
 800845c:	2100      	movs	r1, #0
 800845e:	2001      	movs	r0, #1
 8008460:	f000 fbd3 	bl	8008c0a <xQueueGenericCreate>
 8008464:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008466:	69fb      	ldr	r3, [r7, #28]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d022      	beq.n	80084b2 <osSemaphoreNew+0xe8>
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d01f      	beq.n	80084b2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008472:	2300      	movs	r3, #0
 8008474:	2200      	movs	r2, #0
 8008476:	2100      	movs	r1, #0
 8008478:	69f8      	ldr	r0, [r7, #28]
 800847a:	f000 fd4b 	bl	8008f14 <xQueueGenericSend>
 800847e:	4603      	mov	r3, r0
 8008480:	2b01      	cmp	r3, #1
 8008482:	d016      	beq.n	80084b2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008484:	69f8      	ldr	r0, [r7, #28]
 8008486:	f001 f9e9 	bl	800985c <vQueueDelete>
            hSemaphore = NULL;
 800848a:	2300      	movs	r3, #0
 800848c:	61fb      	str	r3, [r7, #28]
 800848e:	e010      	b.n	80084b2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d108      	bne.n	80084a8 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	461a      	mov	r2, r3
 800849c:	68b9      	ldr	r1, [r7, #8]
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f000 fcca 	bl	8008e38 <xQueueCreateCountingSemaphoreStatic>
 80084a4:	61f8      	str	r0, [r7, #28]
 80084a6:	e004      	b.n	80084b2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80084a8:	68b9      	ldr	r1, [r7, #8]
 80084aa:	68f8      	ldr	r0, [r7, #12]
 80084ac:	f000 fcfd 	bl	8008eaa <xQueueCreateCountingSemaphore>
 80084b0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80084b2:	69fb      	ldr	r3, [r7, #28]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d00c      	beq.n	80084d2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d003      	beq.n	80084c6 <osSemaphoreNew+0xfc>
          name = attr->name;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	617b      	str	r3, [r7, #20]
 80084c4:	e001      	b.n	80084ca <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80084c6:	2300      	movs	r3, #0
 80084c8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80084ca:	6979      	ldr	r1, [r7, #20]
 80084cc:	69f8      	ldr	r0, [r7, #28]
 80084ce:	f001 fb11 	bl	8009af4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80084d2:	69fb      	ldr	r3, [r7, #28]
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3720      	adds	r7, #32
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80084ea:	2300      	movs	r3, #0
 80084ec:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d103      	bne.n	80084fc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80084f4:	f06f 0303 	mvn.w	r3, #3
 80084f8:	617b      	str	r3, [r7, #20]
 80084fa:	e039      	b.n	8008570 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084fc:	f3ef 8305 	mrs	r3, IPSR
 8008500:	60fb      	str	r3, [r7, #12]
  return(result);
 8008502:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008504:	2b00      	cmp	r3, #0
 8008506:	d022      	beq.n	800854e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d003      	beq.n	8008516 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800850e:	f06f 0303 	mvn.w	r3, #3
 8008512:	617b      	str	r3, [r7, #20]
 8008514:	e02c      	b.n	8008570 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8008516:	2300      	movs	r3, #0
 8008518:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800851a:	f107 0308 	add.w	r3, r7, #8
 800851e:	461a      	mov	r2, r3
 8008520:	2100      	movs	r1, #0
 8008522:	6938      	ldr	r0, [r7, #16]
 8008524:	f001 f918 	bl	8009758 <xQueueReceiveFromISR>
 8008528:	4603      	mov	r3, r0
 800852a:	2b01      	cmp	r3, #1
 800852c:	d003      	beq.n	8008536 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800852e:	f06f 0302 	mvn.w	r3, #2
 8008532:	617b      	str	r3, [r7, #20]
 8008534:	e01c      	b.n	8008570 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d019      	beq.n	8008570 <osSemaphoreAcquire+0x94>
 800853c:	4b0f      	ldr	r3, [pc, #60]	@ (800857c <osSemaphoreAcquire+0xa0>)
 800853e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	f3bf 8f4f 	dsb	sy
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	e010      	b.n	8008570 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800854e:	6839      	ldr	r1, [r7, #0]
 8008550:	6938      	ldr	r0, [r7, #16]
 8008552:	f000 fff1 	bl	8009538 <xQueueSemaphoreTake>
 8008556:	4603      	mov	r3, r0
 8008558:	2b01      	cmp	r3, #1
 800855a:	d009      	beq.n	8008570 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2b00      	cmp	r3, #0
 8008560:	d003      	beq.n	800856a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008562:	f06f 0301 	mvn.w	r3, #1
 8008566:	617b      	str	r3, [r7, #20]
 8008568:	e002      	b.n	8008570 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800856a:	f06f 0302 	mvn.w	r3, #2
 800856e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008570:	697b      	ldr	r3, [r7, #20]
}
 8008572:	4618      	mov	r0, r3
 8008574:	3718      	adds	r7, #24
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	e000ed04 	.word	0xe000ed04

08008580 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008580:	b580      	push	{r7, lr}
 8008582:	b086      	sub	sp, #24
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800858c:	2300      	movs	r3, #0
 800858e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d103      	bne.n	800859e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008596:	f06f 0303 	mvn.w	r3, #3
 800859a:	617b      	str	r3, [r7, #20]
 800859c:	e02c      	b.n	80085f8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800859e:	f3ef 8305 	mrs	r3, IPSR
 80085a2:	60fb      	str	r3, [r7, #12]
  return(result);
 80085a4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d01a      	beq.n	80085e0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80085aa:	2300      	movs	r3, #0
 80085ac:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80085ae:	f107 0308 	add.w	r3, r7, #8
 80085b2:	4619      	mov	r1, r3
 80085b4:	6938      	ldr	r0, [r7, #16]
 80085b6:	f000 fe4d 	bl	8009254 <xQueueGiveFromISR>
 80085ba:	4603      	mov	r3, r0
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d003      	beq.n	80085c8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80085c0:	f06f 0302 	mvn.w	r3, #2
 80085c4:	617b      	str	r3, [r7, #20]
 80085c6:	e017      	b.n	80085f8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d014      	beq.n	80085f8 <osSemaphoreRelease+0x78>
 80085ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008604 <osSemaphoreRelease+0x84>)
 80085d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	f3bf 8f4f 	dsb	sy
 80085da:	f3bf 8f6f 	isb	sy
 80085de:	e00b      	b.n	80085f8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80085e0:	2300      	movs	r3, #0
 80085e2:	2200      	movs	r2, #0
 80085e4:	2100      	movs	r1, #0
 80085e6:	6938      	ldr	r0, [r7, #16]
 80085e8:	f000 fc94 	bl	8008f14 <xQueueGenericSend>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	d002      	beq.n	80085f8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80085f2:	f06f 0302 	mvn.w	r3, #2
 80085f6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80085f8:	697b      	ldr	r3, [r7, #20]
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3718      	adds	r7, #24
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	e000ed04 	.word	0xe000ed04

08008608 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008608:	b580      	push	{r7, lr}
 800860a:	b08a      	sub	sp, #40	@ 0x28
 800860c:	af02      	add	r7, sp, #8
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008614:	2300      	movs	r3, #0
 8008616:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008618:	f3ef 8305 	mrs	r3, IPSR
 800861c:	613b      	str	r3, [r7, #16]
  return(result);
 800861e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008620:	2b00      	cmp	r3, #0
 8008622:	d15f      	bne.n	80086e4 <osMessageQueueNew+0xdc>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d05c      	beq.n	80086e4 <osMessageQueueNew+0xdc>
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d059      	beq.n	80086e4 <osMessageQueueNew+0xdc>
    mem = -1;
 8008630:	f04f 33ff 	mov.w	r3, #4294967295
 8008634:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d029      	beq.n	8008690 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d012      	beq.n	800866a <osMessageQueueNew+0x62>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	2b4f      	cmp	r3, #79	@ 0x4f
 800864a:	d90e      	bls.n	800866a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008650:	2b00      	cmp	r3, #0
 8008652:	d00a      	beq.n	800866a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	695a      	ldr	r2, [r3, #20]
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	68b9      	ldr	r1, [r7, #8]
 800865c:	fb01 f303 	mul.w	r3, r1, r3
 8008660:	429a      	cmp	r2, r3
 8008662:	d302      	bcc.n	800866a <osMessageQueueNew+0x62>
        mem = 1;
 8008664:	2301      	movs	r3, #1
 8008666:	61bb      	str	r3, [r7, #24]
 8008668:	e014      	b.n	8008694 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d110      	bne.n	8008694 <osMessageQueueNew+0x8c>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	68db      	ldr	r3, [r3, #12]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10c      	bne.n	8008694 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800867e:	2b00      	cmp	r3, #0
 8008680:	d108      	bne.n	8008694 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	695b      	ldr	r3, [r3, #20]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d104      	bne.n	8008694 <osMessageQueueNew+0x8c>
          mem = 0;
 800868a:	2300      	movs	r3, #0
 800868c:	61bb      	str	r3, [r7, #24]
 800868e:	e001      	b.n	8008694 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008690:	2300      	movs	r3, #0
 8008692:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008694:	69bb      	ldr	r3, [r7, #24]
 8008696:	2b01      	cmp	r3, #1
 8008698:	d10b      	bne.n	80086b2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	691a      	ldr	r2, [r3, #16]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	2100      	movs	r1, #0
 80086a4:	9100      	str	r1, [sp, #0]
 80086a6:	68b9      	ldr	r1, [r7, #8]
 80086a8:	68f8      	ldr	r0, [r7, #12]
 80086aa:	f000 fa31 	bl	8008b10 <xQueueGenericCreateStatic>
 80086ae:	61f8      	str	r0, [r7, #28]
 80086b0:	e008      	b.n	80086c4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80086b2:	69bb      	ldr	r3, [r7, #24]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d105      	bne.n	80086c4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80086b8:	2200      	movs	r2, #0
 80086ba:	68b9      	ldr	r1, [r7, #8]
 80086bc:	68f8      	ldr	r0, [r7, #12]
 80086be:	f000 faa4 	bl	8008c0a <xQueueGenericCreate>
 80086c2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80086c4:	69fb      	ldr	r3, [r7, #28]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d00c      	beq.n	80086e4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d003      	beq.n	80086d8 <osMessageQueueNew+0xd0>
        name = attr->name;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	617b      	str	r3, [r7, #20]
 80086d6:	e001      	b.n	80086dc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80086d8:	2300      	movs	r3, #0
 80086da:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80086dc:	6979      	ldr	r1, [r7, #20]
 80086de:	69f8      	ldr	r0, [r7, #28]
 80086e0:	f001 fa08 	bl	8009af4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80086e4:	69fb      	ldr	r3, [r7, #28]
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3720      	adds	r7, #32
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
	...

080086f0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b088      	sub	sp, #32
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	4613      	mov	r3, r2
 80086fe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008704:	2300      	movs	r3, #0
 8008706:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008708:	f3ef 8305 	mrs	r3, IPSR
 800870c:	617b      	str	r3, [r7, #20]
  return(result);
 800870e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008710:	2b00      	cmp	r3, #0
 8008712:	d028      	beq.n	8008766 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008714:	69bb      	ldr	r3, [r7, #24]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d005      	beq.n	8008726 <osMessageQueuePut+0x36>
 800871a:	68bb      	ldr	r3, [r7, #8]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d002      	beq.n	8008726 <osMessageQueuePut+0x36>
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d003      	beq.n	800872e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008726:	f06f 0303 	mvn.w	r3, #3
 800872a:	61fb      	str	r3, [r7, #28]
 800872c:	e038      	b.n	80087a0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800872e:	2300      	movs	r3, #0
 8008730:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008732:	f107 0210 	add.w	r2, r7, #16
 8008736:	2300      	movs	r3, #0
 8008738:	68b9      	ldr	r1, [r7, #8]
 800873a:	69b8      	ldr	r0, [r7, #24]
 800873c:	f000 fcec 	bl	8009118 <xQueueGenericSendFromISR>
 8008740:	4603      	mov	r3, r0
 8008742:	2b01      	cmp	r3, #1
 8008744:	d003      	beq.n	800874e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008746:	f06f 0302 	mvn.w	r3, #2
 800874a:	61fb      	str	r3, [r7, #28]
 800874c:	e028      	b.n	80087a0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d025      	beq.n	80087a0 <osMessageQueuePut+0xb0>
 8008754:	4b15      	ldr	r3, [pc, #84]	@ (80087ac <osMessageQueuePut+0xbc>)
 8008756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800875a:	601a      	str	r2, [r3, #0]
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	f3bf 8f6f 	isb	sy
 8008764:	e01c      	b.n	80087a0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d002      	beq.n	8008772 <osMessageQueuePut+0x82>
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d103      	bne.n	800877a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8008772:	f06f 0303 	mvn.w	r3, #3
 8008776:	61fb      	str	r3, [r7, #28]
 8008778:	e012      	b.n	80087a0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800877a:	2300      	movs	r3, #0
 800877c:	683a      	ldr	r2, [r7, #0]
 800877e:	68b9      	ldr	r1, [r7, #8]
 8008780:	69b8      	ldr	r0, [r7, #24]
 8008782:	f000 fbc7 	bl	8008f14 <xQueueGenericSend>
 8008786:	4603      	mov	r3, r0
 8008788:	2b01      	cmp	r3, #1
 800878a:	d009      	beq.n	80087a0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d003      	beq.n	800879a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8008792:	f06f 0301 	mvn.w	r3, #1
 8008796:	61fb      	str	r3, [r7, #28]
 8008798:	e002      	b.n	80087a0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800879a:	f06f 0302 	mvn.w	r3, #2
 800879e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80087a0:	69fb      	ldr	r3, [r7, #28]
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3720      	adds	r7, #32
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}
 80087aa:	bf00      	nop
 80087ac:	e000ed04 	.word	0xe000ed04

080087b0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b088      	sub	sp, #32
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	60f8      	str	r0, [r7, #12]
 80087b8:	60b9      	str	r1, [r7, #8]
 80087ba:	607a      	str	r2, [r7, #4]
 80087bc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80087c2:	2300      	movs	r3, #0
 80087c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087c6:	f3ef 8305 	mrs	r3, IPSR
 80087ca:	617b      	str	r3, [r7, #20]
  return(result);
 80087cc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d028      	beq.n	8008824 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d005      	beq.n	80087e4 <osMessageQueueGet+0x34>
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d002      	beq.n	80087e4 <osMessageQueueGet+0x34>
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d003      	beq.n	80087ec <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80087e4:	f06f 0303 	mvn.w	r3, #3
 80087e8:	61fb      	str	r3, [r7, #28]
 80087ea:	e037      	b.n	800885c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80087ec:	2300      	movs	r3, #0
 80087ee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80087f0:	f107 0310 	add.w	r3, r7, #16
 80087f4:	461a      	mov	r2, r3
 80087f6:	68b9      	ldr	r1, [r7, #8]
 80087f8:	69b8      	ldr	r0, [r7, #24]
 80087fa:	f000 ffad 	bl	8009758 <xQueueReceiveFromISR>
 80087fe:	4603      	mov	r3, r0
 8008800:	2b01      	cmp	r3, #1
 8008802:	d003      	beq.n	800880c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008804:	f06f 0302 	mvn.w	r3, #2
 8008808:	61fb      	str	r3, [r7, #28]
 800880a:	e027      	b.n	800885c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d024      	beq.n	800885c <osMessageQueueGet+0xac>
 8008812:	4b15      	ldr	r3, [pc, #84]	@ (8008868 <osMessageQueueGet+0xb8>)
 8008814:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008818:	601a      	str	r2, [r3, #0]
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	f3bf 8f6f 	isb	sy
 8008822:	e01b      	b.n	800885c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008824:	69bb      	ldr	r3, [r7, #24]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d002      	beq.n	8008830 <osMessageQueueGet+0x80>
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d103      	bne.n	8008838 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008830:	f06f 0303 	mvn.w	r3, #3
 8008834:	61fb      	str	r3, [r7, #28]
 8008836:	e011      	b.n	800885c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008838:	683a      	ldr	r2, [r7, #0]
 800883a:	68b9      	ldr	r1, [r7, #8]
 800883c:	69b8      	ldr	r0, [r7, #24]
 800883e:	f000 fd99 	bl	8009374 <xQueueReceive>
 8008842:	4603      	mov	r3, r0
 8008844:	2b01      	cmp	r3, #1
 8008846:	d009      	beq.n	800885c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d003      	beq.n	8008856 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800884e:	f06f 0301 	mvn.w	r3, #1
 8008852:	61fb      	str	r3, [r7, #28]
 8008854:	e002      	b.n	800885c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008856:	f06f 0302 	mvn.w	r3, #2
 800885a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800885c:	69fb      	ldr	r3, [r7, #28]
}
 800885e:	4618      	mov	r0, r3
 8008860:	3720      	adds	r7, #32
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	e000ed04 	.word	0xe000ed04

0800886c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800886c:	b480      	push	{r7}
 800886e:	b085      	sub	sp, #20
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	4a07      	ldr	r2, [pc, #28]	@ (8008898 <vApplicationGetIdleTaskMemory+0x2c>)
 800887c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	4a06      	ldr	r2, [pc, #24]	@ (800889c <vApplicationGetIdleTaskMemory+0x30>)
 8008882:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800888a:	601a      	str	r2, [r3, #0]
}
 800888c:	bf00      	nop
 800888e:	3714      	adds	r7, #20
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr
 8008898:	24000318 	.word	0x24000318
 800889c:	240003c0 	.word	0x240003c0

080088a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80088a0:	b480      	push	{r7}
 80088a2:	b085      	sub	sp, #20
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	4a07      	ldr	r2, [pc, #28]	@ (80088cc <vApplicationGetTimerTaskMemory+0x2c>)
 80088b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	4a06      	ldr	r2, [pc, #24]	@ (80088d0 <vApplicationGetTimerTaskMemory+0x30>)
 80088b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80088be:	601a      	str	r2, [r3, #0]
}
 80088c0:	bf00      	nop
 80088c2:	3714      	adds	r7, #20
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr
 80088cc:	24000bc0 	.word	0x24000bc0
 80088d0:	24000c68 	.word	0x24000c68

080088d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80088d4:	b480      	push	{r7}
 80088d6:	b083      	sub	sp, #12
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f103 0208 	add.w	r2, r3, #8
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f04f 32ff 	mov.w	r2, #4294967295
 80088ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f103 0208 	add.w	r2, r3, #8
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f103 0208 	add.w	r2, r3, #8
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008908:	bf00      	nop
 800890a:	370c      	adds	r7, #12
 800890c:	46bd      	mov	sp, r7
 800890e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008912:	4770      	bx	lr

08008914 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008914:	b480      	push	{r7}
 8008916:	b083      	sub	sp, #12
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008922:	bf00      	nop
 8008924:	370c      	adds	r7, #12
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr

0800892e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800892e:	b480      	push	{r7}
 8008930:	b085      	sub	sp, #20
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
 8008936:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	68fa      	ldr	r2, [r7, #12]
 8008942:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	689a      	ldr	r2, [r3, #8]
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	683a      	ldr	r2, [r7, #0]
 8008952:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	683a      	ldr	r2, [r7, #0]
 8008958:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	1c5a      	adds	r2, r3, #1
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	601a      	str	r2, [r3, #0]
}
 800896a:	bf00      	nop
 800896c:	3714      	adds	r7, #20
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr

08008976 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008976:	b480      	push	{r7}
 8008978:	b085      	sub	sp, #20
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
 800897e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800898c:	d103      	bne.n	8008996 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	60fb      	str	r3, [r7, #12]
 8008994:	e00c      	b.n	80089b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	3308      	adds	r3, #8
 800899a:	60fb      	str	r3, [r7, #12]
 800899c:	e002      	b.n	80089a4 <vListInsert+0x2e>
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	60fb      	str	r3, [r7, #12]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d2f6      	bcs.n	800899e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	685a      	ldr	r2, [r3, #4]
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	683a      	ldr	r2, [r7, #0]
 80089be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	68fa      	ldr	r2, [r7, #12]
 80089c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	683a      	ldr	r2, [r7, #0]
 80089ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	1c5a      	adds	r2, r3, #1
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	601a      	str	r2, [r3, #0]
}
 80089dc:	bf00      	nop
 80089de:	3714      	adds	r7, #20
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80089e8:	b480      	push	{r7}
 80089ea:	b085      	sub	sp, #20
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	6892      	ldr	r2, [r2, #8]
 80089fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	689b      	ldr	r3, [r3, #8]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	6852      	ldr	r2, [r2, #4]
 8008a08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	687a      	ldr	r2, [r7, #4]
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d103      	bne.n	8008a1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	689a      	ldr	r2, [r3, #8]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	1e5a      	subs	r2, r3, #1
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3714      	adds	r7, #20
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10b      	bne.n	8008a68 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a62:	bf00      	nop
 8008a64:	bf00      	nop
 8008a66:	e7fd      	b.n	8008a64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a68:	f002 fdb6 	bl	800b5d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a74:	68f9      	ldr	r1, [r7, #12]
 8008a76:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a78:	fb01 f303 	mul.w	r3, r1, r3
 8008a7c:	441a      	add	r2, r3
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2200      	movs	r2, #0
 8008a86:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	68f9      	ldr	r1, [r7, #12]
 8008a9c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a9e:	fb01 f303 	mul.w	r3, r1, r3
 8008aa2:	441a      	add	r2, r3
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	22ff      	movs	r2, #255	@ 0xff
 8008aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	22ff      	movs	r2, #255	@ 0xff
 8008ab4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d114      	bne.n	8008ae8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	691b      	ldr	r3, [r3, #16]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d01a      	beq.n	8008afc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	3310      	adds	r3, #16
 8008aca:	4618      	mov	r0, r3
 8008acc:	f001 fd3e 	bl	800a54c <xTaskRemoveFromEventList>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d012      	beq.n	8008afc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8008b0c <xQueueGenericReset+0xd0>)
 8008ad8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008adc:	601a      	str	r2, [r3, #0]
 8008ade:	f3bf 8f4f 	dsb	sy
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	e009      	b.n	8008afc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	3310      	adds	r3, #16
 8008aec:	4618      	mov	r0, r3
 8008aee:	f7ff fef1 	bl	80088d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	3324      	adds	r3, #36	@ 0x24
 8008af6:	4618      	mov	r0, r3
 8008af8:	f7ff feec 	bl	80088d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008afc:	f002 fd9e 	bl	800b63c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008b00:	2301      	movs	r3, #1
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3710      	adds	r7, #16
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}
 8008b0a:	bf00      	nop
 8008b0c:	e000ed04 	.word	0xe000ed04

08008b10 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b08e      	sub	sp, #56	@ 0x38
 8008b14:	af02      	add	r7, sp, #8
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	60b9      	str	r1, [r7, #8]
 8008b1a:	607a      	str	r2, [r7, #4]
 8008b1c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d10b      	bne.n	8008b3c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b28:	f383 8811 	msr	BASEPRI, r3
 8008b2c:	f3bf 8f6f 	isb	sy
 8008b30:	f3bf 8f4f 	dsb	sy
 8008b34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b36:	bf00      	nop
 8008b38:	bf00      	nop
 8008b3a:	e7fd      	b.n	8008b38 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10b      	bne.n	8008b5a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b46:	f383 8811 	msr	BASEPRI, r3
 8008b4a:	f3bf 8f6f 	isb	sy
 8008b4e:	f3bf 8f4f 	dsb	sy
 8008b52:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b54:	bf00      	nop
 8008b56:	bf00      	nop
 8008b58:	e7fd      	b.n	8008b56 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d002      	beq.n	8008b66 <xQueueGenericCreateStatic+0x56>
 8008b60:	68bb      	ldr	r3, [r7, #8]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d001      	beq.n	8008b6a <xQueueGenericCreateStatic+0x5a>
 8008b66:	2301      	movs	r3, #1
 8008b68:	e000      	b.n	8008b6c <xQueueGenericCreateStatic+0x5c>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d10b      	bne.n	8008b88 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b74:	f383 8811 	msr	BASEPRI, r3
 8008b78:	f3bf 8f6f 	isb	sy
 8008b7c:	f3bf 8f4f 	dsb	sy
 8008b80:	623b      	str	r3, [r7, #32]
}
 8008b82:	bf00      	nop
 8008b84:	bf00      	nop
 8008b86:	e7fd      	b.n	8008b84 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d102      	bne.n	8008b94 <xQueueGenericCreateStatic+0x84>
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d101      	bne.n	8008b98 <xQueueGenericCreateStatic+0x88>
 8008b94:	2301      	movs	r3, #1
 8008b96:	e000      	b.n	8008b9a <xQueueGenericCreateStatic+0x8a>
 8008b98:	2300      	movs	r3, #0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d10b      	bne.n	8008bb6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba2:	f383 8811 	msr	BASEPRI, r3
 8008ba6:	f3bf 8f6f 	isb	sy
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	61fb      	str	r3, [r7, #28]
}
 8008bb0:	bf00      	nop
 8008bb2:	bf00      	nop
 8008bb4:	e7fd      	b.n	8008bb2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008bb6:	2350      	movs	r3, #80	@ 0x50
 8008bb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	2b50      	cmp	r3, #80	@ 0x50
 8008bbe:	d00b      	beq.n	8008bd8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc4:	f383 8811 	msr	BASEPRI, r3
 8008bc8:	f3bf 8f6f 	isb	sy
 8008bcc:	f3bf 8f4f 	dsb	sy
 8008bd0:	61bb      	str	r3, [r7, #24]
}
 8008bd2:	bf00      	nop
 8008bd4:	bf00      	nop
 8008bd6:	e7fd      	b.n	8008bd4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008bd8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d00d      	beq.n	8008c00 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008bec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bf2:	9300      	str	r3, [sp, #0]
 8008bf4:	4613      	mov	r3, r2
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	68b9      	ldr	r1, [r7, #8]
 8008bfa:	68f8      	ldr	r0, [r7, #12]
 8008bfc:	f000 f840 	bl	8008c80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3730      	adds	r7, #48	@ 0x30
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}

08008c0a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008c0a:	b580      	push	{r7, lr}
 8008c0c:	b08a      	sub	sp, #40	@ 0x28
 8008c0e:	af02      	add	r7, sp, #8
 8008c10:	60f8      	str	r0, [r7, #12]
 8008c12:	60b9      	str	r1, [r7, #8]
 8008c14:	4613      	mov	r3, r2
 8008c16:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10b      	bne.n	8008c36 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c22:	f383 8811 	msr	BASEPRI, r3
 8008c26:	f3bf 8f6f 	isb	sy
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	613b      	str	r3, [r7, #16]
}
 8008c30:	bf00      	nop
 8008c32:	bf00      	nop
 8008c34:	e7fd      	b.n	8008c32 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	fb02 f303 	mul.w	r3, r2, r3
 8008c3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008c40:	69fb      	ldr	r3, [r7, #28]
 8008c42:	3350      	adds	r3, #80	@ 0x50
 8008c44:	4618      	mov	r0, r3
 8008c46:	f002 fde9 	bl	800b81c <pvPortMalloc>
 8008c4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d011      	beq.n	8008c76 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	3350      	adds	r3, #80	@ 0x50
 8008c5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c64:	79fa      	ldrb	r2, [r7, #7]
 8008c66:	69bb      	ldr	r3, [r7, #24]
 8008c68:	9300      	str	r3, [sp, #0]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	68b9      	ldr	r1, [r7, #8]
 8008c70:	68f8      	ldr	r0, [r7, #12]
 8008c72:	f000 f805 	bl	8008c80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c76:	69bb      	ldr	r3, [r7, #24]
	}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3720      	adds	r7, #32
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b084      	sub	sp, #16
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
 8008c8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d103      	bne.n	8008c9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	601a      	str	r2, [r3, #0]
 8008c9a:	e002      	b.n	8008ca2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008c9c:	69bb      	ldr	r3, [r7, #24]
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	68fa      	ldr	r2, [r7, #12]
 8008ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	68ba      	ldr	r2, [r7, #8]
 8008cac:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008cae:	2101      	movs	r1, #1
 8008cb0:	69b8      	ldr	r0, [r7, #24]
 8008cb2:	f7ff fec3 	bl	8008a3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	78fa      	ldrb	r2, [r7, #3]
 8008cba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008cbe:	bf00      	nop
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}

08008cc6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008cc6:	b580      	push	{r7, lr}
 8008cc8:	b082      	sub	sp, #8
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00e      	beq.n	8008cf2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	2200      	movs	r2, #0
 8008cea:	2100      	movs	r1, #0
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f911 	bl	8008f14 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008cf2:	bf00      	nop
 8008cf4:	3708      	adds	r7, #8
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b086      	sub	sp, #24
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	4603      	mov	r3, r0
 8008d02:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008d04:	2301      	movs	r3, #1
 8008d06:	617b      	str	r3, [r7, #20]
 8008d08:	2300      	movs	r3, #0
 8008d0a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008d0c:	79fb      	ldrb	r3, [r7, #7]
 8008d0e:	461a      	mov	r2, r3
 8008d10:	6939      	ldr	r1, [r7, #16]
 8008d12:	6978      	ldr	r0, [r7, #20]
 8008d14:	f7ff ff79 	bl	8008c0a <xQueueGenericCreate>
 8008d18:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008d1a:	68f8      	ldr	r0, [r7, #12]
 8008d1c:	f7ff ffd3 	bl	8008cc6 <prvInitialiseMutex>

		return xNewQueue;
 8008d20:	68fb      	ldr	r3, [r7, #12]
	}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3718      	adds	r7, #24
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}

08008d2a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008d2a:	b580      	push	{r7, lr}
 8008d2c:	b088      	sub	sp, #32
 8008d2e:	af02      	add	r7, sp, #8
 8008d30:	4603      	mov	r3, r0
 8008d32:	6039      	str	r1, [r7, #0]
 8008d34:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008d36:	2301      	movs	r3, #1
 8008d38:	617b      	str	r3, [r7, #20]
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008d3e:	79fb      	ldrb	r3, [r7, #7]
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	2200      	movs	r2, #0
 8008d46:	6939      	ldr	r1, [r7, #16]
 8008d48:	6978      	ldr	r0, [r7, #20]
 8008d4a:	f7ff fee1 	bl	8008b10 <xQueueGenericCreateStatic>
 8008d4e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008d50:	68f8      	ldr	r0, [r7, #12]
 8008d52:	f7ff ffb8 	bl	8008cc6 <prvInitialiseMutex>

		return xNewQueue;
 8008d56:	68fb      	ldr	r3, [r7, #12]
	}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3718      	adds	r7, #24
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8008d60:	b590      	push	{r4, r7, lr}
 8008d62:	b087      	sub	sp, #28
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d10b      	bne.n	8008d8a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8008d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d76:	f383 8811 	msr	BASEPRI, r3
 8008d7a:	f3bf 8f6f 	isb	sy
 8008d7e:	f3bf 8f4f 	dsb	sy
 8008d82:	60fb      	str	r3, [r7, #12]
}
 8008d84:	bf00      	nop
 8008d86:	bf00      	nop
 8008d88:	e7fd      	b.n	8008d86 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	689c      	ldr	r4, [r3, #8]
 8008d8e:	f001 fda3 	bl	800a8d8 <xTaskGetCurrentTaskHandle>
 8008d92:	4603      	mov	r3, r0
 8008d94:	429c      	cmp	r4, r3
 8008d96:	d111      	bne.n	8008dbc <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8008d98:	693b      	ldr	r3, [r7, #16]
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	1e5a      	subs	r2, r3, #1
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d105      	bne.n	8008db6 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8008daa:	2300      	movs	r3, #0
 8008dac:	2200      	movs	r2, #0
 8008dae:	2100      	movs	r1, #0
 8008db0:	6938      	ldr	r0, [r7, #16]
 8008db2:	f000 f8af 	bl	8008f14 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8008db6:	2301      	movs	r3, #1
 8008db8:	617b      	str	r3, [r7, #20]
 8008dba:	e001      	b.n	8008dc0 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8008dc0:	697b      	ldr	r3, [r7, #20]
	}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	371c      	adds	r7, #28
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd90      	pop	{r4, r7, pc}

08008dca <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8008dca:	b590      	push	{r4, r7, lr}
 8008dcc:	b087      	sub	sp, #28
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	6078      	str	r0, [r7, #4]
 8008dd2:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d10b      	bne.n	8008df6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8008dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de2:	f383 8811 	msr	BASEPRI, r3
 8008de6:	f3bf 8f6f 	isb	sy
 8008dea:	f3bf 8f4f 	dsb	sy
 8008dee:	60fb      	str	r3, [r7, #12]
}
 8008df0:	bf00      	nop
 8008df2:	bf00      	nop
 8008df4:	e7fd      	b.n	8008df2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008df6:	693b      	ldr	r3, [r7, #16]
 8008df8:	689c      	ldr	r4, [r3, #8]
 8008dfa:	f001 fd6d 	bl	800a8d8 <xTaskGetCurrentTaskHandle>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	429c      	cmp	r4, r3
 8008e02:	d107      	bne.n	8008e14 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	1c5a      	adds	r2, r3, #1
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	617b      	str	r3, [r7, #20]
 8008e12:	e00c      	b.n	8008e2e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008e14:	6839      	ldr	r1, [r7, #0]
 8008e16:	6938      	ldr	r0, [r7, #16]
 8008e18:	f000 fb8e 	bl	8009538 <xQueueSemaphoreTake>
 8008e1c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8008e1e:	697b      	ldr	r3, [r7, #20]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d004      	beq.n	8008e2e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	1c5a      	adds	r2, r3, #1
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8008e2e:	697b      	ldr	r3, [r7, #20]
	}
 8008e30:	4618      	mov	r0, r3
 8008e32:	371c      	adds	r7, #28
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd90      	pop	{r4, r7, pc}

08008e38 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b08a      	sub	sp, #40	@ 0x28
 8008e3c:	af02      	add	r7, sp, #8
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d10b      	bne.n	8008e62 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	61bb      	str	r3, [r7, #24]
}
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	e7fd      	b.n	8008e5e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d90b      	bls.n	8008e82 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8008e6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e6e:	f383 8811 	msr	BASEPRI, r3
 8008e72:	f3bf 8f6f 	isb	sy
 8008e76:	f3bf 8f4f 	dsb	sy
 8008e7a:	617b      	str	r3, [r7, #20]
}
 8008e7c:	bf00      	nop
 8008e7e:	bf00      	nop
 8008e80:	e7fd      	b.n	8008e7e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008e82:	2302      	movs	r3, #2
 8008e84:	9300      	str	r3, [sp, #0]
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	68f8      	ldr	r0, [r7, #12]
 8008e8e:	f7ff fe3f 	bl	8008b10 <xQueueGenericCreateStatic>
 8008e92:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008e94:	69fb      	ldr	r3, [r7, #28]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d002      	beq.n	8008ea0 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	68ba      	ldr	r2, [r7, #8]
 8008e9e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008ea0:	69fb      	ldr	r3, [r7, #28]
	}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3720      	adds	r7, #32
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b086      	sub	sp, #24
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
 8008eb2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d10b      	bne.n	8008ed2 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8008eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ebe:	f383 8811 	msr	BASEPRI, r3
 8008ec2:	f3bf 8f6f 	isb	sy
 8008ec6:	f3bf 8f4f 	dsb	sy
 8008eca:	613b      	str	r3, [r7, #16]
}
 8008ecc:	bf00      	nop
 8008ece:	bf00      	nop
 8008ed0:	e7fd      	b.n	8008ece <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008ed2:	683a      	ldr	r2, [r7, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d90b      	bls.n	8008ef2 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ede:	f383 8811 	msr	BASEPRI, r3
 8008ee2:	f3bf 8f6f 	isb	sy
 8008ee6:	f3bf 8f4f 	dsb	sy
 8008eea:	60fb      	str	r3, [r7, #12]
}
 8008eec:	bf00      	nop
 8008eee:	bf00      	nop
 8008ef0:	e7fd      	b.n	8008eee <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008ef2:	2202      	movs	r2, #2
 8008ef4:	2100      	movs	r1, #0
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f7ff fe87 	bl	8008c0a <xQueueGenericCreate>
 8008efc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d002      	beq.n	8008f0a <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008f04:	697b      	ldr	r3, [r7, #20]
 8008f06:	683a      	ldr	r2, [r7, #0]
 8008f08:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008f0a:	697b      	ldr	r3, [r7, #20]
	}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3718      	adds	r7, #24
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bd80      	pop	{r7, pc}

08008f14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b08e      	sub	sp, #56	@ 0x38
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	607a      	str	r2, [r7, #4]
 8008f20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008f22:	2300      	movs	r3, #0
 8008f24:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d10b      	bne.n	8008f48 <xQueueGenericSend+0x34>
	__asm volatile
 8008f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f34:	f383 8811 	msr	BASEPRI, r3
 8008f38:	f3bf 8f6f 	isb	sy
 8008f3c:	f3bf 8f4f 	dsb	sy
 8008f40:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f42:	bf00      	nop
 8008f44:	bf00      	nop
 8008f46:	e7fd      	b.n	8008f44 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d103      	bne.n	8008f56 <xQueueGenericSend+0x42>
 8008f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d101      	bne.n	8008f5a <xQueueGenericSend+0x46>
 8008f56:	2301      	movs	r3, #1
 8008f58:	e000      	b.n	8008f5c <xQueueGenericSend+0x48>
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d10b      	bne.n	8008f78 <xQueueGenericSend+0x64>
	__asm volatile
 8008f60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f64:	f383 8811 	msr	BASEPRI, r3
 8008f68:	f3bf 8f6f 	isb	sy
 8008f6c:	f3bf 8f4f 	dsb	sy
 8008f70:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008f72:	bf00      	nop
 8008f74:	bf00      	nop
 8008f76:	e7fd      	b.n	8008f74 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	2b02      	cmp	r3, #2
 8008f7c:	d103      	bne.n	8008f86 <xQueueGenericSend+0x72>
 8008f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d101      	bne.n	8008f8a <xQueueGenericSend+0x76>
 8008f86:	2301      	movs	r3, #1
 8008f88:	e000      	b.n	8008f8c <xQueueGenericSend+0x78>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d10b      	bne.n	8008fa8 <xQueueGenericSend+0x94>
	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	623b      	str	r3, [r7, #32]
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fa8:	f001 fca6 	bl	800a8f8 <xTaskGetSchedulerState>
 8008fac:	4603      	mov	r3, r0
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d102      	bne.n	8008fb8 <xQueueGenericSend+0xa4>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d101      	bne.n	8008fbc <xQueueGenericSend+0xa8>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e000      	b.n	8008fbe <xQueueGenericSend+0xaa>
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d10b      	bne.n	8008fda <xQueueGenericSend+0xc6>
	__asm volatile
 8008fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc6:	f383 8811 	msr	BASEPRI, r3
 8008fca:	f3bf 8f6f 	isb	sy
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	61fb      	str	r3, [r7, #28]
}
 8008fd4:	bf00      	nop
 8008fd6:	bf00      	nop
 8008fd8:	e7fd      	b.n	8008fd6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008fda:	f002 fafd 	bl	800b5d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d302      	bcc.n	8008ff0 <xQueueGenericSend+0xdc>
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	2b02      	cmp	r3, #2
 8008fee:	d129      	bne.n	8009044 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008ff0:	683a      	ldr	r2, [r7, #0]
 8008ff2:	68b9      	ldr	r1, [r7, #8]
 8008ff4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ff6:	f000 fc6d 	bl	80098d4 <prvCopyDataToQueue>
 8008ffa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009000:	2b00      	cmp	r3, #0
 8009002:	d010      	beq.n	8009026 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009006:	3324      	adds	r3, #36	@ 0x24
 8009008:	4618      	mov	r0, r3
 800900a:	f001 fa9f 	bl	800a54c <xTaskRemoveFromEventList>
 800900e:	4603      	mov	r3, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d013      	beq.n	800903c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009014:	4b3f      	ldr	r3, [pc, #252]	@ (8009114 <xQueueGenericSend+0x200>)
 8009016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800901a:	601a      	str	r2, [r3, #0]
 800901c:	f3bf 8f4f 	dsb	sy
 8009020:	f3bf 8f6f 	isb	sy
 8009024:	e00a      	b.n	800903c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009028:	2b00      	cmp	r3, #0
 800902a:	d007      	beq.n	800903c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800902c:	4b39      	ldr	r3, [pc, #228]	@ (8009114 <xQueueGenericSend+0x200>)
 800902e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009032:	601a      	str	r2, [r3, #0]
 8009034:	f3bf 8f4f 	dsb	sy
 8009038:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800903c:	f002 fafe 	bl	800b63c <vPortExitCritical>
				return pdPASS;
 8009040:	2301      	movs	r3, #1
 8009042:	e063      	b.n	800910c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d103      	bne.n	8009052 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800904a:	f002 faf7 	bl	800b63c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800904e:	2300      	movs	r3, #0
 8009050:	e05c      	b.n	800910c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009054:	2b00      	cmp	r3, #0
 8009056:	d106      	bne.n	8009066 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009058:	f107 0314 	add.w	r3, r7, #20
 800905c:	4618      	mov	r0, r3
 800905e:	f001 fad9 	bl	800a614 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009062:	2301      	movs	r3, #1
 8009064:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009066:	f002 fae9 	bl	800b63c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800906a:	f001 f82f 	bl	800a0cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800906e:	f002 fab3 	bl	800b5d8 <vPortEnterCritical>
 8009072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009074:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009078:	b25b      	sxtb	r3, r3
 800907a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800907e:	d103      	bne.n	8009088 <xQueueGenericSend+0x174>
 8009080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009082:	2200      	movs	r2, #0
 8009084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800908e:	b25b      	sxtb	r3, r3
 8009090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009094:	d103      	bne.n	800909e <xQueueGenericSend+0x18a>
 8009096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009098:	2200      	movs	r2, #0
 800909a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800909e:	f002 facd 	bl	800b63c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090a2:	1d3a      	adds	r2, r7, #4
 80090a4:	f107 0314 	add.w	r3, r7, #20
 80090a8:	4611      	mov	r1, r2
 80090aa:	4618      	mov	r0, r3
 80090ac:	f001 fac8 	bl	800a640 <xTaskCheckForTimeOut>
 80090b0:	4603      	mov	r3, r0
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d124      	bne.n	8009100 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80090b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090b8:	f000 fd04 	bl	8009ac4 <prvIsQueueFull>
 80090bc:	4603      	mov	r3, r0
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d018      	beq.n	80090f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80090c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c4:	3310      	adds	r3, #16
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	4611      	mov	r1, r2
 80090ca:	4618      	mov	r0, r3
 80090cc:	f001 f9ec 	bl	800a4a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80090d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090d2:	f000 fc8f 	bl	80099f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80090d6:	f001 f807 	bl	800a0e8 <xTaskResumeAll>
 80090da:	4603      	mov	r3, r0
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f47f af7c 	bne.w	8008fda <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80090e2:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <xQueueGenericSend+0x200>)
 80090e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090e8:	601a      	str	r2, [r3, #0]
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	e772      	b.n	8008fda <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80090f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090f6:	f000 fc7d 	bl	80099f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80090fa:	f000 fff5 	bl	800a0e8 <xTaskResumeAll>
 80090fe:	e76c      	b.n	8008fda <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009100:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009102:	f000 fc77 	bl	80099f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009106:	f000 ffef 	bl	800a0e8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800910a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800910c:	4618      	mov	r0, r3
 800910e:	3738      	adds	r7, #56	@ 0x38
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}
 8009114:	e000ed04 	.word	0xe000ed04

08009118 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b090      	sub	sp, #64	@ 0x40
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
 8009124:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800912a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800912c:	2b00      	cmp	r3, #0
 800912e:	d10b      	bne.n	8009148 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009134:	f383 8811 	msr	BASEPRI, r3
 8009138:	f3bf 8f6f 	isb	sy
 800913c:	f3bf 8f4f 	dsb	sy
 8009140:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009142:	bf00      	nop
 8009144:	bf00      	nop
 8009146:	e7fd      	b.n	8009144 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009148:	68bb      	ldr	r3, [r7, #8]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d103      	bne.n	8009156 <xQueueGenericSendFromISR+0x3e>
 800914e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009152:	2b00      	cmp	r3, #0
 8009154:	d101      	bne.n	800915a <xQueueGenericSendFromISR+0x42>
 8009156:	2301      	movs	r3, #1
 8009158:	e000      	b.n	800915c <xQueueGenericSendFromISR+0x44>
 800915a:	2300      	movs	r3, #0
 800915c:	2b00      	cmp	r3, #0
 800915e:	d10b      	bne.n	8009178 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009164:	f383 8811 	msr	BASEPRI, r3
 8009168:	f3bf 8f6f 	isb	sy
 800916c:	f3bf 8f4f 	dsb	sy
 8009170:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009172:	bf00      	nop
 8009174:	bf00      	nop
 8009176:	e7fd      	b.n	8009174 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	2b02      	cmp	r3, #2
 800917c:	d103      	bne.n	8009186 <xQueueGenericSendFromISR+0x6e>
 800917e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009182:	2b01      	cmp	r3, #1
 8009184:	d101      	bne.n	800918a <xQueueGenericSendFromISR+0x72>
 8009186:	2301      	movs	r3, #1
 8009188:	e000      	b.n	800918c <xQueueGenericSendFromISR+0x74>
 800918a:	2300      	movs	r3, #0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d10b      	bne.n	80091a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009194:	f383 8811 	msr	BASEPRI, r3
 8009198:	f3bf 8f6f 	isb	sy
 800919c:	f3bf 8f4f 	dsb	sy
 80091a0:	623b      	str	r3, [r7, #32]
}
 80091a2:	bf00      	nop
 80091a4:	bf00      	nop
 80091a6:	e7fd      	b.n	80091a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80091a8:	f002 faf6 	bl	800b798 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80091ac:	f3ef 8211 	mrs	r2, BASEPRI
 80091b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b4:	f383 8811 	msr	BASEPRI, r3
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	61fa      	str	r2, [r7, #28]
 80091c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80091c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80091c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d302      	bcc.n	80091da <xQueueGenericSendFromISR+0xc2>
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	2b02      	cmp	r3, #2
 80091d8:	d12f      	bne.n	800923a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80091da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80091e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80091ea:	683a      	ldr	r2, [r7, #0]
 80091ec:	68b9      	ldr	r1, [r7, #8]
 80091ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80091f0:	f000 fb70 	bl	80098d4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80091f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80091f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fc:	d112      	bne.n	8009224 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009202:	2b00      	cmp	r3, #0
 8009204:	d016      	beq.n	8009234 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009208:	3324      	adds	r3, #36	@ 0x24
 800920a:	4618      	mov	r0, r3
 800920c:	f001 f99e 	bl	800a54c <xTaskRemoveFromEventList>
 8009210:	4603      	mov	r3, r0
 8009212:	2b00      	cmp	r3, #0
 8009214:	d00e      	beq.n	8009234 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d00b      	beq.n	8009234 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2201      	movs	r2, #1
 8009220:	601a      	str	r2, [r3, #0]
 8009222:	e007      	b.n	8009234 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009224:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009228:	3301      	adds	r3, #1
 800922a:	b2db      	uxtb	r3, r3
 800922c:	b25a      	sxtb	r2, r3
 800922e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009234:	2301      	movs	r3, #1
 8009236:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009238:	e001      	b.n	800923e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800923a:	2300      	movs	r3, #0
 800923c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800923e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009240:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009248:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800924a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800924c:	4618      	mov	r0, r3
 800924e:	3740      	adds	r7, #64	@ 0x40
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}

08009254 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b08e      	sub	sp, #56	@ 0x38
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009264:	2b00      	cmp	r3, #0
 8009266:	d10b      	bne.n	8009280 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8009268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800926c:	f383 8811 	msr	BASEPRI, r3
 8009270:	f3bf 8f6f 	isb	sy
 8009274:	f3bf 8f4f 	dsb	sy
 8009278:	623b      	str	r3, [r7, #32]
}
 800927a:	bf00      	nop
 800927c:	bf00      	nop
 800927e:	e7fd      	b.n	800927c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00b      	beq.n	80092a0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8009288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928c:	f383 8811 	msr	BASEPRI, r3
 8009290:	f3bf 8f6f 	isb	sy
 8009294:	f3bf 8f4f 	dsb	sy
 8009298:	61fb      	str	r3, [r7, #28]
}
 800929a:	bf00      	nop
 800929c:	bf00      	nop
 800929e:	e7fd      	b.n	800929c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80092a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d103      	bne.n	80092b0 <xQueueGiveFromISR+0x5c>
 80092a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d101      	bne.n	80092b4 <xQueueGiveFromISR+0x60>
 80092b0:	2301      	movs	r3, #1
 80092b2:	e000      	b.n	80092b6 <xQueueGiveFromISR+0x62>
 80092b4:	2300      	movs	r3, #0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d10b      	bne.n	80092d2 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80092ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
 80092ca:	61bb      	str	r3, [r7, #24]
}
 80092cc:	bf00      	nop
 80092ce:	bf00      	nop
 80092d0:	e7fd      	b.n	80092ce <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80092d2:	f002 fa61 	bl	800b798 <vPortValidateInterruptPriority>
	__asm volatile
 80092d6:	f3ef 8211 	mrs	r2, BASEPRI
 80092da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092de:	f383 8811 	msr	BASEPRI, r3
 80092e2:	f3bf 8f6f 	isb	sy
 80092e6:	f3bf 8f4f 	dsb	sy
 80092ea:	617a      	str	r2, [r7, #20]
 80092ec:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80092ee:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80092f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092f6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80092f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092fe:	429a      	cmp	r2, r3
 8009300:	d22b      	bcs.n	800935a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009304:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009308:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800930c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930e:	1c5a      	adds	r2, r3, #1
 8009310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009312:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009314:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800931c:	d112      	bne.n	8009344 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800931e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009322:	2b00      	cmp	r3, #0
 8009324:	d016      	beq.n	8009354 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009328:	3324      	adds	r3, #36	@ 0x24
 800932a:	4618      	mov	r0, r3
 800932c:	f001 f90e 	bl	800a54c <xTaskRemoveFromEventList>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d00e      	beq.n	8009354 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00b      	beq.n	8009354 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	2201      	movs	r2, #1
 8009340:	601a      	str	r2, [r3, #0]
 8009342:	e007      	b.n	8009354 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009348:	3301      	adds	r3, #1
 800934a:	b2db      	uxtb	r3, r3
 800934c:	b25a      	sxtb	r2, r3
 800934e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009350:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009354:	2301      	movs	r3, #1
 8009356:	637b      	str	r3, [r7, #52]	@ 0x34
 8009358:	e001      	b.n	800935e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800935a:	2300      	movs	r3, #0
 800935c:	637b      	str	r3, [r7, #52]	@ 0x34
 800935e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009360:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f383 8811 	msr	BASEPRI, r3
}
 8009368:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800936a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800936c:	4618      	mov	r0, r3
 800936e:	3738      	adds	r7, #56	@ 0x38
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b08c      	sub	sp, #48	@ 0x30
 8009378:	af00      	add	r7, sp, #0
 800937a:	60f8      	str	r0, [r7, #12]
 800937c:	60b9      	str	r1, [r7, #8]
 800937e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009380:	2300      	movs	r3, #0
 8009382:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800938a:	2b00      	cmp	r3, #0
 800938c:	d10b      	bne.n	80093a6 <xQueueReceive+0x32>
	__asm volatile
 800938e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009392:	f383 8811 	msr	BASEPRI, r3
 8009396:	f3bf 8f6f 	isb	sy
 800939a:	f3bf 8f4f 	dsb	sy
 800939e:	623b      	str	r3, [r7, #32]
}
 80093a0:	bf00      	nop
 80093a2:	bf00      	nop
 80093a4:	e7fd      	b.n	80093a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d103      	bne.n	80093b4 <xQueueReceive+0x40>
 80093ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d101      	bne.n	80093b8 <xQueueReceive+0x44>
 80093b4:	2301      	movs	r3, #1
 80093b6:	e000      	b.n	80093ba <xQueueReceive+0x46>
 80093b8:	2300      	movs	r3, #0
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d10b      	bne.n	80093d6 <xQueueReceive+0x62>
	__asm volatile
 80093be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c2:	f383 8811 	msr	BASEPRI, r3
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	61fb      	str	r3, [r7, #28]
}
 80093d0:	bf00      	nop
 80093d2:	bf00      	nop
 80093d4:	e7fd      	b.n	80093d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093d6:	f001 fa8f 	bl	800a8f8 <xTaskGetSchedulerState>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d102      	bne.n	80093e6 <xQueueReceive+0x72>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d101      	bne.n	80093ea <xQueueReceive+0x76>
 80093e6:	2301      	movs	r3, #1
 80093e8:	e000      	b.n	80093ec <xQueueReceive+0x78>
 80093ea:	2300      	movs	r3, #0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d10b      	bne.n	8009408 <xQueueReceive+0x94>
	__asm volatile
 80093f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f4:	f383 8811 	msr	BASEPRI, r3
 80093f8:	f3bf 8f6f 	isb	sy
 80093fc:	f3bf 8f4f 	dsb	sy
 8009400:	61bb      	str	r3, [r7, #24]
}
 8009402:	bf00      	nop
 8009404:	bf00      	nop
 8009406:	e7fd      	b.n	8009404 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009408:	f002 f8e6 	bl	800b5d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800940c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800940e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009410:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009414:	2b00      	cmp	r3, #0
 8009416:	d01f      	beq.n	8009458 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009418:	68b9      	ldr	r1, [r7, #8]
 800941a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800941c:	f000 fac4 	bl	80099a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009422:	1e5a      	subs	r2, r3, #1
 8009424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009426:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800942a:	691b      	ldr	r3, [r3, #16]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d00f      	beq.n	8009450 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009432:	3310      	adds	r3, #16
 8009434:	4618      	mov	r0, r3
 8009436:	f001 f889 	bl	800a54c <xTaskRemoveFromEventList>
 800943a:	4603      	mov	r3, r0
 800943c:	2b00      	cmp	r3, #0
 800943e:	d007      	beq.n	8009450 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009440:	4b3c      	ldr	r3, [pc, #240]	@ (8009534 <xQueueReceive+0x1c0>)
 8009442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009446:	601a      	str	r2, [r3, #0]
 8009448:	f3bf 8f4f 	dsb	sy
 800944c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009450:	f002 f8f4 	bl	800b63c <vPortExitCritical>
				return pdPASS;
 8009454:	2301      	movs	r3, #1
 8009456:	e069      	b.n	800952c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d103      	bne.n	8009466 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800945e:	f002 f8ed 	bl	800b63c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009462:	2300      	movs	r3, #0
 8009464:	e062      	b.n	800952c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009468:	2b00      	cmp	r3, #0
 800946a:	d106      	bne.n	800947a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800946c:	f107 0310 	add.w	r3, r7, #16
 8009470:	4618      	mov	r0, r3
 8009472:	f001 f8cf 	bl	800a614 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009476:	2301      	movs	r3, #1
 8009478:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800947a:	f002 f8df 	bl	800b63c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800947e:	f000 fe25 	bl	800a0cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009482:	f002 f8a9 	bl	800b5d8 <vPortEnterCritical>
 8009486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009488:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800948c:	b25b      	sxtb	r3, r3
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009492:	d103      	bne.n	800949c <xQueueReceive+0x128>
 8009494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009496:	2200      	movs	r2, #0
 8009498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800949c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800949e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80094a2:	b25b      	sxtb	r3, r3
 80094a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094a8:	d103      	bne.n	80094b2 <xQueueReceive+0x13e>
 80094aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ac:	2200      	movs	r2, #0
 80094ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80094b2:	f002 f8c3 	bl	800b63c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80094b6:	1d3a      	adds	r2, r7, #4
 80094b8:	f107 0310 	add.w	r3, r7, #16
 80094bc:	4611      	mov	r1, r2
 80094be:	4618      	mov	r0, r3
 80094c0:	f001 f8be 	bl	800a640 <xTaskCheckForTimeOut>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d123      	bne.n	8009512 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80094ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094cc:	f000 fae4 	bl	8009a98 <prvIsQueueEmpty>
 80094d0:	4603      	mov	r3, r0
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d017      	beq.n	8009506 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80094d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094d8:	3324      	adds	r3, #36	@ 0x24
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	4611      	mov	r1, r2
 80094de:	4618      	mov	r0, r3
 80094e0:	f000 ffe2 	bl	800a4a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80094e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80094e6:	f000 fa85 	bl	80099f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80094ea:	f000 fdfd 	bl	800a0e8 <xTaskResumeAll>
 80094ee:	4603      	mov	r3, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d189      	bne.n	8009408 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80094f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009534 <xQueueReceive+0x1c0>)
 80094f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094fa:	601a      	str	r2, [r3, #0]
 80094fc:	f3bf 8f4f 	dsb	sy
 8009500:	f3bf 8f6f 	isb	sy
 8009504:	e780      	b.n	8009408 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009506:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009508:	f000 fa74 	bl	80099f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800950c:	f000 fdec 	bl	800a0e8 <xTaskResumeAll>
 8009510:	e77a      	b.n	8009408 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009512:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009514:	f000 fa6e 	bl	80099f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009518:	f000 fde6 	bl	800a0e8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800951c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800951e:	f000 fabb 	bl	8009a98 <prvIsQueueEmpty>
 8009522:	4603      	mov	r3, r0
 8009524:	2b00      	cmp	r3, #0
 8009526:	f43f af6f 	beq.w	8009408 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800952a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800952c:	4618      	mov	r0, r3
 800952e:	3730      	adds	r7, #48	@ 0x30
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	e000ed04 	.word	0xe000ed04

08009538 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b08e      	sub	sp, #56	@ 0x38
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009542:	2300      	movs	r3, #0
 8009544:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800954a:	2300      	movs	r3, #0
 800954c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800954e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009550:	2b00      	cmp	r3, #0
 8009552:	d10b      	bne.n	800956c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	623b      	str	r3, [r7, #32]
}
 8009566:	bf00      	nop
 8009568:	bf00      	nop
 800956a:	e7fd      	b.n	8009568 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800956c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800956e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009570:	2b00      	cmp	r3, #0
 8009572:	d00b      	beq.n	800958c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009578:	f383 8811 	msr	BASEPRI, r3
 800957c:	f3bf 8f6f 	isb	sy
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	61fb      	str	r3, [r7, #28]
}
 8009586:	bf00      	nop
 8009588:	bf00      	nop
 800958a:	e7fd      	b.n	8009588 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800958c:	f001 f9b4 	bl	800a8f8 <xTaskGetSchedulerState>
 8009590:	4603      	mov	r3, r0
 8009592:	2b00      	cmp	r3, #0
 8009594:	d102      	bne.n	800959c <xQueueSemaphoreTake+0x64>
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d101      	bne.n	80095a0 <xQueueSemaphoreTake+0x68>
 800959c:	2301      	movs	r3, #1
 800959e:	e000      	b.n	80095a2 <xQueueSemaphoreTake+0x6a>
 80095a0:	2300      	movs	r3, #0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10b      	bne.n	80095be <xQueueSemaphoreTake+0x86>
	__asm volatile
 80095a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	61bb      	str	r3, [r7, #24]
}
 80095b8:	bf00      	nop
 80095ba:	bf00      	nop
 80095bc:	e7fd      	b.n	80095ba <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80095be:	f002 f80b 	bl	800b5d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80095c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095c6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80095c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d024      	beq.n	8009618 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80095ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d0:	1e5a      	subs	r2, r3, #1
 80095d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80095d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d104      	bne.n	80095e8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80095de:	f001 fb05 	bl	800abec <pvTaskIncrementMutexHeldCount>
 80095e2:	4602      	mov	r2, r0
 80095e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80095e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ea:	691b      	ldr	r3, [r3, #16]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d00f      	beq.n	8009610 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80095f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f2:	3310      	adds	r3, #16
 80095f4:	4618      	mov	r0, r3
 80095f6:	f000 ffa9 	bl	800a54c <xTaskRemoveFromEventList>
 80095fa:	4603      	mov	r3, r0
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d007      	beq.n	8009610 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009600:	4b54      	ldr	r3, [pc, #336]	@ (8009754 <xQueueSemaphoreTake+0x21c>)
 8009602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009606:	601a      	str	r2, [r3, #0]
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009610:	f002 f814 	bl	800b63c <vPortExitCritical>
				return pdPASS;
 8009614:	2301      	movs	r3, #1
 8009616:	e098      	b.n	800974a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d112      	bne.n	8009644 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800961e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009620:	2b00      	cmp	r3, #0
 8009622:	d00b      	beq.n	800963c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009628:	f383 8811 	msr	BASEPRI, r3
 800962c:	f3bf 8f6f 	isb	sy
 8009630:	f3bf 8f4f 	dsb	sy
 8009634:	617b      	str	r3, [r7, #20]
}
 8009636:	bf00      	nop
 8009638:	bf00      	nop
 800963a:	e7fd      	b.n	8009638 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800963c:	f001 fffe 	bl	800b63c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009640:	2300      	movs	r3, #0
 8009642:	e082      	b.n	800974a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009646:	2b00      	cmp	r3, #0
 8009648:	d106      	bne.n	8009658 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800964a:	f107 030c 	add.w	r3, r7, #12
 800964e:	4618      	mov	r0, r3
 8009650:	f000 ffe0 	bl	800a614 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009654:	2301      	movs	r3, #1
 8009656:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009658:	f001 fff0 	bl	800b63c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800965c:	f000 fd36 	bl	800a0cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009660:	f001 ffba 	bl	800b5d8 <vPortEnterCritical>
 8009664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009666:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800966a:	b25b      	sxtb	r3, r3
 800966c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009670:	d103      	bne.n	800967a <xQueueSemaphoreTake+0x142>
 8009672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009674:	2200      	movs	r2, #0
 8009676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800967a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800967c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009680:	b25b      	sxtb	r3, r3
 8009682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009686:	d103      	bne.n	8009690 <xQueueSemaphoreTake+0x158>
 8009688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800968a:	2200      	movs	r2, #0
 800968c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009690:	f001 ffd4 	bl	800b63c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009694:	463a      	mov	r2, r7
 8009696:	f107 030c 	add.w	r3, r7, #12
 800969a:	4611      	mov	r1, r2
 800969c:	4618      	mov	r0, r3
 800969e:	f000 ffcf 	bl	800a640 <xTaskCheckForTimeOut>
 80096a2:	4603      	mov	r3, r0
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d132      	bne.n	800970e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80096a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80096aa:	f000 f9f5 	bl	8009a98 <prvIsQueueEmpty>
 80096ae:	4603      	mov	r3, r0
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d026      	beq.n	8009702 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d109      	bne.n	80096d0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80096bc:	f001 ff8c 	bl	800b5d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80096c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	4618      	mov	r0, r3
 80096c6:	f001 f935 	bl	800a934 <xTaskPriorityInherit>
 80096ca:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80096cc:	f001 ffb6 	bl	800b63c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80096d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d2:	3324      	adds	r3, #36	@ 0x24
 80096d4:	683a      	ldr	r2, [r7, #0]
 80096d6:	4611      	mov	r1, r2
 80096d8:	4618      	mov	r0, r3
 80096da:	f000 fee5 	bl	800a4a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80096de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80096e0:	f000 f988 	bl	80099f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80096e4:	f000 fd00 	bl	800a0e8 <xTaskResumeAll>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f47f af67 	bne.w	80095be <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80096f0:	4b18      	ldr	r3, [pc, #96]	@ (8009754 <xQueueSemaphoreTake+0x21c>)
 80096f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80096f6:	601a      	str	r2, [r3, #0]
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	f3bf 8f6f 	isb	sy
 8009700:	e75d      	b.n	80095be <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009702:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009704:	f000 f976 	bl	80099f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009708:	f000 fcee 	bl	800a0e8 <xTaskResumeAll>
 800970c:	e757      	b.n	80095be <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800970e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009710:	f000 f970 	bl	80099f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009714:	f000 fce8 	bl	800a0e8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009718:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800971a:	f000 f9bd 	bl	8009a98 <prvIsQueueEmpty>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	f43f af4c 	beq.w	80095be <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009728:	2b00      	cmp	r3, #0
 800972a:	d00d      	beq.n	8009748 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800972c:	f001 ff54 	bl	800b5d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009730:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009732:	f000 f8b7 	bl	80098a4 <prvGetDisinheritPriorityAfterTimeout>
 8009736:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800973a:	689b      	ldr	r3, [r3, #8]
 800973c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800973e:	4618      	mov	r0, r3
 8009740:	f001 f9d0 	bl	800aae4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009744:	f001 ff7a 	bl	800b63c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009748:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800974a:	4618      	mov	r0, r3
 800974c:	3738      	adds	r7, #56	@ 0x38
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	e000ed04 	.word	0xe000ed04

08009758 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b08e      	sub	sp, #56	@ 0x38
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	60b9      	str	r1, [r7, #8]
 8009762:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800976a:	2b00      	cmp	r3, #0
 800976c:	d10b      	bne.n	8009786 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800976e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009772:	f383 8811 	msr	BASEPRI, r3
 8009776:	f3bf 8f6f 	isb	sy
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	623b      	str	r3, [r7, #32]
}
 8009780:	bf00      	nop
 8009782:	bf00      	nop
 8009784:	e7fd      	b.n	8009782 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d103      	bne.n	8009794 <xQueueReceiveFromISR+0x3c>
 800978c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800978e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009790:	2b00      	cmp	r3, #0
 8009792:	d101      	bne.n	8009798 <xQueueReceiveFromISR+0x40>
 8009794:	2301      	movs	r3, #1
 8009796:	e000      	b.n	800979a <xQueueReceiveFromISR+0x42>
 8009798:	2300      	movs	r3, #0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d10b      	bne.n	80097b6 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800979e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a2:	f383 8811 	msr	BASEPRI, r3
 80097a6:	f3bf 8f6f 	isb	sy
 80097aa:	f3bf 8f4f 	dsb	sy
 80097ae:	61fb      	str	r3, [r7, #28]
}
 80097b0:	bf00      	nop
 80097b2:	bf00      	nop
 80097b4:	e7fd      	b.n	80097b2 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80097b6:	f001 ffef 	bl	800b798 <vPortValidateInterruptPriority>
	__asm volatile
 80097ba:	f3ef 8211 	mrs	r2, BASEPRI
 80097be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097c2:	f383 8811 	msr	BASEPRI, r3
 80097c6:	f3bf 8f6f 	isb	sy
 80097ca:	f3bf 8f4f 	dsb	sy
 80097ce:	61ba      	str	r2, [r7, #24]
 80097d0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80097d2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80097d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097da:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d02f      	beq.n	8009842 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80097e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80097ec:	68b9      	ldr	r1, [r7, #8]
 80097ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80097f0:	f000 f8da 	bl	80099a8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80097f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f6:	1e5a      	subs	r2, r3, #1
 80097f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80097fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009804:	d112      	bne.n	800982c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009808:	691b      	ldr	r3, [r3, #16]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d016      	beq.n	800983c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800980e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009810:	3310      	adds	r3, #16
 8009812:	4618      	mov	r0, r3
 8009814:	f000 fe9a 	bl	800a54c <xTaskRemoveFromEventList>
 8009818:	4603      	mov	r3, r0
 800981a:	2b00      	cmp	r3, #0
 800981c:	d00e      	beq.n	800983c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d00b      	beq.n	800983c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2201      	movs	r2, #1
 8009828:	601a      	str	r2, [r3, #0]
 800982a:	e007      	b.n	800983c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800982c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009830:	3301      	adds	r3, #1
 8009832:	b2db      	uxtb	r3, r3
 8009834:	b25a      	sxtb	r2, r3
 8009836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009838:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800983c:	2301      	movs	r3, #1
 800983e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009840:	e001      	b.n	8009846 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009842:	2300      	movs	r3, #0
 8009844:	637b      	str	r3, [r7, #52]	@ 0x34
 8009846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009848:	613b      	str	r3, [r7, #16]
	__asm volatile
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	f383 8811 	msr	BASEPRI, r3
}
 8009850:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009854:	4618      	mov	r0, r3
 8009856:	3738      	adds	r7, #56	@ 0x38
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b084      	sub	sp, #16
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d10b      	bne.n	8009886 <vQueueDelete+0x2a>
	__asm volatile
 800986e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009872:	f383 8811 	msr	BASEPRI, r3
 8009876:	f3bf 8f6f 	isb	sy
 800987a:	f3bf 8f4f 	dsb	sy
 800987e:	60bb      	str	r3, [r7, #8]
}
 8009880:	bf00      	nop
 8009882:	bf00      	nop
 8009884:	e7fd      	b.n	8009882 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f000 f95e 	bl	8009b48 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009892:	2b00      	cmp	r3, #0
 8009894:	d102      	bne.n	800989c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f002 f88e 	bl	800b9b8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800989c:	bf00      	nop
 800989e:	3710      	adds	r7, #16
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80098a4:	b480      	push	{r7}
 80098a6:	b085      	sub	sp, #20
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d006      	beq.n	80098c2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80098be:	60fb      	str	r3, [r7, #12]
 80098c0:	e001      	b.n	80098c6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80098c2:	2300      	movs	r3, #0
 80098c4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80098c6:	68fb      	ldr	r3, [r7, #12]
	}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3714      	adds	r7, #20
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b086      	sub	sp, #24
 80098d8:	af00      	add	r7, sp, #0
 80098da:	60f8      	str	r0, [r7, #12]
 80098dc:	60b9      	str	r1, [r7, #8]
 80098de:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80098e0:	2300      	movs	r3, #0
 80098e2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d10d      	bne.n	800990e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d14d      	bne.n	8009996 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	4618      	mov	r0, r3
 8009900:	f001 f880 	bl	800aa04 <xTaskPriorityDisinherit>
 8009904:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	2200      	movs	r2, #0
 800990a:	609a      	str	r2, [r3, #8]
 800990c:	e043      	b.n	8009996 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d119      	bne.n	8009948 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6858      	ldr	r0, [r3, #4]
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800991c:	461a      	mov	r2, r3
 800991e:	68b9      	ldr	r1, [r7, #8]
 8009920:	f00c fd13 	bl	801634a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	685a      	ldr	r2, [r3, #4]
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800992c:	441a      	add	r2, r3
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	685a      	ldr	r2, [r3, #4]
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	429a      	cmp	r2, r3
 800993c:	d32b      	bcc.n	8009996 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681a      	ldr	r2, [r3, #0]
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	605a      	str	r2, [r3, #4]
 8009946:	e026      	b.n	8009996 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	68d8      	ldr	r0, [r3, #12]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009950:	461a      	mov	r2, r3
 8009952:	68b9      	ldr	r1, [r7, #8]
 8009954:	f00c fcf9 	bl	801634a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	68da      	ldr	r2, [r3, #12]
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009960:	425b      	negs	r3, r3
 8009962:	441a      	add	r2, r3
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	68da      	ldr	r2, [r3, #12]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	429a      	cmp	r2, r3
 8009972:	d207      	bcs.n	8009984 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	689a      	ldr	r2, [r3, #8]
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800997c:	425b      	negs	r3, r3
 800997e:	441a      	add	r2, r3
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2b02      	cmp	r3, #2
 8009988:	d105      	bne.n	8009996 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d002      	beq.n	8009996 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	3b01      	subs	r3, #1
 8009994:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	1c5a      	adds	r2, r3, #1
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800999e:	697b      	ldr	r3, [r7, #20]
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3718      	adds	r7, #24
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}

080099a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b082      	sub	sp, #8
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d018      	beq.n	80099ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	68da      	ldr	r2, [r3, #12]
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099c2:	441a      	add	r2, r3
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	68da      	ldr	r2, [r3, #12]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	689b      	ldr	r3, [r3, #8]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d303      	bcc.n	80099dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	68d9      	ldr	r1, [r3, #12]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099e4:	461a      	mov	r2, r3
 80099e6:	6838      	ldr	r0, [r7, #0]
 80099e8:	f00c fcaf 	bl	801634a <memcpy>
	}
}
 80099ec:	bf00      	nop
 80099ee:	3708      	adds	r7, #8
 80099f0:	46bd      	mov	sp, r7
 80099f2:	bd80      	pop	{r7, pc}

080099f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80099fc:	f001 fdec 	bl	800b5d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a08:	e011      	b.n	8009a2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d012      	beq.n	8009a38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	3324      	adds	r3, #36	@ 0x24
 8009a16:	4618      	mov	r0, r3
 8009a18:	f000 fd98 	bl	800a54c <xTaskRemoveFromEventList>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d001      	beq.n	8009a26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009a22:	f000 fe71 	bl	800a708 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009a26:	7bfb      	ldrb	r3, [r7, #15]
 8009a28:	3b01      	subs	r3, #1
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	dce9      	bgt.n	8009a0a <prvUnlockQueue+0x16>
 8009a36:	e000      	b.n	8009a3a <prvUnlockQueue+0x46>
					break;
 8009a38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	22ff      	movs	r2, #255	@ 0xff
 8009a3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009a42:	f001 fdfb 	bl	800b63c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009a46:	f001 fdc7 	bl	800b5d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a52:	e011      	b.n	8009a78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	691b      	ldr	r3, [r3, #16]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d012      	beq.n	8009a82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	3310      	adds	r3, #16
 8009a60:	4618      	mov	r0, r3
 8009a62:	f000 fd73 	bl	800a54c <xTaskRemoveFromEventList>
 8009a66:	4603      	mov	r3, r0
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d001      	beq.n	8009a70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009a6c:	f000 fe4c 	bl	800a708 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009a70:	7bbb      	ldrb	r3, [r7, #14]
 8009a72:	3b01      	subs	r3, #1
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009a78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	dce9      	bgt.n	8009a54 <prvUnlockQueue+0x60>
 8009a80:	e000      	b.n	8009a84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009a82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	22ff      	movs	r2, #255	@ 0xff
 8009a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009a8c:	f001 fdd6 	bl	800b63c <vPortExitCritical>
}
 8009a90:	bf00      	nop
 8009a92:	3710      	adds	r7, #16
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b084      	sub	sp, #16
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009aa0:	f001 fd9a 	bl	800b5d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d102      	bne.n	8009ab2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009aac:	2301      	movs	r3, #1
 8009aae:	60fb      	str	r3, [r7, #12]
 8009ab0:	e001      	b.n	8009ab6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009ab6:	f001 fdc1 	bl	800b63c <vPortExitCritical>

	return xReturn;
 8009aba:	68fb      	ldr	r3, [r7, #12]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3710      	adds	r7, #16
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b084      	sub	sp, #16
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009acc:	f001 fd84 	bl	800b5d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d102      	bne.n	8009ae2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009adc:	2301      	movs	r3, #1
 8009ade:	60fb      	str	r3, [r7, #12]
 8009ae0:	e001      	b.n	8009ae6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009ae6:	f001 fda9 	bl	800b63c <vPortExitCritical>

	return xReturn;
 8009aea:	68fb      	ldr	r3, [r7, #12]
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	3710      	adds	r7, #16
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}

08009af4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009af4:	b480      	push	{r7}
 8009af6:	b085      	sub	sp, #20
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009afe:	2300      	movs	r3, #0
 8009b00:	60fb      	str	r3, [r7, #12]
 8009b02:	e014      	b.n	8009b2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009b04:	4a0f      	ldr	r2, [pc, #60]	@ (8009b44 <vQueueAddToRegistry+0x50>)
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10b      	bne.n	8009b28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009b10:	490c      	ldr	r1, [pc, #48]	@ (8009b44 <vQueueAddToRegistry+0x50>)
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	683a      	ldr	r2, [r7, #0]
 8009b16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8009b44 <vQueueAddToRegistry+0x50>)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	00db      	lsls	r3, r3, #3
 8009b20:	4413      	add	r3, r2
 8009b22:	687a      	ldr	r2, [r7, #4]
 8009b24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009b26:	e006      	b.n	8009b36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	60fb      	str	r3, [r7, #12]
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2b07      	cmp	r3, #7
 8009b32:	d9e7      	bls.n	8009b04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009b34:	bf00      	nop
 8009b36:	bf00      	nop
 8009b38:	3714      	adds	r7, #20
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr
 8009b42:	bf00      	nop
 8009b44:	24001c68 	.word	0x24001c68

08009b48 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009b48:	b480      	push	{r7}
 8009b4a:	b085      	sub	sp, #20
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b50:	2300      	movs	r3, #0
 8009b52:	60fb      	str	r3, [r7, #12]
 8009b54:	e016      	b.n	8009b84 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009b56:	4a10      	ldr	r2, [pc, #64]	@ (8009b98 <vQueueUnregisterQueue+0x50>)
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	00db      	lsls	r3, r3, #3
 8009b5c:	4413      	add	r3, r2
 8009b5e:	685b      	ldr	r3, [r3, #4]
 8009b60:	687a      	ldr	r2, [r7, #4]
 8009b62:	429a      	cmp	r2, r3
 8009b64:	d10b      	bne.n	8009b7e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009b66:	4a0c      	ldr	r2, [pc, #48]	@ (8009b98 <vQueueUnregisterQueue+0x50>)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2100      	movs	r1, #0
 8009b6c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009b70:	4a09      	ldr	r2, [pc, #36]	@ (8009b98 <vQueueUnregisterQueue+0x50>)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	00db      	lsls	r3, r3, #3
 8009b76:	4413      	add	r3, r2
 8009b78:	2200      	movs	r2, #0
 8009b7a:	605a      	str	r2, [r3, #4]
				break;
 8009b7c:	e006      	b.n	8009b8c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	3301      	adds	r3, #1
 8009b82:	60fb      	str	r3, [r7, #12]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2b07      	cmp	r3, #7
 8009b88:	d9e5      	bls.n	8009b56 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009b8a:	bf00      	nop
 8009b8c:	bf00      	nop
 8009b8e:	3714      	adds	r7, #20
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr
 8009b98:	24001c68 	.word	0x24001c68

08009b9c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b086      	sub	sp, #24
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	60f8      	str	r0, [r7, #12]
 8009ba4:	60b9      	str	r1, [r7, #8]
 8009ba6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009bac:	f001 fd14 	bl	800b5d8 <vPortEnterCritical>
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009bb6:	b25b      	sxtb	r3, r3
 8009bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bbc:	d103      	bne.n	8009bc6 <vQueueWaitForMessageRestricted+0x2a>
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bc6:	697b      	ldr	r3, [r7, #20]
 8009bc8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009bcc:	b25b      	sxtb	r3, r3
 8009bce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bd2:	d103      	bne.n	8009bdc <vQueueWaitForMessageRestricted+0x40>
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009bdc:	f001 fd2e 	bl	800b63c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d106      	bne.n	8009bf6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	3324      	adds	r3, #36	@ 0x24
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	68b9      	ldr	r1, [r7, #8]
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f000 fc7f 	bl	800a4f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009bf6:	6978      	ldr	r0, [r7, #20]
 8009bf8:	f7ff fefc 	bl	80099f4 <prvUnlockQueue>
	}
 8009bfc:	bf00      	nop
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b08e      	sub	sp, #56	@ 0x38
 8009c08:	af04      	add	r7, sp, #16
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	60b9      	str	r1, [r7, #8]
 8009c0e:	607a      	str	r2, [r7, #4]
 8009c10:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d10b      	bne.n	8009c30 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1c:	f383 8811 	msr	BASEPRI, r3
 8009c20:	f3bf 8f6f 	isb	sy
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	623b      	str	r3, [r7, #32]
}
 8009c2a:	bf00      	nop
 8009c2c:	bf00      	nop
 8009c2e:	e7fd      	b.n	8009c2c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10b      	bne.n	8009c4e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3a:	f383 8811 	msr	BASEPRI, r3
 8009c3e:	f3bf 8f6f 	isb	sy
 8009c42:	f3bf 8f4f 	dsb	sy
 8009c46:	61fb      	str	r3, [r7, #28]
}
 8009c48:	bf00      	nop
 8009c4a:	bf00      	nop
 8009c4c:	e7fd      	b.n	8009c4a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009c4e:	23a8      	movs	r3, #168	@ 0xa8
 8009c50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009c52:	693b      	ldr	r3, [r7, #16]
 8009c54:	2ba8      	cmp	r3, #168	@ 0xa8
 8009c56:	d00b      	beq.n	8009c70 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c5c:	f383 8811 	msr	BASEPRI, r3
 8009c60:	f3bf 8f6f 	isb	sy
 8009c64:	f3bf 8f4f 	dsb	sy
 8009c68:	61bb      	str	r3, [r7, #24]
}
 8009c6a:	bf00      	nop
 8009c6c:	bf00      	nop
 8009c6e:	e7fd      	b.n	8009c6c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009c70:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d01e      	beq.n	8009cb6 <xTaskCreateStatic+0xb2>
 8009c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d01b      	beq.n	8009cb6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c80:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c84:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c86:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c8a:	2202      	movs	r2, #2
 8009c8c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009c90:	2300      	movs	r3, #0
 8009c92:	9303      	str	r3, [sp, #12]
 8009c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c96:	9302      	str	r3, [sp, #8]
 8009c98:	f107 0314 	add.w	r3, r7, #20
 8009c9c:	9301      	str	r3, [sp, #4]
 8009c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca0:	9300      	str	r3, [sp, #0]
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	68b9      	ldr	r1, [r7, #8]
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f000 f851 	bl	8009d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009cae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009cb0:	f000 f8f6 	bl	8009ea0 <prvAddNewTaskToReadyList>
 8009cb4:	e001      	b.n	8009cba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009cba:	697b      	ldr	r3, [r7, #20]
	}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3728      	adds	r7, #40	@ 0x28
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b08c      	sub	sp, #48	@ 0x30
 8009cc8:	af04      	add	r7, sp, #16
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	603b      	str	r3, [r7, #0]
 8009cd0:	4613      	mov	r3, r2
 8009cd2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009cd4:	88fb      	ldrh	r3, [r7, #6]
 8009cd6:	009b      	lsls	r3, r3, #2
 8009cd8:	4618      	mov	r0, r3
 8009cda:	f001 fd9f 	bl	800b81c <pvPortMalloc>
 8009cde:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d00e      	beq.n	8009d04 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009ce6:	20a8      	movs	r0, #168	@ 0xa8
 8009ce8:	f001 fd98 	bl	800b81c <pvPortMalloc>
 8009cec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009cee:	69fb      	ldr	r3, [r7, #28]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d003      	beq.n	8009cfc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009cf4:	69fb      	ldr	r3, [r7, #28]
 8009cf6:	697a      	ldr	r2, [r7, #20]
 8009cf8:	631a      	str	r2, [r3, #48]	@ 0x30
 8009cfa:	e005      	b.n	8009d08 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009cfc:	6978      	ldr	r0, [r7, #20]
 8009cfe:	f001 fe5b 	bl	800b9b8 <vPortFree>
 8009d02:	e001      	b.n	8009d08 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009d04:	2300      	movs	r3, #0
 8009d06:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d017      	beq.n	8009d3e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d0e:	69fb      	ldr	r3, [r7, #28]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d16:	88fa      	ldrh	r2, [r7, #6]
 8009d18:	2300      	movs	r3, #0
 8009d1a:	9303      	str	r3, [sp, #12]
 8009d1c:	69fb      	ldr	r3, [r7, #28]
 8009d1e:	9302      	str	r3, [sp, #8]
 8009d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d22:	9301      	str	r3, [sp, #4]
 8009d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d26:	9300      	str	r3, [sp, #0]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	68b9      	ldr	r1, [r7, #8]
 8009d2c:	68f8      	ldr	r0, [r7, #12]
 8009d2e:	f000 f80f 	bl	8009d50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d32:	69f8      	ldr	r0, [r7, #28]
 8009d34:	f000 f8b4 	bl	8009ea0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009d38:	2301      	movs	r3, #1
 8009d3a:	61bb      	str	r3, [r7, #24]
 8009d3c:	e002      	b.n	8009d44 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8009d42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009d44:	69bb      	ldr	r3, [r7, #24]
	}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3720      	adds	r7, #32
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
	...

08009d50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b088      	sub	sp, #32
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	607a      	str	r2, [r7, #4]
 8009d5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d60:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	009b      	lsls	r3, r3, #2
 8009d66:	461a      	mov	r2, r3
 8009d68:	21a5      	movs	r1, #165	@ 0xa5
 8009d6a:	f00c fa14 	bl	8016196 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d72:	6879      	ldr	r1, [r7, #4]
 8009d74:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009d78:	440b      	add	r3, r1
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	4413      	add	r3, r2
 8009d7e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009d80:	69bb      	ldr	r3, [r7, #24]
 8009d82:	f023 0307 	bic.w	r3, r3, #7
 8009d86:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	f003 0307 	and.w	r3, r3, #7
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00b      	beq.n	8009daa <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d96:	f383 8811 	msr	BASEPRI, r3
 8009d9a:	f3bf 8f6f 	isb	sy
 8009d9e:	f3bf 8f4f 	dsb	sy
 8009da2:	617b      	str	r3, [r7, #20]
}
 8009da4:	bf00      	nop
 8009da6:	bf00      	nop
 8009da8:	e7fd      	b.n	8009da6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d01f      	beq.n	8009df0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009db0:	2300      	movs	r3, #0
 8009db2:	61fb      	str	r3, [r7, #28]
 8009db4:	e012      	b.n	8009ddc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009db6:	68ba      	ldr	r2, [r7, #8]
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	4413      	add	r3, r2
 8009dbc:	7819      	ldrb	r1, [r3, #0]
 8009dbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dc0:	69fb      	ldr	r3, [r7, #28]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	3334      	adds	r3, #52	@ 0x34
 8009dc6:	460a      	mov	r2, r1
 8009dc8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009dca:	68ba      	ldr	r2, [r7, #8]
 8009dcc:	69fb      	ldr	r3, [r7, #28]
 8009dce:	4413      	add	r3, r2
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d006      	beq.n	8009de4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009dd6:	69fb      	ldr	r3, [r7, #28]
 8009dd8:	3301      	adds	r3, #1
 8009dda:	61fb      	str	r3, [r7, #28]
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	2b0f      	cmp	r3, #15
 8009de0:	d9e9      	bls.n	8009db6 <prvInitialiseNewTask+0x66>
 8009de2:	e000      	b.n	8009de6 <prvInitialiseNewTask+0x96>
			{
				break;
 8009de4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de8:	2200      	movs	r2, #0
 8009dea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009dee:	e003      	b.n	8009df8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df2:	2200      	movs	r2, #0
 8009df4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dfa:	2b37      	cmp	r3, #55	@ 0x37
 8009dfc:	d901      	bls.n	8009e02 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009dfe:	2337      	movs	r3, #55	@ 0x37
 8009e00:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e06:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e0c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e10:	2200      	movs	r2, #0
 8009e12:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e16:	3304      	adds	r3, #4
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7fe fd7b 	bl	8008914 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e20:	3318      	adds	r3, #24
 8009e22:	4618      	mov	r0, r3
 8009e24:	f7fe fd76 	bl	8008914 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e2c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e36:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e3c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e40:	2200      	movs	r2, #0
 8009e42:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e50:	3354      	adds	r3, #84	@ 0x54
 8009e52:	224c      	movs	r2, #76	@ 0x4c
 8009e54:	2100      	movs	r1, #0
 8009e56:	4618      	mov	r0, r3
 8009e58:	f00c f99d 	bl	8016196 <memset>
 8009e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e5e:	4a0d      	ldr	r2, [pc, #52]	@ (8009e94 <prvInitialiseNewTask+0x144>)
 8009e60:	659a      	str	r2, [r3, #88]	@ 0x58
 8009e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e64:	4a0c      	ldr	r2, [pc, #48]	@ (8009e98 <prvInitialiseNewTask+0x148>)
 8009e66:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e6a:	4a0c      	ldr	r2, [pc, #48]	@ (8009e9c <prvInitialiseNewTask+0x14c>)
 8009e6c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009e6e:	683a      	ldr	r2, [r7, #0]
 8009e70:	68f9      	ldr	r1, [r7, #12]
 8009e72:	69b8      	ldr	r0, [r7, #24]
 8009e74:	f001 fa7c 	bl	800b370 <pxPortInitialiseStack>
 8009e78:	4602      	mov	r2, r0
 8009e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009e7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d002      	beq.n	8009e8a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009e8a:	bf00      	nop
 8009e8c:	3720      	adds	r7, #32
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	2400cb2c 	.word	0x2400cb2c
 8009e98:	2400cb94 	.word	0x2400cb94
 8009e9c:	2400cbfc 	.word	0x2400cbfc

08009ea0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b082      	sub	sp, #8
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ea8:	f001 fb96 	bl	800b5d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009eac:	4b2d      	ldr	r3, [pc, #180]	@ (8009f64 <prvAddNewTaskToReadyList+0xc4>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	4a2c      	ldr	r2, [pc, #176]	@ (8009f64 <prvAddNewTaskToReadyList+0xc4>)
 8009eb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8009f68 <prvAddNewTaskToReadyList+0xc8>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d109      	bne.n	8009ed2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009ebe:	4a2a      	ldr	r2, [pc, #168]	@ (8009f68 <prvAddNewTaskToReadyList+0xc8>)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009ec4:	4b27      	ldr	r3, [pc, #156]	@ (8009f64 <prvAddNewTaskToReadyList+0xc4>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d110      	bne.n	8009eee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009ecc:	f000 fc40 	bl	800a750 <prvInitialiseTaskLists>
 8009ed0:	e00d      	b.n	8009eee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009ed2:	4b26      	ldr	r3, [pc, #152]	@ (8009f6c <prvAddNewTaskToReadyList+0xcc>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d109      	bne.n	8009eee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009eda:	4b23      	ldr	r3, [pc, #140]	@ (8009f68 <prvAddNewTaskToReadyList+0xc8>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d802      	bhi.n	8009eee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ee8:	4a1f      	ldr	r2, [pc, #124]	@ (8009f68 <prvAddNewTaskToReadyList+0xc8>)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009eee:	4b20      	ldr	r3, [pc, #128]	@ (8009f70 <prvAddNewTaskToReadyList+0xd0>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8009f70 <prvAddNewTaskToReadyList+0xd0>)
 8009ef6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8009f70 <prvAddNewTaskToReadyList+0xd0>)
 8009efa:	681a      	ldr	r2, [r3, #0]
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f04:	4b1b      	ldr	r3, [pc, #108]	@ (8009f74 <prvAddNewTaskToReadyList+0xd4>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d903      	bls.n	8009f14 <prvAddNewTaskToReadyList+0x74>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f10:	4a18      	ldr	r2, [pc, #96]	@ (8009f74 <prvAddNewTaskToReadyList+0xd4>)
 8009f12:	6013      	str	r3, [r2, #0]
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f18:	4613      	mov	r3, r2
 8009f1a:	009b      	lsls	r3, r3, #2
 8009f1c:	4413      	add	r3, r2
 8009f1e:	009b      	lsls	r3, r3, #2
 8009f20:	4a15      	ldr	r2, [pc, #84]	@ (8009f78 <prvAddNewTaskToReadyList+0xd8>)
 8009f22:	441a      	add	r2, r3
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	3304      	adds	r3, #4
 8009f28:	4619      	mov	r1, r3
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	f7fe fcff 	bl	800892e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009f30:	f001 fb84 	bl	800b63c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009f34:	4b0d      	ldr	r3, [pc, #52]	@ (8009f6c <prvAddNewTaskToReadyList+0xcc>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d00e      	beq.n	8009f5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f68 <prvAddNewTaskToReadyList+0xc8>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d207      	bcs.n	8009f5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009f7c <prvAddNewTaskToReadyList+0xdc>)
 8009f4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f50:	601a      	str	r2, [r3, #0]
 8009f52:	f3bf 8f4f 	dsb	sy
 8009f56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f5a:	bf00      	nop
 8009f5c:	3708      	adds	r7, #8
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	2400217c 	.word	0x2400217c
 8009f68:	24001ca8 	.word	0x24001ca8
 8009f6c:	24002188 	.word	0x24002188
 8009f70:	24002198 	.word	0x24002198
 8009f74:	24002184 	.word	0x24002184
 8009f78:	24001cac 	.word	0x24001cac
 8009f7c:	e000ed04 	.word	0xe000ed04

08009f80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b084      	sub	sp, #16
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d018      	beq.n	8009fc4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009f92:	4b14      	ldr	r3, [pc, #80]	@ (8009fe4 <vTaskDelay+0x64>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00b      	beq.n	8009fb2 <vTaskDelay+0x32>
	__asm volatile
 8009f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f9e:	f383 8811 	msr	BASEPRI, r3
 8009fa2:	f3bf 8f6f 	isb	sy
 8009fa6:	f3bf 8f4f 	dsb	sy
 8009faa:	60bb      	str	r3, [r7, #8]
}
 8009fac:	bf00      	nop
 8009fae:	bf00      	nop
 8009fb0:	e7fd      	b.n	8009fae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009fb2:	f000 f88b 	bl	800a0cc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009fb6:	2100      	movs	r1, #0
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 fe2b 	bl	800ac14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009fbe:	f000 f893 	bl	800a0e8 <xTaskResumeAll>
 8009fc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d107      	bne.n	8009fda <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009fca:	4b07      	ldr	r3, [pc, #28]	@ (8009fe8 <vTaskDelay+0x68>)
 8009fcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fd0:	601a      	str	r2, [r3, #0]
 8009fd2:	f3bf 8f4f 	dsb	sy
 8009fd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009fda:	bf00      	nop
 8009fdc:	3710      	adds	r7, #16
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	bd80      	pop	{r7, pc}
 8009fe2:	bf00      	nop
 8009fe4:	240021a4 	.word	0x240021a4
 8009fe8:	e000ed04 	.word	0xe000ed04

08009fec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b08a      	sub	sp, #40	@ 0x28
 8009ff0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009ffa:	463a      	mov	r2, r7
 8009ffc:	1d39      	adds	r1, r7, #4
 8009ffe:	f107 0308 	add.w	r3, r7, #8
 800a002:	4618      	mov	r0, r3
 800a004:	f7fe fc32 	bl	800886c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a008:	6839      	ldr	r1, [r7, #0]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	68ba      	ldr	r2, [r7, #8]
 800a00e:	9202      	str	r2, [sp, #8]
 800a010:	9301      	str	r3, [sp, #4]
 800a012:	2300      	movs	r3, #0
 800a014:	9300      	str	r3, [sp, #0]
 800a016:	2300      	movs	r3, #0
 800a018:	460a      	mov	r2, r1
 800a01a:	4924      	ldr	r1, [pc, #144]	@ (800a0ac <vTaskStartScheduler+0xc0>)
 800a01c:	4824      	ldr	r0, [pc, #144]	@ (800a0b0 <vTaskStartScheduler+0xc4>)
 800a01e:	f7ff fdf1 	bl	8009c04 <xTaskCreateStatic>
 800a022:	4603      	mov	r3, r0
 800a024:	4a23      	ldr	r2, [pc, #140]	@ (800a0b4 <vTaskStartScheduler+0xc8>)
 800a026:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a028:	4b22      	ldr	r3, [pc, #136]	@ (800a0b4 <vTaskStartScheduler+0xc8>)
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d002      	beq.n	800a036 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a030:	2301      	movs	r3, #1
 800a032:	617b      	str	r3, [r7, #20]
 800a034:	e001      	b.n	800a03a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a036:	2300      	movs	r3, #0
 800a038:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	2b01      	cmp	r3, #1
 800a03e:	d102      	bne.n	800a046 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a040:	f000 fe3c 	bl	800acbc <xTimerCreateTimerTask>
 800a044:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a046:	697b      	ldr	r3, [r7, #20]
 800a048:	2b01      	cmp	r3, #1
 800a04a:	d11b      	bne.n	800a084 <vTaskStartScheduler+0x98>
	__asm volatile
 800a04c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a050:	f383 8811 	msr	BASEPRI, r3
 800a054:	f3bf 8f6f 	isb	sy
 800a058:	f3bf 8f4f 	dsb	sy
 800a05c:	613b      	str	r3, [r7, #16]
}
 800a05e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a060:	4b15      	ldr	r3, [pc, #84]	@ (800a0b8 <vTaskStartScheduler+0xcc>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	3354      	adds	r3, #84	@ 0x54
 800a066:	4a15      	ldr	r2, [pc, #84]	@ (800a0bc <vTaskStartScheduler+0xd0>)
 800a068:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a06a:	4b15      	ldr	r3, [pc, #84]	@ (800a0c0 <vTaskStartScheduler+0xd4>)
 800a06c:	f04f 32ff 	mov.w	r2, #4294967295
 800a070:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a072:	4b14      	ldr	r3, [pc, #80]	@ (800a0c4 <vTaskStartScheduler+0xd8>)
 800a074:	2201      	movs	r2, #1
 800a076:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a078:	4b13      	ldr	r3, [pc, #76]	@ (800a0c8 <vTaskStartScheduler+0xdc>)
 800a07a:	2200      	movs	r2, #0
 800a07c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a07e:	f001 fa07 	bl	800b490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a082:	e00f      	b.n	800a0a4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a084:	697b      	ldr	r3, [r7, #20]
 800a086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a08a:	d10b      	bne.n	800a0a4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a08c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a090:	f383 8811 	msr	BASEPRI, r3
 800a094:	f3bf 8f6f 	isb	sy
 800a098:	f3bf 8f4f 	dsb	sy
 800a09c:	60fb      	str	r3, [r7, #12]
}
 800a09e:	bf00      	nop
 800a0a0:	bf00      	nop
 800a0a2:	e7fd      	b.n	800a0a0 <vTaskStartScheduler+0xb4>
}
 800a0a4:	bf00      	nop
 800a0a6:	3718      	adds	r7, #24
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}
 800a0ac:	08017620 	.word	0x08017620
 800a0b0:	0800a721 	.word	0x0800a721
 800a0b4:	240021a0 	.word	0x240021a0
 800a0b8:	24001ca8 	.word	0x24001ca8
 800a0bc:	24000040 	.word	0x24000040
 800a0c0:	2400219c 	.word	0x2400219c
 800a0c4:	24002188 	.word	0x24002188
 800a0c8:	24002180 	.word	0x24002180

0800a0cc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a0d0:	4b04      	ldr	r3, [pc, #16]	@ (800a0e4 <vTaskSuspendAll+0x18>)
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	4a03      	ldr	r2, [pc, #12]	@ (800a0e4 <vTaskSuspendAll+0x18>)
 800a0d8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a0da:	bf00      	nop
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr
 800a0e4:	240021a4 	.word	0x240021a4

0800a0e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a0f6:	4b42      	ldr	r3, [pc, #264]	@ (800a200 <xTaskResumeAll+0x118>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d10b      	bne.n	800a116 <xTaskResumeAll+0x2e>
	__asm volatile
 800a0fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a102:	f383 8811 	msr	BASEPRI, r3
 800a106:	f3bf 8f6f 	isb	sy
 800a10a:	f3bf 8f4f 	dsb	sy
 800a10e:	603b      	str	r3, [r7, #0]
}
 800a110:	bf00      	nop
 800a112:	bf00      	nop
 800a114:	e7fd      	b.n	800a112 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a116:	f001 fa5f 	bl	800b5d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a11a:	4b39      	ldr	r3, [pc, #228]	@ (800a200 <xTaskResumeAll+0x118>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	3b01      	subs	r3, #1
 800a120:	4a37      	ldr	r2, [pc, #220]	@ (800a200 <xTaskResumeAll+0x118>)
 800a122:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a124:	4b36      	ldr	r3, [pc, #216]	@ (800a200 <xTaskResumeAll+0x118>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d162      	bne.n	800a1f2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a12c:	4b35      	ldr	r3, [pc, #212]	@ (800a204 <xTaskResumeAll+0x11c>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d05e      	beq.n	800a1f2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a134:	e02f      	b.n	800a196 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a136:	4b34      	ldr	r3, [pc, #208]	@ (800a208 <xTaskResumeAll+0x120>)
 800a138:	68db      	ldr	r3, [r3, #12]
 800a13a:	68db      	ldr	r3, [r3, #12]
 800a13c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	3318      	adds	r3, #24
 800a142:	4618      	mov	r0, r3
 800a144:	f7fe fc50 	bl	80089e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	3304      	adds	r3, #4
 800a14c:	4618      	mov	r0, r3
 800a14e:	f7fe fc4b 	bl	80089e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a156:	4b2d      	ldr	r3, [pc, #180]	@ (800a20c <xTaskResumeAll+0x124>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	429a      	cmp	r2, r3
 800a15c:	d903      	bls.n	800a166 <xTaskResumeAll+0x7e>
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a162:	4a2a      	ldr	r2, [pc, #168]	@ (800a20c <xTaskResumeAll+0x124>)
 800a164:	6013      	str	r3, [r2, #0]
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a16a:	4613      	mov	r3, r2
 800a16c:	009b      	lsls	r3, r3, #2
 800a16e:	4413      	add	r3, r2
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	4a27      	ldr	r2, [pc, #156]	@ (800a210 <xTaskResumeAll+0x128>)
 800a174:	441a      	add	r2, r3
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	3304      	adds	r3, #4
 800a17a:	4619      	mov	r1, r3
 800a17c:	4610      	mov	r0, r2
 800a17e:	f7fe fbd6 	bl	800892e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a186:	4b23      	ldr	r3, [pc, #140]	@ (800a214 <xTaskResumeAll+0x12c>)
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d302      	bcc.n	800a196 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a190:	4b21      	ldr	r3, [pc, #132]	@ (800a218 <xTaskResumeAll+0x130>)
 800a192:	2201      	movs	r2, #1
 800a194:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a196:	4b1c      	ldr	r3, [pc, #112]	@ (800a208 <xTaskResumeAll+0x120>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1cb      	bne.n	800a136 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d001      	beq.n	800a1a8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a1a4:	f000 fb78 	bl	800a898 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a1a8:	4b1c      	ldr	r3, [pc, #112]	@ (800a21c <xTaskResumeAll+0x134>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d010      	beq.n	800a1d6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a1b4:	f000 f858 	bl	800a268 <xTaskIncrementTick>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d002      	beq.n	800a1c4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a1be:	4b16      	ldr	r3, [pc, #88]	@ (800a218 <xTaskResumeAll+0x130>)
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d1f1      	bne.n	800a1b4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a1d0:	4b12      	ldr	r3, [pc, #72]	@ (800a21c <xTaskResumeAll+0x134>)
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a1d6:	4b10      	ldr	r3, [pc, #64]	@ (800a218 <xTaskResumeAll+0x130>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d009      	beq.n	800a1f2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a1e2:	4b0f      	ldr	r3, [pc, #60]	@ (800a220 <xTaskResumeAll+0x138>)
 800a1e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1e8:	601a      	str	r2, [r3, #0]
 800a1ea:	f3bf 8f4f 	dsb	sy
 800a1ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1f2:	f001 fa23 	bl	800b63c <vPortExitCritical>

	return xAlreadyYielded;
 800a1f6:	68bb      	ldr	r3, [r7, #8]
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	3710      	adds	r7, #16
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	240021a4 	.word	0x240021a4
 800a204:	2400217c 	.word	0x2400217c
 800a208:	2400213c 	.word	0x2400213c
 800a20c:	24002184 	.word	0x24002184
 800a210:	24001cac 	.word	0x24001cac
 800a214:	24001ca8 	.word	0x24001ca8
 800a218:	24002190 	.word	0x24002190
 800a21c:	2400218c 	.word	0x2400218c
 800a220:	e000ed04 	.word	0xe000ed04

0800a224 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a224:	b480      	push	{r7}
 800a226:	b083      	sub	sp, #12
 800a228:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a22a:	4b05      	ldr	r3, [pc, #20]	@ (800a240 <xTaskGetTickCount+0x1c>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a230:	687b      	ldr	r3, [r7, #4]
}
 800a232:	4618      	mov	r0, r3
 800a234:	370c      	adds	r7, #12
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	24002180 	.word	0x24002180

0800a244 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a24a:	f001 faa5 	bl	800b798 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800a24e:	2300      	movs	r3, #0
 800a250:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800a252:	4b04      	ldr	r3, [pc, #16]	@ (800a264 <xTaskGetTickCountFromISR+0x20>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a258:	683b      	ldr	r3, [r7, #0]
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3708      	adds	r7, #8
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	24002180 	.word	0x24002180

0800a268 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b086      	sub	sp, #24
 800a26c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a26e:	2300      	movs	r3, #0
 800a270:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a272:	4b4f      	ldr	r3, [pc, #316]	@ (800a3b0 <xTaskIncrementTick+0x148>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	f040 8090 	bne.w	800a39c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a27c:	4b4d      	ldr	r3, [pc, #308]	@ (800a3b4 <xTaskIncrementTick+0x14c>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	3301      	adds	r3, #1
 800a282:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a284:	4a4b      	ldr	r2, [pc, #300]	@ (800a3b4 <xTaskIncrementTick+0x14c>)
 800a286:	693b      	ldr	r3, [r7, #16]
 800a288:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d121      	bne.n	800a2d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a290:	4b49      	ldr	r3, [pc, #292]	@ (800a3b8 <xTaskIncrementTick+0x150>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d00b      	beq.n	800a2b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a29a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a29e:	f383 8811 	msr	BASEPRI, r3
 800a2a2:	f3bf 8f6f 	isb	sy
 800a2a6:	f3bf 8f4f 	dsb	sy
 800a2aa:	603b      	str	r3, [r7, #0]
}
 800a2ac:	bf00      	nop
 800a2ae:	bf00      	nop
 800a2b0:	e7fd      	b.n	800a2ae <xTaskIncrementTick+0x46>
 800a2b2:	4b41      	ldr	r3, [pc, #260]	@ (800a3b8 <xTaskIncrementTick+0x150>)
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	60fb      	str	r3, [r7, #12]
 800a2b8:	4b40      	ldr	r3, [pc, #256]	@ (800a3bc <xTaskIncrementTick+0x154>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a3e      	ldr	r2, [pc, #248]	@ (800a3b8 <xTaskIncrementTick+0x150>)
 800a2be:	6013      	str	r3, [r2, #0]
 800a2c0:	4a3e      	ldr	r2, [pc, #248]	@ (800a3bc <xTaskIncrementTick+0x154>)
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	6013      	str	r3, [r2, #0]
 800a2c6:	4b3e      	ldr	r3, [pc, #248]	@ (800a3c0 <xTaskIncrementTick+0x158>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	3301      	adds	r3, #1
 800a2cc:	4a3c      	ldr	r2, [pc, #240]	@ (800a3c0 <xTaskIncrementTick+0x158>)
 800a2ce:	6013      	str	r3, [r2, #0]
 800a2d0:	f000 fae2 	bl	800a898 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a2d4:	4b3b      	ldr	r3, [pc, #236]	@ (800a3c4 <xTaskIncrementTick+0x15c>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	693a      	ldr	r2, [r7, #16]
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	d349      	bcc.n	800a372 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a2de:	4b36      	ldr	r3, [pc, #216]	@ (800a3b8 <xTaskIncrementTick+0x150>)
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d104      	bne.n	800a2f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2e8:	4b36      	ldr	r3, [pc, #216]	@ (800a3c4 <xTaskIncrementTick+0x15c>)
 800a2ea:	f04f 32ff 	mov.w	r2, #4294967295
 800a2ee:	601a      	str	r2, [r3, #0]
					break;
 800a2f0:	e03f      	b.n	800a372 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2f2:	4b31      	ldr	r3, [pc, #196]	@ (800a3b8 <xTaskIncrementTick+0x150>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	68db      	ldr	r3, [r3, #12]
 800a2f8:	68db      	ldr	r3, [r3, #12]
 800a2fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a2fc:	68bb      	ldr	r3, [r7, #8]
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a302:	693a      	ldr	r2, [r7, #16]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	429a      	cmp	r2, r3
 800a308:	d203      	bcs.n	800a312 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a30a:	4a2e      	ldr	r2, [pc, #184]	@ (800a3c4 <xTaskIncrementTick+0x15c>)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a310:	e02f      	b.n	800a372 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	3304      	adds	r3, #4
 800a316:	4618      	mov	r0, r3
 800a318:	f7fe fb66 	bl	80089e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a320:	2b00      	cmp	r3, #0
 800a322:	d004      	beq.n	800a32e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a324:	68bb      	ldr	r3, [r7, #8]
 800a326:	3318      	adds	r3, #24
 800a328:	4618      	mov	r0, r3
 800a32a:	f7fe fb5d 	bl	80089e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a332:	4b25      	ldr	r3, [pc, #148]	@ (800a3c8 <xTaskIncrementTick+0x160>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	429a      	cmp	r2, r3
 800a338:	d903      	bls.n	800a342 <xTaskIncrementTick+0xda>
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a33e:	4a22      	ldr	r2, [pc, #136]	@ (800a3c8 <xTaskIncrementTick+0x160>)
 800a340:	6013      	str	r3, [r2, #0]
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a346:	4613      	mov	r3, r2
 800a348:	009b      	lsls	r3, r3, #2
 800a34a:	4413      	add	r3, r2
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	4a1f      	ldr	r2, [pc, #124]	@ (800a3cc <xTaskIncrementTick+0x164>)
 800a350:	441a      	add	r2, r3
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	3304      	adds	r3, #4
 800a356:	4619      	mov	r1, r3
 800a358:	4610      	mov	r0, r2
 800a35a:	f7fe fae8 	bl	800892e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a362:	4b1b      	ldr	r3, [pc, #108]	@ (800a3d0 <xTaskIncrementTick+0x168>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a368:	429a      	cmp	r2, r3
 800a36a:	d3b8      	bcc.n	800a2de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a36c:	2301      	movs	r3, #1
 800a36e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a370:	e7b5      	b.n	800a2de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a372:	4b17      	ldr	r3, [pc, #92]	@ (800a3d0 <xTaskIncrementTick+0x168>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a378:	4914      	ldr	r1, [pc, #80]	@ (800a3cc <xTaskIncrementTick+0x164>)
 800a37a:	4613      	mov	r3, r2
 800a37c:	009b      	lsls	r3, r3, #2
 800a37e:	4413      	add	r3, r2
 800a380:	009b      	lsls	r3, r3, #2
 800a382:	440b      	add	r3, r1
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	2b01      	cmp	r3, #1
 800a388:	d901      	bls.n	800a38e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a38a:	2301      	movs	r3, #1
 800a38c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a38e:	4b11      	ldr	r3, [pc, #68]	@ (800a3d4 <xTaskIncrementTick+0x16c>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d007      	beq.n	800a3a6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a396:	2301      	movs	r3, #1
 800a398:	617b      	str	r3, [r7, #20]
 800a39a:	e004      	b.n	800a3a6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a39c:	4b0e      	ldr	r3, [pc, #56]	@ (800a3d8 <xTaskIncrementTick+0x170>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	3301      	adds	r3, #1
 800a3a2:	4a0d      	ldr	r2, [pc, #52]	@ (800a3d8 <xTaskIncrementTick+0x170>)
 800a3a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a3a6:	697b      	ldr	r3, [r7, #20]
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3718      	adds	r7, #24
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}
 800a3b0:	240021a4 	.word	0x240021a4
 800a3b4:	24002180 	.word	0x24002180
 800a3b8:	24002134 	.word	0x24002134
 800a3bc:	24002138 	.word	0x24002138
 800a3c0:	24002194 	.word	0x24002194
 800a3c4:	2400219c 	.word	0x2400219c
 800a3c8:	24002184 	.word	0x24002184
 800a3cc:	24001cac 	.word	0x24001cac
 800a3d0:	24001ca8 	.word	0x24001ca8
 800a3d4:	24002190 	.word	0x24002190
 800a3d8:	2400218c 	.word	0x2400218c

0800a3dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a3e2:	4b2b      	ldr	r3, [pc, #172]	@ (800a490 <vTaskSwitchContext+0xb4>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d003      	beq.n	800a3f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a3ea:	4b2a      	ldr	r3, [pc, #168]	@ (800a494 <vTaskSwitchContext+0xb8>)
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a3f0:	e047      	b.n	800a482 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a3f2:	4b28      	ldr	r3, [pc, #160]	@ (800a494 <vTaskSwitchContext+0xb8>)
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3f8:	4b27      	ldr	r3, [pc, #156]	@ (800a498 <vTaskSwitchContext+0xbc>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	60fb      	str	r3, [r7, #12]
 800a3fe:	e011      	b.n	800a424 <vTaskSwitchContext+0x48>
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d10b      	bne.n	800a41e <vTaskSwitchContext+0x42>
	__asm volatile
 800a406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a40a:	f383 8811 	msr	BASEPRI, r3
 800a40e:	f3bf 8f6f 	isb	sy
 800a412:	f3bf 8f4f 	dsb	sy
 800a416:	607b      	str	r3, [r7, #4]
}
 800a418:	bf00      	nop
 800a41a:	bf00      	nop
 800a41c:	e7fd      	b.n	800a41a <vTaskSwitchContext+0x3e>
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	3b01      	subs	r3, #1
 800a422:	60fb      	str	r3, [r7, #12]
 800a424:	491d      	ldr	r1, [pc, #116]	@ (800a49c <vTaskSwitchContext+0xc0>)
 800a426:	68fa      	ldr	r2, [r7, #12]
 800a428:	4613      	mov	r3, r2
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	4413      	add	r3, r2
 800a42e:	009b      	lsls	r3, r3, #2
 800a430:	440b      	add	r3, r1
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d0e3      	beq.n	800a400 <vTaskSwitchContext+0x24>
 800a438:	68fa      	ldr	r2, [r7, #12]
 800a43a:	4613      	mov	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	4413      	add	r3, r2
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	4a16      	ldr	r2, [pc, #88]	@ (800a49c <vTaskSwitchContext+0xc0>)
 800a444:	4413      	add	r3, r2
 800a446:	60bb      	str	r3, [r7, #8]
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	685a      	ldr	r2, [r3, #4]
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	605a      	str	r2, [r3, #4]
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	685a      	ldr	r2, [r3, #4]
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	3308      	adds	r3, #8
 800a45a:	429a      	cmp	r2, r3
 800a45c:	d104      	bne.n	800a468 <vTaskSwitchContext+0x8c>
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	685b      	ldr	r3, [r3, #4]
 800a462:	685a      	ldr	r2, [r3, #4]
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	605a      	str	r2, [r3, #4]
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	685b      	ldr	r3, [r3, #4]
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	4a0c      	ldr	r2, [pc, #48]	@ (800a4a0 <vTaskSwitchContext+0xc4>)
 800a470:	6013      	str	r3, [r2, #0]
 800a472:	4a09      	ldr	r2, [pc, #36]	@ (800a498 <vTaskSwitchContext+0xbc>)
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a478:	4b09      	ldr	r3, [pc, #36]	@ (800a4a0 <vTaskSwitchContext+0xc4>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	3354      	adds	r3, #84	@ 0x54
 800a47e:	4a09      	ldr	r2, [pc, #36]	@ (800a4a4 <vTaskSwitchContext+0xc8>)
 800a480:	6013      	str	r3, [r2, #0]
}
 800a482:	bf00      	nop
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	bf00      	nop
 800a490:	240021a4 	.word	0x240021a4
 800a494:	24002190 	.word	0x24002190
 800a498:	24002184 	.word	0x24002184
 800a49c:	24001cac 	.word	0x24001cac
 800a4a0:	24001ca8 	.word	0x24001ca8
 800a4a4:	24000040 	.word	0x24000040

0800a4a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d10b      	bne.n	800a4d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4bc:	f383 8811 	msr	BASEPRI, r3
 800a4c0:	f3bf 8f6f 	isb	sy
 800a4c4:	f3bf 8f4f 	dsb	sy
 800a4c8:	60fb      	str	r3, [r7, #12]
}
 800a4ca:	bf00      	nop
 800a4cc:	bf00      	nop
 800a4ce:	e7fd      	b.n	800a4cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a4d0:	4b07      	ldr	r3, [pc, #28]	@ (800a4f0 <vTaskPlaceOnEventList+0x48>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	3318      	adds	r3, #24
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f7fe fa4c 	bl	8008976 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a4de:	2101      	movs	r1, #1
 800a4e0:	6838      	ldr	r0, [r7, #0]
 800a4e2:	f000 fb97 	bl	800ac14 <prvAddCurrentTaskToDelayedList>
}
 800a4e6:	bf00      	nop
 800a4e8:	3710      	adds	r7, #16
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}
 800a4ee:	bf00      	nop
 800a4f0:	24001ca8 	.word	0x24001ca8

0800a4f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b086      	sub	sp, #24
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	60b9      	str	r1, [r7, #8]
 800a4fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10b      	bne.n	800a51e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a50a:	f383 8811 	msr	BASEPRI, r3
 800a50e:	f3bf 8f6f 	isb	sy
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	617b      	str	r3, [r7, #20]
}
 800a518:	bf00      	nop
 800a51a:	bf00      	nop
 800a51c:	e7fd      	b.n	800a51a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a51e:	4b0a      	ldr	r3, [pc, #40]	@ (800a548 <vTaskPlaceOnEventListRestricted+0x54>)
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	3318      	adds	r3, #24
 800a524:	4619      	mov	r1, r3
 800a526:	68f8      	ldr	r0, [r7, #12]
 800a528:	f7fe fa01 	bl	800892e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d002      	beq.n	800a538 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a532:	f04f 33ff 	mov.w	r3, #4294967295
 800a536:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a538:	6879      	ldr	r1, [r7, #4]
 800a53a:	68b8      	ldr	r0, [r7, #8]
 800a53c:	f000 fb6a 	bl	800ac14 <prvAddCurrentTaskToDelayedList>
	}
 800a540:	bf00      	nop
 800a542:	3718      	adds	r7, #24
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}
 800a548:	24001ca8 	.word	0x24001ca8

0800a54c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b086      	sub	sp, #24
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	68db      	ldr	r3, [r3, #12]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d10b      	bne.n	800a57a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a566:	f383 8811 	msr	BASEPRI, r3
 800a56a:	f3bf 8f6f 	isb	sy
 800a56e:	f3bf 8f4f 	dsb	sy
 800a572:	60fb      	str	r3, [r7, #12]
}
 800a574:	bf00      	nop
 800a576:	bf00      	nop
 800a578:	e7fd      	b.n	800a576 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	3318      	adds	r3, #24
 800a57e:	4618      	mov	r0, r3
 800a580:	f7fe fa32 	bl	80089e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a584:	4b1d      	ldr	r3, [pc, #116]	@ (800a5fc <xTaskRemoveFromEventList+0xb0>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d11d      	bne.n	800a5c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	3304      	adds	r3, #4
 800a590:	4618      	mov	r0, r3
 800a592:	f7fe fa29 	bl	80089e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a59a:	4b19      	ldr	r3, [pc, #100]	@ (800a600 <xTaskRemoveFromEventList+0xb4>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	429a      	cmp	r2, r3
 800a5a0:	d903      	bls.n	800a5aa <xTaskRemoveFromEventList+0x5e>
 800a5a2:	693b      	ldr	r3, [r7, #16]
 800a5a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a6:	4a16      	ldr	r2, [pc, #88]	@ (800a600 <xTaskRemoveFromEventList+0xb4>)
 800a5a8:	6013      	str	r3, [r2, #0]
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	4413      	add	r3, r2
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	4a13      	ldr	r2, [pc, #76]	@ (800a604 <xTaskRemoveFromEventList+0xb8>)
 800a5b8:	441a      	add	r2, r3
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	3304      	adds	r3, #4
 800a5be:	4619      	mov	r1, r3
 800a5c0:	4610      	mov	r0, r2
 800a5c2:	f7fe f9b4 	bl	800892e <vListInsertEnd>
 800a5c6:	e005      	b.n	800a5d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	3318      	adds	r3, #24
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	480e      	ldr	r0, [pc, #56]	@ (800a608 <xTaskRemoveFromEventList+0xbc>)
 800a5d0:	f7fe f9ad 	bl	800892e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a5d4:	693b      	ldr	r3, [r7, #16]
 800a5d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5d8:	4b0c      	ldr	r3, [pc, #48]	@ (800a60c <xTaskRemoveFromEventList+0xc0>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d905      	bls.n	800a5ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a5e6:	4b0a      	ldr	r3, [pc, #40]	@ (800a610 <xTaskRemoveFromEventList+0xc4>)
 800a5e8:	2201      	movs	r2, #1
 800a5ea:	601a      	str	r2, [r3, #0]
 800a5ec:	e001      	b.n	800a5f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a5f2:	697b      	ldr	r3, [r7, #20]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3718      	adds	r7, #24
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	240021a4 	.word	0x240021a4
 800a600:	24002184 	.word	0x24002184
 800a604:	24001cac 	.word	0x24001cac
 800a608:	2400213c 	.word	0x2400213c
 800a60c:	24001ca8 	.word	0x24001ca8
 800a610:	24002190 	.word	0x24002190

0800a614 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a614:	b480      	push	{r7}
 800a616:	b083      	sub	sp, #12
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a61c:	4b06      	ldr	r3, [pc, #24]	@ (800a638 <vTaskInternalSetTimeOutState+0x24>)
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a624:	4b05      	ldr	r3, [pc, #20]	@ (800a63c <vTaskInternalSetTimeOutState+0x28>)
 800a626:	681a      	ldr	r2, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	605a      	str	r2, [r3, #4]
}
 800a62c:	bf00      	nop
 800a62e:	370c      	adds	r7, #12
 800a630:	46bd      	mov	sp, r7
 800a632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a636:	4770      	bx	lr
 800a638:	24002194 	.word	0x24002194
 800a63c:	24002180 	.word	0x24002180

0800a640 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b088      	sub	sp, #32
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
 800a648:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d10b      	bne.n	800a668 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a654:	f383 8811 	msr	BASEPRI, r3
 800a658:	f3bf 8f6f 	isb	sy
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	613b      	str	r3, [r7, #16]
}
 800a662:	bf00      	nop
 800a664:	bf00      	nop
 800a666:	e7fd      	b.n	800a664 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d10b      	bne.n	800a686 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a672:	f383 8811 	msr	BASEPRI, r3
 800a676:	f3bf 8f6f 	isb	sy
 800a67a:	f3bf 8f4f 	dsb	sy
 800a67e:	60fb      	str	r3, [r7, #12]
}
 800a680:	bf00      	nop
 800a682:	bf00      	nop
 800a684:	e7fd      	b.n	800a682 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a686:	f000 ffa7 	bl	800b5d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a68a:	4b1d      	ldr	r3, [pc, #116]	@ (800a700 <xTaskCheckForTimeOut+0xc0>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	69ba      	ldr	r2, [r7, #24]
 800a696:	1ad3      	subs	r3, r2, r3
 800a698:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a69a:	683b      	ldr	r3, [r7, #0]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6a2:	d102      	bne.n	800a6aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	61fb      	str	r3, [r7, #28]
 800a6a8:	e023      	b.n	800a6f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	4b15      	ldr	r3, [pc, #84]	@ (800a704 <xTaskCheckForTimeOut+0xc4>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	429a      	cmp	r2, r3
 800a6b4:	d007      	beq.n	800a6c6 <xTaskCheckForTimeOut+0x86>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	685b      	ldr	r3, [r3, #4]
 800a6ba:	69ba      	ldr	r2, [r7, #24]
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d302      	bcc.n	800a6c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a6c0:	2301      	movs	r3, #1
 800a6c2:	61fb      	str	r3, [r7, #28]
 800a6c4:	e015      	b.n	800a6f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	697a      	ldr	r2, [r7, #20]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d20b      	bcs.n	800a6e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	681a      	ldr	r2, [r3, #0]
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	1ad2      	subs	r2, r2, r3
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f7ff ff99 	bl	800a614 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	61fb      	str	r3, [r7, #28]
 800a6e6:	e004      	b.n	800a6f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a6f2:	f000 ffa3 	bl	800b63c <vPortExitCritical>

	return xReturn;
 800a6f6:	69fb      	ldr	r3, [r7, #28]
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3720      	adds	r7, #32
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}
 800a700:	24002180 	.word	0x24002180
 800a704:	24002194 	.word	0x24002194

0800a708 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a708:	b480      	push	{r7}
 800a70a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a70c:	4b03      	ldr	r3, [pc, #12]	@ (800a71c <vTaskMissedYield+0x14>)
 800a70e:	2201      	movs	r2, #1
 800a710:	601a      	str	r2, [r3, #0]
}
 800a712:	bf00      	nop
 800a714:	46bd      	mov	sp, r7
 800a716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71a:	4770      	bx	lr
 800a71c:	24002190 	.word	0x24002190

0800a720 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a728:	f000 f852 	bl	800a7d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a72c:	4b06      	ldr	r3, [pc, #24]	@ (800a748 <prvIdleTask+0x28>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	2b01      	cmp	r3, #1
 800a732:	d9f9      	bls.n	800a728 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a734:	4b05      	ldr	r3, [pc, #20]	@ (800a74c <prvIdleTask+0x2c>)
 800a736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a73a:	601a      	str	r2, [r3, #0]
 800a73c:	f3bf 8f4f 	dsb	sy
 800a740:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a744:	e7f0      	b.n	800a728 <prvIdleTask+0x8>
 800a746:	bf00      	nop
 800a748:	24001cac 	.word	0x24001cac
 800a74c:	e000ed04 	.word	0xe000ed04

0800a750 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b082      	sub	sp, #8
 800a754:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a756:	2300      	movs	r3, #0
 800a758:	607b      	str	r3, [r7, #4]
 800a75a:	e00c      	b.n	800a776 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a75c:	687a      	ldr	r2, [r7, #4]
 800a75e:	4613      	mov	r3, r2
 800a760:	009b      	lsls	r3, r3, #2
 800a762:	4413      	add	r3, r2
 800a764:	009b      	lsls	r3, r3, #2
 800a766:	4a12      	ldr	r2, [pc, #72]	@ (800a7b0 <prvInitialiseTaskLists+0x60>)
 800a768:	4413      	add	r3, r2
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7fe f8b2 	bl	80088d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	3301      	adds	r3, #1
 800a774:	607b      	str	r3, [r7, #4]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2b37      	cmp	r3, #55	@ 0x37
 800a77a:	d9ef      	bls.n	800a75c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a77c:	480d      	ldr	r0, [pc, #52]	@ (800a7b4 <prvInitialiseTaskLists+0x64>)
 800a77e:	f7fe f8a9 	bl	80088d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a782:	480d      	ldr	r0, [pc, #52]	@ (800a7b8 <prvInitialiseTaskLists+0x68>)
 800a784:	f7fe f8a6 	bl	80088d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a788:	480c      	ldr	r0, [pc, #48]	@ (800a7bc <prvInitialiseTaskLists+0x6c>)
 800a78a:	f7fe f8a3 	bl	80088d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a78e:	480c      	ldr	r0, [pc, #48]	@ (800a7c0 <prvInitialiseTaskLists+0x70>)
 800a790:	f7fe f8a0 	bl	80088d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a794:	480b      	ldr	r0, [pc, #44]	@ (800a7c4 <prvInitialiseTaskLists+0x74>)
 800a796:	f7fe f89d 	bl	80088d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a79a:	4b0b      	ldr	r3, [pc, #44]	@ (800a7c8 <prvInitialiseTaskLists+0x78>)
 800a79c:	4a05      	ldr	r2, [pc, #20]	@ (800a7b4 <prvInitialiseTaskLists+0x64>)
 800a79e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a7a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a7cc <prvInitialiseTaskLists+0x7c>)
 800a7a2:	4a05      	ldr	r2, [pc, #20]	@ (800a7b8 <prvInitialiseTaskLists+0x68>)
 800a7a4:	601a      	str	r2, [r3, #0]
}
 800a7a6:	bf00      	nop
 800a7a8:	3708      	adds	r7, #8
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bd80      	pop	{r7, pc}
 800a7ae:	bf00      	nop
 800a7b0:	24001cac 	.word	0x24001cac
 800a7b4:	2400210c 	.word	0x2400210c
 800a7b8:	24002120 	.word	0x24002120
 800a7bc:	2400213c 	.word	0x2400213c
 800a7c0:	24002150 	.word	0x24002150
 800a7c4:	24002168 	.word	0x24002168
 800a7c8:	24002134 	.word	0x24002134
 800a7cc:	24002138 	.word	0x24002138

0800a7d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b082      	sub	sp, #8
 800a7d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a7d6:	e019      	b.n	800a80c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a7d8:	f000 fefe 	bl	800b5d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7dc:	4b10      	ldr	r3, [pc, #64]	@ (800a820 <prvCheckTasksWaitingTermination+0x50>)
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	3304      	adds	r3, #4
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	f7fe f8fd 	bl	80089e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a824 <prvCheckTasksWaitingTermination+0x54>)
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	4a0b      	ldr	r2, [pc, #44]	@ (800a824 <prvCheckTasksWaitingTermination+0x54>)
 800a7f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a7f8:	4b0b      	ldr	r3, [pc, #44]	@ (800a828 <prvCheckTasksWaitingTermination+0x58>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	3b01      	subs	r3, #1
 800a7fe:	4a0a      	ldr	r2, [pc, #40]	@ (800a828 <prvCheckTasksWaitingTermination+0x58>)
 800a800:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a802:	f000 ff1b 	bl	800b63c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 f810 	bl	800a82c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a80c:	4b06      	ldr	r3, [pc, #24]	@ (800a828 <prvCheckTasksWaitingTermination+0x58>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d1e1      	bne.n	800a7d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a814:	bf00      	nop
 800a816:	bf00      	nop
 800a818:	3708      	adds	r7, #8
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}
 800a81e:	bf00      	nop
 800a820:	24002150 	.word	0x24002150
 800a824:	2400217c 	.word	0x2400217c
 800a828:	24002164 	.word	0x24002164

0800a82c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	3354      	adds	r3, #84	@ 0x54
 800a838:	4618      	mov	r0, r3
 800a83a:	f00b fcc5 	bl	80161c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a844:	2b00      	cmp	r3, #0
 800a846:	d108      	bne.n	800a85a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a84c:	4618      	mov	r0, r3
 800a84e:	f001 f8b3 	bl	800b9b8 <vPortFree>
				vPortFree( pxTCB );
 800a852:	6878      	ldr	r0, [r7, #4]
 800a854:	f001 f8b0 	bl	800b9b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a858:	e019      	b.n	800a88e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a860:	2b01      	cmp	r3, #1
 800a862:	d103      	bne.n	800a86c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f001 f8a7 	bl	800b9b8 <vPortFree>
	}
 800a86a:	e010      	b.n	800a88e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a872:	2b02      	cmp	r3, #2
 800a874:	d00b      	beq.n	800a88e <prvDeleteTCB+0x62>
	__asm volatile
 800a876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a87a:	f383 8811 	msr	BASEPRI, r3
 800a87e:	f3bf 8f6f 	isb	sy
 800a882:	f3bf 8f4f 	dsb	sy
 800a886:	60fb      	str	r3, [r7, #12]
}
 800a888:	bf00      	nop
 800a88a:	bf00      	nop
 800a88c:	e7fd      	b.n	800a88a <prvDeleteTCB+0x5e>
	}
 800a88e:	bf00      	nop
 800a890:	3710      	adds	r7, #16
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
	...

0800a898 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a898:	b480      	push	{r7}
 800a89a:	b083      	sub	sp, #12
 800a89c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a89e:	4b0c      	ldr	r3, [pc, #48]	@ (800a8d0 <prvResetNextTaskUnblockTime+0x38>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d104      	bne.n	800a8b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a8a8:	4b0a      	ldr	r3, [pc, #40]	@ (800a8d4 <prvResetNextTaskUnblockTime+0x3c>)
 800a8aa:	f04f 32ff 	mov.w	r2, #4294967295
 800a8ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a8b0:	e008      	b.n	800a8c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8b2:	4b07      	ldr	r3, [pc, #28]	@ (800a8d0 <prvResetNextTaskUnblockTime+0x38>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	68db      	ldr	r3, [r3, #12]
 800a8b8:	68db      	ldr	r3, [r3, #12]
 800a8ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	4a04      	ldr	r2, [pc, #16]	@ (800a8d4 <prvResetNextTaskUnblockTime+0x3c>)
 800a8c2:	6013      	str	r3, [r2, #0]
}
 800a8c4:	bf00      	nop
 800a8c6:	370c      	adds	r7, #12
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ce:	4770      	bx	lr
 800a8d0:	24002134 	.word	0x24002134
 800a8d4:	2400219c 	.word	0x2400219c

0800a8d8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a8d8:	b480      	push	{r7}
 800a8da:	b083      	sub	sp, #12
 800a8dc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a8de:	4b05      	ldr	r3, [pc, #20]	@ (800a8f4 <xTaskGetCurrentTaskHandle+0x1c>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a8e4:	687b      	ldr	r3, [r7, #4]
	}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	370c      	adds	r7, #12
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f0:	4770      	bx	lr
 800a8f2:	bf00      	nop
 800a8f4:	24001ca8 	.word	0x24001ca8

0800a8f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b083      	sub	sp, #12
 800a8fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a8fe:	4b0b      	ldr	r3, [pc, #44]	@ (800a92c <xTaskGetSchedulerState+0x34>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d102      	bne.n	800a90c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a906:	2301      	movs	r3, #1
 800a908:	607b      	str	r3, [r7, #4]
 800a90a:	e008      	b.n	800a91e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a90c:	4b08      	ldr	r3, [pc, #32]	@ (800a930 <xTaskGetSchedulerState+0x38>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d102      	bne.n	800a91a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a914:	2302      	movs	r3, #2
 800a916:	607b      	str	r3, [r7, #4]
 800a918:	e001      	b.n	800a91e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a91a:	2300      	movs	r3, #0
 800a91c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a91e:	687b      	ldr	r3, [r7, #4]
	}
 800a920:	4618      	mov	r0, r3
 800a922:	370c      	adds	r7, #12
 800a924:	46bd      	mov	sp, r7
 800a926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92a:	4770      	bx	lr
 800a92c:	24002188 	.word	0x24002188
 800a930:	240021a4 	.word	0x240021a4

0800a934 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a934:	b580      	push	{r7, lr}
 800a936:	b084      	sub	sp, #16
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a940:	2300      	movs	r3, #0
 800a942:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d051      	beq.n	800a9ee <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a94e:	4b2a      	ldr	r3, [pc, #168]	@ (800a9f8 <xTaskPriorityInherit+0xc4>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a954:	429a      	cmp	r2, r3
 800a956:	d241      	bcs.n	800a9dc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	699b      	ldr	r3, [r3, #24]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	db06      	blt.n	800a96e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a960:	4b25      	ldr	r3, [pc, #148]	@ (800a9f8 <xTaskPriorityInherit+0xc4>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a966:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a96e:	68bb      	ldr	r3, [r7, #8]
 800a970:	6959      	ldr	r1, [r3, #20]
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a976:	4613      	mov	r3, r2
 800a978:	009b      	lsls	r3, r3, #2
 800a97a:	4413      	add	r3, r2
 800a97c:	009b      	lsls	r3, r3, #2
 800a97e:	4a1f      	ldr	r2, [pc, #124]	@ (800a9fc <xTaskPriorityInherit+0xc8>)
 800a980:	4413      	add	r3, r2
 800a982:	4299      	cmp	r1, r3
 800a984:	d122      	bne.n	800a9cc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	3304      	adds	r3, #4
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7fe f82c 	bl	80089e8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a990:	4b19      	ldr	r3, [pc, #100]	@ (800a9f8 <xTaskPriorityInherit+0xc4>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a99e:	4b18      	ldr	r3, [pc, #96]	@ (800aa00 <xTaskPriorityInherit+0xcc>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	d903      	bls.n	800a9ae <xTaskPriorityInherit+0x7a>
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9aa:	4a15      	ldr	r2, [pc, #84]	@ (800aa00 <xTaskPriorityInherit+0xcc>)
 800a9ac:	6013      	str	r3, [r2, #0]
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9b2:	4613      	mov	r3, r2
 800a9b4:	009b      	lsls	r3, r3, #2
 800a9b6:	4413      	add	r3, r2
 800a9b8:	009b      	lsls	r3, r3, #2
 800a9ba:	4a10      	ldr	r2, [pc, #64]	@ (800a9fc <xTaskPriorityInherit+0xc8>)
 800a9bc:	441a      	add	r2, r3
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	3304      	adds	r3, #4
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	4610      	mov	r0, r2
 800a9c6:	f7fd ffb2 	bl	800892e <vListInsertEnd>
 800a9ca:	e004      	b.n	800a9d6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a9cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a9f8 <xTaskPriorityInherit+0xc4>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9d2:	68bb      	ldr	r3, [r7, #8]
 800a9d4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	60fb      	str	r3, [r7, #12]
 800a9da:	e008      	b.n	800a9ee <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a9e0:	4b05      	ldr	r3, [pc, #20]	@ (800a9f8 <xTaskPriorityInherit+0xc4>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9e6:	429a      	cmp	r2, r3
 800a9e8:	d201      	bcs.n	800a9ee <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
	}
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	3710      	adds	r7, #16
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	bd80      	pop	{r7, pc}
 800a9f8:	24001ca8 	.word	0x24001ca8
 800a9fc:	24001cac 	.word	0x24001cac
 800aa00:	24002184 	.word	0x24002184

0800aa04 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b086      	sub	sp, #24
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800aa10:	2300      	movs	r3, #0
 800aa12:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d058      	beq.n	800aacc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800aa1a:	4b2f      	ldr	r3, [pc, #188]	@ (800aad8 <xTaskPriorityDisinherit+0xd4>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	693a      	ldr	r2, [r7, #16]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d00b      	beq.n	800aa3c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800aa24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa28:	f383 8811 	msr	BASEPRI, r3
 800aa2c:	f3bf 8f6f 	isb	sy
 800aa30:	f3bf 8f4f 	dsb	sy
 800aa34:	60fb      	str	r3, [r7, #12]
}
 800aa36:	bf00      	nop
 800aa38:	bf00      	nop
 800aa3a:	e7fd      	b.n	800aa38 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800aa3c:	693b      	ldr	r3, [r7, #16]
 800aa3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d10b      	bne.n	800aa5c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800aa44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa48:	f383 8811 	msr	BASEPRI, r3
 800aa4c:	f3bf 8f6f 	isb	sy
 800aa50:	f3bf 8f4f 	dsb	sy
 800aa54:	60bb      	str	r3, [r7, #8]
}
 800aa56:	bf00      	nop
 800aa58:	bf00      	nop
 800aa5a:	e7fd      	b.n	800aa58 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa60:	1e5a      	subs	r2, r3, #1
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d02c      	beq.n	800aacc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d128      	bne.n	800aacc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	3304      	adds	r3, #4
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f7fd ffb2 	bl	80089e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa90:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800aa94:	693b      	ldr	r3, [r7, #16]
 800aa96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aa98:	693b      	ldr	r3, [r7, #16]
 800aa9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa9c:	4b0f      	ldr	r3, [pc, #60]	@ (800aadc <xTaskPriorityDisinherit+0xd8>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d903      	bls.n	800aaac <xTaskPriorityDisinherit+0xa8>
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaa8:	4a0c      	ldr	r2, [pc, #48]	@ (800aadc <xTaskPriorityDisinherit+0xd8>)
 800aaaa:	6013      	str	r3, [r2, #0]
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aab0:	4613      	mov	r3, r2
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	4413      	add	r3, r2
 800aab6:	009b      	lsls	r3, r3, #2
 800aab8:	4a09      	ldr	r2, [pc, #36]	@ (800aae0 <xTaskPriorityDisinherit+0xdc>)
 800aaba:	441a      	add	r2, r3
 800aabc:	693b      	ldr	r3, [r7, #16]
 800aabe:	3304      	adds	r3, #4
 800aac0:	4619      	mov	r1, r3
 800aac2:	4610      	mov	r0, r2
 800aac4:	f7fd ff33 	bl	800892e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aac8:	2301      	movs	r3, #1
 800aaca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aacc:	697b      	ldr	r3, [r7, #20]
	}
 800aace:	4618      	mov	r0, r3
 800aad0:	3718      	adds	r7, #24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}
 800aad6:	bf00      	nop
 800aad8:	24001ca8 	.word	0x24001ca8
 800aadc:	24002184 	.word	0x24002184
 800aae0:	24001cac 	.word	0x24001cac

0800aae4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b088      	sub	sp, #32
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d06c      	beq.n	800abd6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800aafc:	69bb      	ldr	r3, [r7, #24]
 800aafe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d10b      	bne.n	800ab1c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ab04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab08:	f383 8811 	msr	BASEPRI, r3
 800ab0c:	f3bf 8f6f 	isb	sy
 800ab10:	f3bf 8f4f 	dsb	sy
 800ab14:	60fb      	str	r3, [r7, #12]
}
 800ab16:	bf00      	nop
 800ab18:	bf00      	nop
 800ab1a:	e7fd      	b.n	800ab18 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab20:	683a      	ldr	r2, [r7, #0]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d902      	bls.n	800ab2c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ab26:	683b      	ldr	r3, [r7, #0]
 800ab28:	61fb      	str	r3, [r7, #28]
 800ab2a:	e002      	b.n	800ab32 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ab2c:	69bb      	ldr	r3, [r7, #24]
 800ab2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab30:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ab32:	69bb      	ldr	r3, [r7, #24]
 800ab34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab36:	69fa      	ldr	r2, [r7, #28]
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d04c      	beq.n	800abd6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ab3c:	69bb      	ldr	r3, [r7, #24]
 800ab3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab40:	697a      	ldr	r2, [r7, #20]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d147      	bne.n	800abd6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ab46:	4b26      	ldr	r3, [pc, #152]	@ (800abe0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	69ba      	ldr	r2, [r7, #24]
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	d10b      	bne.n	800ab68 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800ab50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab54:	f383 8811 	msr	BASEPRI, r3
 800ab58:	f3bf 8f6f 	isb	sy
 800ab5c:	f3bf 8f4f 	dsb	sy
 800ab60:	60bb      	str	r3, [r7, #8]
}
 800ab62:	bf00      	nop
 800ab64:	bf00      	nop
 800ab66:	e7fd      	b.n	800ab64 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ab68:	69bb      	ldr	r3, [r7, #24]
 800ab6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab6c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ab6e:	69bb      	ldr	r3, [r7, #24]
 800ab70:	69fa      	ldr	r2, [r7, #28]
 800ab72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ab74:	69bb      	ldr	r3, [r7, #24]
 800ab76:	699b      	ldr	r3, [r3, #24]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	db04      	blt.n	800ab86 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab7c:	69fb      	ldr	r3, [r7, #28]
 800ab7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ab82:	69bb      	ldr	r3, [r7, #24]
 800ab84:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ab86:	69bb      	ldr	r3, [r7, #24]
 800ab88:	6959      	ldr	r1, [r3, #20]
 800ab8a:	693a      	ldr	r2, [r7, #16]
 800ab8c:	4613      	mov	r3, r2
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	4413      	add	r3, r2
 800ab92:	009b      	lsls	r3, r3, #2
 800ab94:	4a13      	ldr	r2, [pc, #76]	@ (800abe4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ab96:	4413      	add	r3, r2
 800ab98:	4299      	cmp	r1, r3
 800ab9a:	d11c      	bne.n	800abd6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab9c:	69bb      	ldr	r3, [r7, #24]
 800ab9e:	3304      	adds	r3, #4
 800aba0:	4618      	mov	r0, r3
 800aba2:	f7fd ff21 	bl	80089e8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800aba6:	69bb      	ldr	r3, [r7, #24]
 800aba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abaa:	4b0f      	ldr	r3, [pc, #60]	@ (800abe8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	429a      	cmp	r2, r3
 800abb0:	d903      	bls.n	800abba <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800abb2:	69bb      	ldr	r3, [r7, #24]
 800abb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abb6:	4a0c      	ldr	r2, [pc, #48]	@ (800abe8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800abb8:	6013      	str	r3, [r2, #0]
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abbe:	4613      	mov	r3, r2
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	4413      	add	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4a07      	ldr	r2, [pc, #28]	@ (800abe4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800abc8:	441a      	add	r2, r3
 800abca:	69bb      	ldr	r3, [r7, #24]
 800abcc:	3304      	adds	r3, #4
 800abce:	4619      	mov	r1, r3
 800abd0:	4610      	mov	r0, r2
 800abd2:	f7fd feac 	bl	800892e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800abd6:	bf00      	nop
 800abd8:	3720      	adds	r7, #32
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	24001ca8 	.word	0x24001ca8
 800abe4:	24001cac 	.word	0x24001cac
 800abe8:	24002184 	.word	0x24002184

0800abec <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800abec:	b480      	push	{r7}
 800abee:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800abf0:	4b07      	ldr	r3, [pc, #28]	@ (800ac10 <pvTaskIncrementMutexHeldCount+0x24>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d004      	beq.n	800ac02 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800abf8:	4b05      	ldr	r3, [pc, #20]	@ (800ac10 <pvTaskIncrementMutexHeldCount+0x24>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800abfe:	3201      	adds	r2, #1
 800ac00:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800ac02:	4b03      	ldr	r3, [pc, #12]	@ (800ac10 <pvTaskIncrementMutexHeldCount+0x24>)
 800ac04:	681b      	ldr	r3, [r3, #0]
	}
 800ac06:	4618      	mov	r0, r3
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0e:	4770      	bx	lr
 800ac10:	24001ca8 	.word	0x24001ca8

0800ac14 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ac1e:	4b21      	ldr	r3, [pc, #132]	@ (800aca4 <prvAddCurrentTaskToDelayedList+0x90>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac24:	4b20      	ldr	r3, [pc, #128]	@ (800aca8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	3304      	adds	r3, #4
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	f7fd fedc 	bl	80089e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac36:	d10a      	bne.n	800ac4e <prvAddCurrentTaskToDelayedList+0x3a>
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d007      	beq.n	800ac4e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac3e:	4b1a      	ldr	r3, [pc, #104]	@ (800aca8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	3304      	adds	r3, #4
 800ac44:	4619      	mov	r1, r3
 800ac46:	4819      	ldr	r0, [pc, #100]	@ (800acac <prvAddCurrentTaskToDelayedList+0x98>)
 800ac48:	f7fd fe71 	bl	800892e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ac4c:	e026      	b.n	800ac9c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	4413      	add	r3, r2
 800ac54:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ac56:	4b14      	ldr	r3, [pc, #80]	@ (800aca8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	68ba      	ldr	r2, [r7, #8]
 800ac5c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ac5e:	68ba      	ldr	r2, [r7, #8]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	429a      	cmp	r2, r3
 800ac64:	d209      	bcs.n	800ac7a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac66:	4b12      	ldr	r3, [pc, #72]	@ (800acb0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ac68:	681a      	ldr	r2, [r3, #0]
 800ac6a:	4b0f      	ldr	r3, [pc, #60]	@ (800aca8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	3304      	adds	r3, #4
 800ac70:	4619      	mov	r1, r3
 800ac72:	4610      	mov	r0, r2
 800ac74:	f7fd fe7f 	bl	8008976 <vListInsert>
}
 800ac78:	e010      	b.n	800ac9c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac7a:	4b0e      	ldr	r3, [pc, #56]	@ (800acb4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ac7c:	681a      	ldr	r2, [r3, #0]
 800ac7e:	4b0a      	ldr	r3, [pc, #40]	@ (800aca8 <prvAddCurrentTaskToDelayedList+0x94>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	3304      	adds	r3, #4
 800ac84:	4619      	mov	r1, r3
 800ac86:	4610      	mov	r0, r2
 800ac88:	f7fd fe75 	bl	8008976 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ac8c:	4b0a      	ldr	r3, [pc, #40]	@ (800acb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	68ba      	ldr	r2, [r7, #8]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d202      	bcs.n	800ac9c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ac96:	4a08      	ldr	r2, [pc, #32]	@ (800acb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	6013      	str	r3, [r2, #0]
}
 800ac9c:	bf00      	nop
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}
 800aca4:	24002180 	.word	0x24002180
 800aca8:	24001ca8 	.word	0x24001ca8
 800acac:	24002168 	.word	0x24002168
 800acb0:	24002138 	.word	0x24002138
 800acb4:	24002134 	.word	0x24002134
 800acb8:	2400219c 	.word	0x2400219c

0800acbc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b08a      	sub	sp, #40	@ 0x28
 800acc0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800acc2:	2300      	movs	r3, #0
 800acc4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800acc6:	f000 fb13 	bl	800b2f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800acca:	4b1d      	ldr	r3, [pc, #116]	@ (800ad40 <xTimerCreateTimerTask+0x84>)
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d021      	beq.n	800ad16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800acd2:	2300      	movs	r3, #0
 800acd4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800acd6:	2300      	movs	r3, #0
 800acd8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800acda:	1d3a      	adds	r2, r7, #4
 800acdc:	f107 0108 	add.w	r1, r7, #8
 800ace0:	f107 030c 	add.w	r3, r7, #12
 800ace4:	4618      	mov	r0, r3
 800ace6:	f7fd fddb 	bl	80088a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800acea:	6879      	ldr	r1, [r7, #4]
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	68fa      	ldr	r2, [r7, #12]
 800acf0:	9202      	str	r2, [sp, #8]
 800acf2:	9301      	str	r3, [sp, #4]
 800acf4:	2302      	movs	r3, #2
 800acf6:	9300      	str	r3, [sp, #0]
 800acf8:	2300      	movs	r3, #0
 800acfa:	460a      	mov	r2, r1
 800acfc:	4911      	ldr	r1, [pc, #68]	@ (800ad44 <xTimerCreateTimerTask+0x88>)
 800acfe:	4812      	ldr	r0, [pc, #72]	@ (800ad48 <xTimerCreateTimerTask+0x8c>)
 800ad00:	f7fe ff80 	bl	8009c04 <xTaskCreateStatic>
 800ad04:	4603      	mov	r3, r0
 800ad06:	4a11      	ldr	r2, [pc, #68]	@ (800ad4c <xTimerCreateTimerTask+0x90>)
 800ad08:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ad0a:	4b10      	ldr	r3, [pc, #64]	@ (800ad4c <xTimerCreateTimerTask+0x90>)
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d001      	beq.n	800ad16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ad12:	2301      	movs	r3, #1
 800ad14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d10b      	bne.n	800ad34 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ad1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad20:	f383 8811 	msr	BASEPRI, r3
 800ad24:	f3bf 8f6f 	isb	sy
 800ad28:	f3bf 8f4f 	dsb	sy
 800ad2c:	613b      	str	r3, [r7, #16]
}
 800ad2e:	bf00      	nop
 800ad30:	bf00      	nop
 800ad32:	e7fd      	b.n	800ad30 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ad34:	697b      	ldr	r3, [r7, #20]
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	3718      	adds	r7, #24
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
 800ad3e:	bf00      	nop
 800ad40:	240021d8 	.word	0x240021d8
 800ad44:	08017628 	.word	0x08017628
 800ad48:	0800ae89 	.word	0x0800ae89
 800ad4c:	240021dc 	.word	0x240021dc

0800ad50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b08a      	sub	sp, #40	@ 0x28
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	60f8      	str	r0, [r7, #12]
 800ad58:	60b9      	str	r1, [r7, #8]
 800ad5a:	607a      	str	r2, [r7, #4]
 800ad5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d10b      	bne.n	800ad80 <xTimerGenericCommand+0x30>
	__asm volatile
 800ad68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad6c:	f383 8811 	msr	BASEPRI, r3
 800ad70:	f3bf 8f6f 	isb	sy
 800ad74:	f3bf 8f4f 	dsb	sy
 800ad78:	623b      	str	r3, [r7, #32]
}
 800ad7a:	bf00      	nop
 800ad7c:	bf00      	nop
 800ad7e:	e7fd      	b.n	800ad7c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ad80:	4b19      	ldr	r3, [pc, #100]	@ (800ade8 <xTimerGenericCommand+0x98>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d02a      	beq.n	800adde <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	2b05      	cmp	r3, #5
 800ad98:	dc18      	bgt.n	800adcc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ad9a:	f7ff fdad 	bl	800a8f8 <xTaskGetSchedulerState>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	2b02      	cmp	r3, #2
 800ada2:	d109      	bne.n	800adb8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ada4:	4b10      	ldr	r3, [pc, #64]	@ (800ade8 <xTimerGenericCommand+0x98>)
 800ada6:	6818      	ldr	r0, [r3, #0]
 800ada8:	f107 0110 	add.w	r1, r7, #16
 800adac:	2300      	movs	r3, #0
 800adae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adb0:	f7fe f8b0 	bl	8008f14 <xQueueGenericSend>
 800adb4:	6278      	str	r0, [r7, #36]	@ 0x24
 800adb6:	e012      	b.n	800adde <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800adb8:	4b0b      	ldr	r3, [pc, #44]	@ (800ade8 <xTimerGenericCommand+0x98>)
 800adba:	6818      	ldr	r0, [r3, #0]
 800adbc:	f107 0110 	add.w	r1, r7, #16
 800adc0:	2300      	movs	r3, #0
 800adc2:	2200      	movs	r2, #0
 800adc4:	f7fe f8a6 	bl	8008f14 <xQueueGenericSend>
 800adc8:	6278      	str	r0, [r7, #36]	@ 0x24
 800adca:	e008      	b.n	800adde <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800adcc:	4b06      	ldr	r3, [pc, #24]	@ (800ade8 <xTimerGenericCommand+0x98>)
 800adce:	6818      	ldr	r0, [r3, #0]
 800add0:	f107 0110 	add.w	r1, r7, #16
 800add4:	2300      	movs	r3, #0
 800add6:	683a      	ldr	r2, [r7, #0]
 800add8:	f7fe f99e 	bl	8009118 <xQueueGenericSendFromISR>
 800addc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800adde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3728      	adds	r7, #40	@ 0x28
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}
 800ade8:	240021d8 	.word	0x240021d8

0800adec <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b088      	sub	sp, #32
 800adf0:	af02      	add	r7, sp, #8
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adf6:	4b23      	ldr	r3, [pc, #140]	@ (800ae84 <prvProcessExpiredTimer+0x98>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	68db      	ldr	r3, [r3, #12]
 800adfc:	68db      	ldr	r3, [r3, #12]
 800adfe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae00:	697b      	ldr	r3, [r7, #20]
 800ae02:	3304      	adds	r3, #4
 800ae04:	4618      	mov	r0, r3
 800ae06:	f7fd fdef 	bl	80089e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae10:	f003 0304 	and.w	r3, r3, #4
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d023      	beq.n	800ae60 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	699a      	ldr	r2, [r3, #24]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	18d1      	adds	r1, r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	683a      	ldr	r2, [r7, #0]
 800ae24:	6978      	ldr	r0, [r7, #20]
 800ae26:	f000 f8d5 	bl	800afd4 <prvInsertTimerInActiveList>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d020      	beq.n	800ae72 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae30:	2300      	movs	r3, #0
 800ae32:	9300      	str	r3, [sp, #0]
 800ae34:	2300      	movs	r3, #0
 800ae36:	687a      	ldr	r2, [r7, #4]
 800ae38:	2100      	movs	r1, #0
 800ae3a:	6978      	ldr	r0, [r7, #20]
 800ae3c:	f7ff ff88 	bl	800ad50 <xTimerGenericCommand>
 800ae40:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d114      	bne.n	800ae72 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ae48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae4c:	f383 8811 	msr	BASEPRI, r3
 800ae50:	f3bf 8f6f 	isb	sy
 800ae54:	f3bf 8f4f 	dsb	sy
 800ae58:	60fb      	str	r3, [r7, #12]
}
 800ae5a:	bf00      	nop
 800ae5c:	bf00      	nop
 800ae5e:	e7fd      	b.n	800ae5c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ae60:	697b      	ldr	r3, [r7, #20]
 800ae62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae66:	f023 0301 	bic.w	r3, r3, #1
 800ae6a:	b2da      	uxtb	r2, r3
 800ae6c:	697b      	ldr	r3, [r7, #20]
 800ae6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	6a1b      	ldr	r3, [r3, #32]
 800ae76:	6978      	ldr	r0, [r7, #20]
 800ae78:	4798      	blx	r3
}
 800ae7a:	bf00      	nop
 800ae7c:	3718      	adds	r7, #24
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	240021d0 	.word	0x240021d0

0800ae88 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b084      	sub	sp, #16
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ae90:	f107 0308 	add.w	r3, r7, #8
 800ae94:	4618      	mov	r0, r3
 800ae96:	f000 f859 	bl	800af4c <prvGetNextExpireTime>
 800ae9a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	4619      	mov	r1, r3
 800aea0:	68f8      	ldr	r0, [r7, #12]
 800aea2:	f000 f805 	bl	800aeb0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aea6:	f000 f8d7 	bl	800b058 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aeaa:	bf00      	nop
 800aeac:	e7f0      	b.n	800ae90 <prvTimerTask+0x8>
	...

0800aeb0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b084      	sub	sp, #16
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
 800aeb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aeba:	f7ff f907 	bl	800a0cc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aebe:	f107 0308 	add.w	r3, r7, #8
 800aec2:	4618      	mov	r0, r3
 800aec4:	f000 f866 	bl	800af94 <prvSampleTimeNow>
 800aec8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d130      	bne.n	800af32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d10a      	bne.n	800aeec <prvProcessTimerOrBlockTask+0x3c>
 800aed6:	687a      	ldr	r2, [r7, #4]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d806      	bhi.n	800aeec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aede:	f7ff f903 	bl	800a0e8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aee2:	68f9      	ldr	r1, [r7, #12]
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f7ff ff81 	bl	800adec <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aeea:	e024      	b.n	800af36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d008      	beq.n	800af04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aef2:	4b13      	ldr	r3, [pc, #76]	@ (800af40 <prvProcessTimerOrBlockTask+0x90>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d101      	bne.n	800af00 <prvProcessTimerOrBlockTask+0x50>
 800aefc:	2301      	movs	r3, #1
 800aefe:	e000      	b.n	800af02 <prvProcessTimerOrBlockTask+0x52>
 800af00:	2300      	movs	r3, #0
 800af02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800af04:	4b0f      	ldr	r3, [pc, #60]	@ (800af44 <prvProcessTimerOrBlockTask+0x94>)
 800af06:	6818      	ldr	r0, [r3, #0]
 800af08:	687a      	ldr	r2, [r7, #4]
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	1ad3      	subs	r3, r2, r3
 800af0e:	683a      	ldr	r2, [r7, #0]
 800af10:	4619      	mov	r1, r3
 800af12:	f7fe fe43 	bl	8009b9c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800af16:	f7ff f8e7 	bl	800a0e8 <xTaskResumeAll>
 800af1a:	4603      	mov	r3, r0
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10a      	bne.n	800af36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800af20:	4b09      	ldr	r3, [pc, #36]	@ (800af48 <prvProcessTimerOrBlockTask+0x98>)
 800af22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800af26:	601a      	str	r2, [r3, #0]
 800af28:	f3bf 8f4f 	dsb	sy
 800af2c:	f3bf 8f6f 	isb	sy
}
 800af30:	e001      	b.n	800af36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800af32:	f7ff f8d9 	bl	800a0e8 <xTaskResumeAll>
}
 800af36:	bf00      	nop
 800af38:	3710      	adds	r7, #16
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}
 800af3e:	bf00      	nop
 800af40:	240021d4 	.word	0x240021d4
 800af44:	240021d8 	.word	0x240021d8
 800af48:	e000ed04 	.word	0xe000ed04

0800af4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800af4c:	b480      	push	{r7}
 800af4e:	b085      	sub	sp, #20
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800af54:	4b0e      	ldr	r3, [pc, #56]	@ (800af90 <prvGetNextExpireTime+0x44>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d101      	bne.n	800af62 <prvGetNextExpireTime+0x16>
 800af5e:	2201      	movs	r2, #1
 800af60:	e000      	b.n	800af64 <prvGetNextExpireTime+0x18>
 800af62:	2200      	movs	r2, #0
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d105      	bne.n	800af7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800af70:	4b07      	ldr	r3, [pc, #28]	@ (800af90 <prvGetNextExpireTime+0x44>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	60fb      	str	r3, [r7, #12]
 800af7a:	e001      	b.n	800af80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800af7c:	2300      	movs	r3, #0
 800af7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800af80:	68fb      	ldr	r3, [r7, #12]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3714      	adds	r7, #20
 800af86:	46bd      	mov	sp, r7
 800af88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8c:	4770      	bx	lr
 800af8e:	bf00      	nop
 800af90:	240021d0 	.word	0x240021d0

0800af94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b084      	sub	sp, #16
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800af9c:	f7ff f942 	bl	800a224 <xTaskGetTickCount>
 800afa0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800afa2:	4b0b      	ldr	r3, [pc, #44]	@ (800afd0 <prvSampleTimeNow+0x3c>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	68fa      	ldr	r2, [r7, #12]
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d205      	bcs.n	800afb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800afac:	f000 f93a 	bl	800b224 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2201      	movs	r2, #1
 800afb4:	601a      	str	r2, [r3, #0]
 800afb6:	e002      	b.n	800afbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2200      	movs	r2, #0
 800afbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800afbe:	4a04      	ldr	r2, [pc, #16]	@ (800afd0 <prvSampleTimeNow+0x3c>)
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800afc4:	68fb      	ldr	r3, [r7, #12]
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3710      	adds	r7, #16
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	240021e0 	.word	0x240021e0

0800afd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b086      	sub	sp, #24
 800afd8:	af00      	add	r7, sp, #0
 800afda:	60f8      	str	r0, [r7, #12]
 800afdc:	60b9      	str	r1, [r7, #8]
 800afde:	607a      	str	r2, [r7, #4]
 800afe0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800afe2:	2300      	movs	r3, #0
 800afe4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	68ba      	ldr	r2, [r7, #8]
 800afea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	68fa      	ldr	r2, [r7, #12]
 800aff0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aff2:	68ba      	ldr	r2, [r7, #8]
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	429a      	cmp	r2, r3
 800aff8:	d812      	bhi.n	800b020 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800affa:	687a      	ldr	r2, [r7, #4]
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	1ad2      	subs	r2, r2, r3
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	699b      	ldr	r3, [r3, #24]
 800b004:	429a      	cmp	r2, r3
 800b006:	d302      	bcc.n	800b00e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b008:	2301      	movs	r3, #1
 800b00a:	617b      	str	r3, [r7, #20]
 800b00c:	e01b      	b.n	800b046 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b00e:	4b10      	ldr	r3, [pc, #64]	@ (800b050 <prvInsertTimerInActiveList+0x7c>)
 800b010:	681a      	ldr	r2, [r3, #0]
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	3304      	adds	r3, #4
 800b016:	4619      	mov	r1, r3
 800b018:	4610      	mov	r0, r2
 800b01a:	f7fd fcac 	bl	8008976 <vListInsert>
 800b01e:	e012      	b.n	800b046 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	429a      	cmp	r2, r3
 800b026:	d206      	bcs.n	800b036 <prvInsertTimerInActiveList+0x62>
 800b028:	68ba      	ldr	r2, [r7, #8]
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d302      	bcc.n	800b036 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b030:	2301      	movs	r3, #1
 800b032:	617b      	str	r3, [r7, #20]
 800b034:	e007      	b.n	800b046 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b036:	4b07      	ldr	r3, [pc, #28]	@ (800b054 <prvInsertTimerInActiveList+0x80>)
 800b038:	681a      	ldr	r2, [r3, #0]
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	3304      	adds	r3, #4
 800b03e:	4619      	mov	r1, r3
 800b040:	4610      	mov	r0, r2
 800b042:	f7fd fc98 	bl	8008976 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b046:	697b      	ldr	r3, [r7, #20]
}
 800b048:	4618      	mov	r0, r3
 800b04a:	3718      	adds	r7, #24
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}
 800b050:	240021d4 	.word	0x240021d4
 800b054:	240021d0 	.word	0x240021d0

0800b058 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b08e      	sub	sp, #56	@ 0x38
 800b05c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b05e:	e0ce      	b.n	800b1fe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2b00      	cmp	r3, #0
 800b064:	da19      	bge.n	800b09a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b066:	1d3b      	adds	r3, r7, #4
 800b068:	3304      	adds	r3, #4
 800b06a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d10b      	bne.n	800b08a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b076:	f383 8811 	msr	BASEPRI, r3
 800b07a:	f3bf 8f6f 	isb	sy
 800b07e:	f3bf 8f4f 	dsb	sy
 800b082:	61fb      	str	r3, [r7, #28]
}
 800b084:	bf00      	nop
 800b086:	bf00      	nop
 800b088:	e7fd      	b.n	800b086 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b08a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b090:	6850      	ldr	r0, [r2, #4]
 800b092:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b094:	6892      	ldr	r2, [r2, #8]
 800b096:	4611      	mov	r1, r2
 800b098:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	f2c0 80ae 	blt.w	800b1fe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0a8:	695b      	ldr	r3, [r3, #20]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d004      	beq.n	800b0b8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0b0:	3304      	adds	r3, #4
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	f7fd fc98 	bl	80089e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b0b8:	463b      	mov	r3, r7
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f7ff ff6a 	bl	800af94 <prvSampleTimeNow>
 800b0c0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	2b09      	cmp	r3, #9
 800b0c6:	f200 8097 	bhi.w	800b1f8 <prvProcessReceivedCommands+0x1a0>
 800b0ca:	a201      	add	r2, pc, #4	@ (adr r2, 800b0d0 <prvProcessReceivedCommands+0x78>)
 800b0cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0d0:	0800b0f9 	.word	0x0800b0f9
 800b0d4:	0800b0f9 	.word	0x0800b0f9
 800b0d8:	0800b0f9 	.word	0x0800b0f9
 800b0dc:	0800b16f 	.word	0x0800b16f
 800b0e0:	0800b183 	.word	0x0800b183
 800b0e4:	0800b1cf 	.word	0x0800b1cf
 800b0e8:	0800b0f9 	.word	0x0800b0f9
 800b0ec:	0800b0f9 	.word	0x0800b0f9
 800b0f0:	0800b16f 	.word	0x0800b16f
 800b0f4:	0800b183 	.word	0x0800b183
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b0f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b0fe:	f043 0301 	orr.w	r3, r3, #1
 800b102:	b2da      	uxtb	r2, r3
 800b104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b106:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b10a:	68ba      	ldr	r2, [r7, #8]
 800b10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	18d1      	adds	r1, r2, r3
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b116:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b118:	f7ff ff5c 	bl	800afd4 <prvInsertTimerInActiveList>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d06c      	beq.n	800b1fc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b124:	6a1b      	ldr	r3, [r3, #32]
 800b126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b128:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b12c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b130:	f003 0304 	and.w	r3, r3, #4
 800b134:	2b00      	cmp	r3, #0
 800b136:	d061      	beq.n	800b1fc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b138:	68ba      	ldr	r2, [r7, #8]
 800b13a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b13c:	699b      	ldr	r3, [r3, #24]
 800b13e:	441a      	add	r2, r3
 800b140:	2300      	movs	r3, #0
 800b142:	9300      	str	r3, [sp, #0]
 800b144:	2300      	movs	r3, #0
 800b146:	2100      	movs	r1, #0
 800b148:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b14a:	f7ff fe01 	bl	800ad50 <xTimerGenericCommand>
 800b14e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b150:	6a3b      	ldr	r3, [r7, #32]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d152      	bne.n	800b1fc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b15a:	f383 8811 	msr	BASEPRI, r3
 800b15e:	f3bf 8f6f 	isb	sy
 800b162:	f3bf 8f4f 	dsb	sy
 800b166:	61bb      	str	r3, [r7, #24]
}
 800b168:	bf00      	nop
 800b16a:	bf00      	nop
 800b16c:	e7fd      	b.n	800b16a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b16e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b170:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b174:	f023 0301 	bic.w	r3, r3, #1
 800b178:	b2da      	uxtb	r2, r3
 800b17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b17c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b180:	e03d      	b.n	800b1fe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b184:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b188:	f043 0301 	orr.w	r3, r3, #1
 800b18c:	b2da      	uxtb	r2, r3
 800b18e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b190:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b198:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b19a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b19c:	699b      	ldr	r3, [r3, #24]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d10b      	bne.n	800b1ba <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b1a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1a6:	f383 8811 	msr	BASEPRI, r3
 800b1aa:	f3bf 8f6f 	isb	sy
 800b1ae:	f3bf 8f4f 	dsb	sy
 800b1b2:	617b      	str	r3, [r7, #20]
}
 800b1b4:	bf00      	nop
 800b1b6:	bf00      	nop
 800b1b8:	e7fd      	b.n	800b1b6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1bc:	699a      	ldr	r2, [r3, #24]
 800b1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1c0:	18d1      	adds	r1, r2, r3
 800b1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b1c8:	f7ff ff04 	bl	800afd4 <prvInsertTimerInActiveList>
					break;
 800b1cc:	e017      	b.n	800b1fe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b1ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1d4:	f003 0302 	and.w	r3, r3, #2
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d103      	bne.n	800b1e4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b1dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b1de:	f000 fbeb 	bl	800b9b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b1e2:	e00c      	b.n	800b1fe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b1ea:	f023 0301 	bic.w	r3, r3, #1
 800b1ee:	b2da      	uxtb	r2, r3
 800b1f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b1f6:	e002      	b.n	800b1fe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b1f8:	bf00      	nop
 800b1fa:	e000      	b.n	800b1fe <prvProcessReceivedCommands+0x1a6>
					break;
 800b1fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b1fe:	4b08      	ldr	r3, [pc, #32]	@ (800b220 <prvProcessReceivedCommands+0x1c8>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	1d39      	adds	r1, r7, #4
 800b204:	2200      	movs	r2, #0
 800b206:	4618      	mov	r0, r3
 800b208:	f7fe f8b4 	bl	8009374 <xQueueReceive>
 800b20c:	4603      	mov	r3, r0
 800b20e:	2b00      	cmp	r3, #0
 800b210:	f47f af26 	bne.w	800b060 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b214:	bf00      	nop
 800b216:	bf00      	nop
 800b218:	3730      	adds	r7, #48	@ 0x30
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}
 800b21e:	bf00      	nop
 800b220:	240021d8 	.word	0x240021d8

0800b224 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b088      	sub	sp, #32
 800b228:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b22a:	e049      	b.n	800b2c0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b22c:	4b2e      	ldr	r3, [pc, #184]	@ (800b2e8 <prvSwitchTimerLists+0xc4>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	68db      	ldr	r3, [r3, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b236:	4b2c      	ldr	r3, [pc, #176]	@ (800b2e8 <prvSwitchTimerLists+0xc4>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	68db      	ldr	r3, [r3, #12]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	3304      	adds	r3, #4
 800b244:	4618      	mov	r0, r3
 800b246:	f7fd fbcf 	bl	80089e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	6a1b      	ldr	r3, [r3, #32]
 800b24e:	68f8      	ldr	r0, [r7, #12]
 800b250:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b258:	f003 0304 	and.w	r3, r3, #4
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d02f      	beq.n	800b2c0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	699b      	ldr	r3, [r3, #24]
 800b264:	693a      	ldr	r2, [r7, #16]
 800b266:	4413      	add	r3, r2
 800b268:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b26a:	68ba      	ldr	r2, [r7, #8]
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	429a      	cmp	r2, r3
 800b270:	d90e      	bls.n	800b290 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	68ba      	ldr	r2, [r7, #8]
 800b276:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b27e:	4b1a      	ldr	r3, [pc, #104]	@ (800b2e8 <prvSwitchTimerLists+0xc4>)
 800b280:	681a      	ldr	r2, [r3, #0]
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	3304      	adds	r3, #4
 800b286:	4619      	mov	r1, r3
 800b288:	4610      	mov	r0, r2
 800b28a:	f7fd fb74 	bl	8008976 <vListInsert>
 800b28e:	e017      	b.n	800b2c0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b290:	2300      	movs	r3, #0
 800b292:	9300      	str	r3, [sp, #0]
 800b294:	2300      	movs	r3, #0
 800b296:	693a      	ldr	r2, [r7, #16]
 800b298:	2100      	movs	r1, #0
 800b29a:	68f8      	ldr	r0, [r7, #12]
 800b29c:	f7ff fd58 	bl	800ad50 <xTimerGenericCommand>
 800b2a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d10b      	bne.n	800b2c0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ac:	f383 8811 	msr	BASEPRI, r3
 800b2b0:	f3bf 8f6f 	isb	sy
 800b2b4:	f3bf 8f4f 	dsb	sy
 800b2b8:	603b      	str	r3, [r7, #0]
}
 800b2ba:	bf00      	nop
 800b2bc:	bf00      	nop
 800b2be:	e7fd      	b.n	800b2bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b2c0:	4b09      	ldr	r3, [pc, #36]	@ (800b2e8 <prvSwitchTimerLists+0xc4>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d1b0      	bne.n	800b22c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b2ca:	4b07      	ldr	r3, [pc, #28]	@ (800b2e8 <prvSwitchTimerLists+0xc4>)
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b2d0:	4b06      	ldr	r3, [pc, #24]	@ (800b2ec <prvSwitchTimerLists+0xc8>)
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	4a04      	ldr	r2, [pc, #16]	@ (800b2e8 <prvSwitchTimerLists+0xc4>)
 800b2d6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b2d8:	4a04      	ldr	r2, [pc, #16]	@ (800b2ec <prvSwitchTimerLists+0xc8>)
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	6013      	str	r3, [r2, #0]
}
 800b2de:	bf00      	nop
 800b2e0:	3718      	adds	r7, #24
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	240021d0 	.word	0x240021d0
 800b2ec:	240021d4 	.word	0x240021d4

0800b2f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	b082      	sub	sp, #8
 800b2f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b2f6:	f000 f96f 	bl	800b5d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b2fa:	4b15      	ldr	r3, [pc, #84]	@ (800b350 <prvCheckForValidListAndQueue+0x60>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d120      	bne.n	800b344 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b302:	4814      	ldr	r0, [pc, #80]	@ (800b354 <prvCheckForValidListAndQueue+0x64>)
 800b304:	f7fd fae6 	bl	80088d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b308:	4813      	ldr	r0, [pc, #76]	@ (800b358 <prvCheckForValidListAndQueue+0x68>)
 800b30a:	f7fd fae3 	bl	80088d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b30e:	4b13      	ldr	r3, [pc, #76]	@ (800b35c <prvCheckForValidListAndQueue+0x6c>)
 800b310:	4a10      	ldr	r2, [pc, #64]	@ (800b354 <prvCheckForValidListAndQueue+0x64>)
 800b312:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b314:	4b12      	ldr	r3, [pc, #72]	@ (800b360 <prvCheckForValidListAndQueue+0x70>)
 800b316:	4a10      	ldr	r2, [pc, #64]	@ (800b358 <prvCheckForValidListAndQueue+0x68>)
 800b318:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b31a:	2300      	movs	r3, #0
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	4b11      	ldr	r3, [pc, #68]	@ (800b364 <prvCheckForValidListAndQueue+0x74>)
 800b320:	4a11      	ldr	r2, [pc, #68]	@ (800b368 <prvCheckForValidListAndQueue+0x78>)
 800b322:	2110      	movs	r1, #16
 800b324:	200a      	movs	r0, #10
 800b326:	f7fd fbf3 	bl	8008b10 <xQueueGenericCreateStatic>
 800b32a:	4603      	mov	r3, r0
 800b32c:	4a08      	ldr	r2, [pc, #32]	@ (800b350 <prvCheckForValidListAndQueue+0x60>)
 800b32e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b330:	4b07      	ldr	r3, [pc, #28]	@ (800b350 <prvCheckForValidListAndQueue+0x60>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d005      	beq.n	800b344 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b338:	4b05      	ldr	r3, [pc, #20]	@ (800b350 <prvCheckForValidListAndQueue+0x60>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	490b      	ldr	r1, [pc, #44]	@ (800b36c <prvCheckForValidListAndQueue+0x7c>)
 800b33e:	4618      	mov	r0, r3
 800b340:	f7fe fbd8 	bl	8009af4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b344:	f000 f97a 	bl	800b63c <vPortExitCritical>
}
 800b348:	bf00      	nop
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}
 800b34e:	bf00      	nop
 800b350:	240021d8 	.word	0x240021d8
 800b354:	240021a8 	.word	0x240021a8
 800b358:	240021bc 	.word	0x240021bc
 800b35c:	240021d0 	.word	0x240021d0
 800b360:	240021d4 	.word	0x240021d4
 800b364:	24002284 	.word	0x24002284
 800b368:	240021e4 	.word	0x240021e4
 800b36c:	08017630 	.word	0x08017630

0800b370 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b370:	b480      	push	{r7}
 800b372:	b085      	sub	sp, #20
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	3b04      	subs	r3, #4
 800b380:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b388:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	3b04      	subs	r3, #4
 800b38e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	f023 0201 	bic.w	r2, r3, #1
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	3b04      	subs	r3, #4
 800b39e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b3a0:	4a0c      	ldr	r2, [pc, #48]	@ (800b3d4 <pxPortInitialiseStack+0x64>)
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	3b14      	subs	r3, #20
 800b3aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	3b04      	subs	r3, #4
 800b3b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	f06f 0202 	mvn.w	r2, #2
 800b3be:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	3b20      	subs	r3, #32
 800b3c4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3714      	adds	r7, #20
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr
 800b3d4:	0800b3d9 	.word	0x0800b3d9

0800b3d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b085      	sub	sp, #20
 800b3dc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b3e2:	4b13      	ldr	r3, [pc, #76]	@ (800b430 <prvTaskExitError+0x58>)
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ea:	d00b      	beq.n	800b404 <prvTaskExitError+0x2c>
	__asm volatile
 800b3ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3f0:	f383 8811 	msr	BASEPRI, r3
 800b3f4:	f3bf 8f6f 	isb	sy
 800b3f8:	f3bf 8f4f 	dsb	sy
 800b3fc:	60fb      	str	r3, [r7, #12]
}
 800b3fe:	bf00      	nop
 800b400:	bf00      	nop
 800b402:	e7fd      	b.n	800b400 <prvTaskExitError+0x28>
	__asm volatile
 800b404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b408:	f383 8811 	msr	BASEPRI, r3
 800b40c:	f3bf 8f6f 	isb	sy
 800b410:	f3bf 8f4f 	dsb	sy
 800b414:	60bb      	str	r3, [r7, #8]
}
 800b416:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b418:	bf00      	nop
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d0fc      	beq.n	800b41a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b420:	bf00      	nop
 800b422:	bf00      	nop
 800b424:	3714      	adds	r7, #20
 800b426:	46bd      	mov	sp, r7
 800b428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42c:	4770      	bx	lr
 800b42e:	bf00      	nop
 800b430:	24000024 	.word	0x24000024
	...

0800b440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b440:	4b07      	ldr	r3, [pc, #28]	@ (800b460 <pxCurrentTCBConst2>)
 800b442:	6819      	ldr	r1, [r3, #0]
 800b444:	6808      	ldr	r0, [r1, #0]
 800b446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b44a:	f380 8809 	msr	PSP, r0
 800b44e:	f3bf 8f6f 	isb	sy
 800b452:	f04f 0000 	mov.w	r0, #0
 800b456:	f380 8811 	msr	BASEPRI, r0
 800b45a:	4770      	bx	lr
 800b45c:	f3af 8000 	nop.w

0800b460 <pxCurrentTCBConst2>:
 800b460:	24001ca8 	.word	0x24001ca8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b464:	bf00      	nop
 800b466:	bf00      	nop

0800b468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b468:	4808      	ldr	r0, [pc, #32]	@ (800b48c <prvPortStartFirstTask+0x24>)
 800b46a:	6800      	ldr	r0, [r0, #0]
 800b46c:	6800      	ldr	r0, [r0, #0]
 800b46e:	f380 8808 	msr	MSP, r0
 800b472:	f04f 0000 	mov.w	r0, #0
 800b476:	f380 8814 	msr	CONTROL, r0
 800b47a:	b662      	cpsie	i
 800b47c:	b661      	cpsie	f
 800b47e:	f3bf 8f4f 	dsb	sy
 800b482:	f3bf 8f6f 	isb	sy
 800b486:	df00      	svc	0
 800b488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b48a:	bf00      	nop
 800b48c:	e000ed08 	.word	0xe000ed08

0800b490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b086      	sub	sp, #24
 800b494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b496:	4b47      	ldr	r3, [pc, #284]	@ (800b5b4 <xPortStartScheduler+0x124>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	4a47      	ldr	r2, [pc, #284]	@ (800b5b8 <xPortStartScheduler+0x128>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d10b      	bne.n	800b4b8 <xPortStartScheduler+0x28>
	__asm volatile
 800b4a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a4:	f383 8811 	msr	BASEPRI, r3
 800b4a8:	f3bf 8f6f 	isb	sy
 800b4ac:	f3bf 8f4f 	dsb	sy
 800b4b0:	60fb      	str	r3, [r7, #12]
}
 800b4b2:	bf00      	nop
 800b4b4:	bf00      	nop
 800b4b6:	e7fd      	b.n	800b4b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b4b8:	4b3e      	ldr	r3, [pc, #248]	@ (800b5b4 <xPortStartScheduler+0x124>)
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	4a3f      	ldr	r2, [pc, #252]	@ (800b5bc <xPortStartScheduler+0x12c>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d10b      	bne.n	800b4da <xPortStartScheduler+0x4a>
	__asm volatile
 800b4c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c6:	f383 8811 	msr	BASEPRI, r3
 800b4ca:	f3bf 8f6f 	isb	sy
 800b4ce:	f3bf 8f4f 	dsb	sy
 800b4d2:	613b      	str	r3, [r7, #16]
}
 800b4d4:	bf00      	nop
 800b4d6:	bf00      	nop
 800b4d8:	e7fd      	b.n	800b4d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b4da:	4b39      	ldr	r3, [pc, #228]	@ (800b5c0 <xPortStartScheduler+0x130>)
 800b4dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b4de:	697b      	ldr	r3, [r7, #20]
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	b2db      	uxtb	r3, r3
 800b4e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	22ff      	movs	r2, #255	@ 0xff
 800b4ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	781b      	ldrb	r3, [r3, #0]
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b4f4:	78fb      	ldrb	r3, [r7, #3]
 800b4f6:	b2db      	uxtb	r3, r3
 800b4f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b4fc:	b2da      	uxtb	r2, r3
 800b4fe:	4b31      	ldr	r3, [pc, #196]	@ (800b5c4 <xPortStartScheduler+0x134>)
 800b500:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b502:	4b31      	ldr	r3, [pc, #196]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b504:	2207      	movs	r2, #7
 800b506:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b508:	e009      	b.n	800b51e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b50a:	4b2f      	ldr	r3, [pc, #188]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	3b01      	subs	r3, #1
 800b510:	4a2d      	ldr	r2, [pc, #180]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b512:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b514:	78fb      	ldrb	r3, [r7, #3]
 800b516:	b2db      	uxtb	r3, r3
 800b518:	005b      	lsls	r3, r3, #1
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b51e:	78fb      	ldrb	r3, [r7, #3]
 800b520:	b2db      	uxtb	r3, r3
 800b522:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b526:	2b80      	cmp	r3, #128	@ 0x80
 800b528:	d0ef      	beq.n	800b50a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b52a:	4b27      	ldr	r3, [pc, #156]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f1c3 0307 	rsb	r3, r3, #7
 800b532:	2b04      	cmp	r3, #4
 800b534:	d00b      	beq.n	800b54e <xPortStartScheduler+0xbe>
	__asm volatile
 800b536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b53a:	f383 8811 	msr	BASEPRI, r3
 800b53e:	f3bf 8f6f 	isb	sy
 800b542:	f3bf 8f4f 	dsb	sy
 800b546:	60bb      	str	r3, [r7, #8]
}
 800b548:	bf00      	nop
 800b54a:	bf00      	nop
 800b54c:	e7fd      	b.n	800b54a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b54e:	4b1e      	ldr	r3, [pc, #120]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	021b      	lsls	r3, r3, #8
 800b554:	4a1c      	ldr	r2, [pc, #112]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b558:	4b1b      	ldr	r3, [pc, #108]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b560:	4a19      	ldr	r2, [pc, #100]	@ (800b5c8 <xPortStartScheduler+0x138>)
 800b562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	b2da      	uxtb	r2, r3
 800b568:	697b      	ldr	r3, [r7, #20]
 800b56a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b56c:	4b17      	ldr	r3, [pc, #92]	@ (800b5cc <xPortStartScheduler+0x13c>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	4a16      	ldr	r2, [pc, #88]	@ (800b5cc <xPortStartScheduler+0x13c>)
 800b572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b578:	4b14      	ldr	r3, [pc, #80]	@ (800b5cc <xPortStartScheduler+0x13c>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a13      	ldr	r2, [pc, #76]	@ (800b5cc <xPortStartScheduler+0x13c>)
 800b57e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b584:	f000 f8da 	bl	800b73c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b588:	4b11      	ldr	r3, [pc, #68]	@ (800b5d0 <xPortStartScheduler+0x140>)
 800b58a:	2200      	movs	r2, #0
 800b58c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b58e:	f000 f8f9 	bl	800b784 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b592:	4b10      	ldr	r3, [pc, #64]	@ (800b5d4 <xPortStartScheduler+0x144>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4a0f      	ldr	r2, [pc, #60]	@ (800b5d4 <xPortStartScheduler+0x144>)
 800b598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b59c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b59e:	f7ff ff63 	bl	800b468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b5a2:	f7fe ff1b 	bl	800a3dc <vTaskSwitchContext>
	prvTaskExitError();
 800b5a6:	f7ff ff17 	bl	800b3d8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b5aa:	2300      	movs	r3, #0
}
 800b5ac:	4618      	mov	r0, r3
 800b5ae:	3718      	adds	r7, #24
 800b5b0:	46bd      	mov	sp, r7
 800b5b2:	bd80      	pop	{r7, pc}
 800b5b4:	e000ed00 	.word	0xe000ed00
 800b5b8:	410fc271 	.word	0x410fc271
 800b5bc:	410fc270 	.word	0x410fc270
 800b5c0:	e000e400 	.word	0xe000e400
 800b5c4:	240022d4 	.word	0x240022d4
 800b5c8:	240022d8 	.word	0x240022d8
 800b5cc:	e000ed20 	.word	0xe000ed20
 800b5d0:	24000024 	.word	0x24000024
 800b5d4:	e000ef34 	.word	0xe000ef34

0800b5d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b083      	sub	sp, #12
 800b5dc:	af00      	add	r7, sp, #0
	__asm volatile
 800b5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5e2:	f383 8811 	msr	BASEPRI, r3
 800b5e6:	f3bf 8f6f 	isb	sy
 800b5ea:	f3bf 8f4f 	dsb	sy
 800b5ee:	607b      	str	r3, [r7, #4]
}
 800b5f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b5f2:	4b10      	ldr	r3, [pc, #64]	@ (800b634 <vPortEnterCritical+0x5c>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	3301      	adds	r3, #1
 800b5f8:	4a0e      	ldr	r2, [pc, #56]	@ (800b634 <vPortEnterCritical+0x5c>)
 800b5fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b5fc:	4b0d      	ldr	r3, [pc, #52]	@ (800b634 <vPortEnterCritical+0x5c>)
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	2b01      	cmp	r3, #1
 800b602:	d110      	bne.n	800b626 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b604:	4b0c      	ldr	r3, [pc, #48]	@ (800b638 <vPortEnterCritical+0x60>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	b2db      	uxtb	r3, r3
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d00b      	beq.n	800b626 <vPortEnterCritical+0x4e>
	__asm volatile
 800b60e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b612:	f383 8811 	msr	BASEPRI, r3
 800b616:	f3bf 8f6f 	isb	sy
 800b61a:	f3bf 8f4f 	dsb	sy
 800b61e:	603b      	str	r3, [r7, #0]
}
 800b620:	bf00      	nop
 800b622:	bf00      	nop
 800b624:	e7fd      	b.n	800b622 <vPortEnterCritical+0x4a>
	}
}
 800b626:	bf00      	nop
 800b628:	370c      	adds	r7, #12
 800b62a:	46bd      	mov	sp, r7
 800b62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b630:	4770      	bx	lr
 800b632:	bf00      	nop
 800b634:	24000024 	.word	0x24000024
 800b638:	e000ed04 	.word	0xe000ed04

0800b63c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b63c:	b480      	push	{r7}
 800b63e:	b083      	sub	sp, #12
 800b640:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b642:	4b12      	ldr	r3, [pc, #72]	@ (800b68c <vPortExitCritical+0x50>)
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d10b      	bne.n	800b662 <vPortExitCritical+0x26>
	__asm volatile
 800b64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b64e:	f383 8811 	msr	BASEPRI, r3
 800b652:	f3bf 8f6f 	isb	sy
 800b656:	f3bf 8f4f 	dsb	sy
 800b65a:	607b      	str	r3, [r7, #4]
}
 800b65c:	bf00      	nop
 800b65e:	bf00      	nop
 800b660:	e7fd      	b.n	800b65e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b662:	4b0a      	ldr	r3, [pc, #40]	@ (800b68c <vPortExitCritical+0x50>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	3b01      	subs	r3, #1
 800b668:	4a08      	ldr	r2, [pc, #32]	@ (800b68c <vPortExitCritical+0x50>)
 800b66a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b66c:	4b07      	ldr	r3, [pc, #28]	@ (800b68c <vPortExitCritical+0x50>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d105      	bne.n	800b680 <vPortExitCritical+0x44>
 800b674:	2300      	movs	r3, #0
 800b676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	f383 8811 	msr	BASEPRI, r3
}
 800b67e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b680:	bf00      	nop
 800b682:	370c      	adds	r7, #12
 800b684:	46bd      	mov	sp, r7
 800b686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68a:	4770      	bx	lr
 800b68c:	24000024 	.word	0x24000024

0800b690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b690:	f3ef 8009 	mrs	r0, PSP
 800b694:	f3bf 8f6f 	isb	sy
 800b698:	4b15      	ldr	r3, [pc, #84]	@ (800b6f0 <pxCurrentTCBConst>)
 800b69a:	681a      	ldr	r2, [r3, #0]
 800b69c:	f01e 0f10 	tst.w	lr, #16
 800b6a0:	bf08      	it	eq
 800b6a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b6a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6aa:	6010      	str	r0, [r2, #0]
 800b6ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b6b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b6b4:	f380 8811 	msr	BASEPRI, r0
 800b6b8:	f3bf 8f4f 	dsb	sy
 800b6bc:	f3bf 8f6f 	isb	sy
 800b6c0:	f7fe fe8c 	bl	800a3dc <vTaskSwitchContext>
 800b6c4:	f04f 0000 	mov.w	r0, #0
 800b6c8:	f380 8811 	msr	BASEPRI, r0
 800b6cc:	bc09      	pop	{r0, r3}
 800b6ce:	6819      	ldr	r1, [r3, #0]
 800b6d0:	6808      	ldr	r0, [r1, #0]
 800b6d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6d6:	f01e 0f10 	tst.w	lr, #16
 800b6da:	bf08      	it	eq
 800b6dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b6e0:	f380 8809 	msr	PSP, r0
 800b6e4:	f3bf 8f6f 	isb	sy
 800b6e8:	4770      	bx	lr
 800b6ea:	bf00      	nop
 800b6ec:	f3af 8000 	nop.w

0800b6f0 <pxCurrentTCBConst>:
 800b6f0:	24001ca8 	.word	0x24001ca8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b6f4:	bf00      	nop
 800b6f6:	bf00      	nop

0800b6f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b082      	sub	sp, #8
 800b6fc:	af00      	add	r7, sp, #0
	__asm volatile
 800b6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b702:	f383 8811 	msr	BASEPRI, r3
 800b706:	f3bf 8f6f 	isb	sy
 800b70a:	f3bf 8f4f 	dsb	sy
 800b70e:	607b      	str	r3, [r7, #4]
}
 800b710:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b712:	f7fe fda9 	bl	800a268 <xTaskIncrementTick>
 800b716:	4603      	mov	r3, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d003      	beq.n	800b724 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b71c:	4b06      	ldr	r3, [pc, #24]	@ (800b738 <xPortSysTickHandler+0x40>)
 800b71e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b722:	601a      	str	r2, [r3, #0]
 800b724:	2300      	movs	r3, #0
 800b726:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	f383 8811 	msr	BASEPRI, r3
}
 800b72e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b730:	bf00      	nop
 800b732:	3708      	adds	r7, #8
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}
 800b738:	e000ed04 	.word	0xe000ed04

0800b73c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b73c:	b480      	push	{r7}
 800b73e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b740:	4b0b      	ldr	r3, [pc, #44]	@ (800b770 <vPortSetupTimerInterrupt+0x34>)
 800b742:	2200      	movs	r2, #0
 800b744:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b746:	4b0b      	ldr	r3, [pc, #44]	@ (800b774 <vPortSetupTimerInterrupt+0x38>)
 800b748:	2200      	movs	r2, #0
 800b74a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b74c:	4b0a      	ldr	r3, [pc, #40]	@ (800b778 <vPortSetupTimerInterrupt+0x3c>)
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	4a0a      	ldr	r2, [pc, #40]	@ (800b77c <vPortSetupTimerInterrupt+0x40>)
 800b752:	fba2 2303 	umull	r2, r3, r2, r3
 800b756:	099b      	lsrs	r3, r3, #6
 800b758:	4a09      	ldr	r2, [pc, #36]	@ (800b780 <vPortSetupTimerInterrupt+0x44>)
 800b75a:	3b01      	subs	r3, #1
 800b75c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b75e:	4b04      	ldr	r3, [pc, #16]	@ (800b770 <vPortSetupTimerInterrupt+0x34>)
 800b760:	2207      	movs	r2, #7
 800b762:	601a      	str	r2, [r3, #0]
}
 800b764:	bf00      	nop
 800b766:	46bd      	mov	sp, r7
 800b768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76c:	4770      	bx	lr
 800b76e:	bf00      	nop
 800b770:	e000e010 	.word	0xe000e010
 800b774:	e000e018 	.word	0xe000e018
 800b778:	24000000 	.word	0x24000000
 800b77c:	10624dd3 	.word	0x10624dd3
 800b780:	e000e014 	.word	0xe000e014

0800b784 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b784:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b794 <vPortEnableVFP+0x10>
 800b788:	6801      	ldr	r1, [r0, #0]
 800b78a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b78e:	6001      	str	r1, [r0, #0]
 800b790:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b792:	bf00      	nop
 800b794:	e000ed88 	.word	0xe000ed88

0800b798 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b798:	b480      	push	{r7}
 800b79a:	b085      	sub	sp, #20
 800b79c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b79e:	f3ef 8305 	mrs	r3, IPSR
 800b7a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2b0f      	cmp	r3, #15
 800b7a8:	d915      	bls.n	800b7d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b7aa:	4a18      	ldr	r2, [pc, #96]	@ (800b80c <vPortValidateInterruptPriority+0x74>)
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	4413      	add	r3, r2
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b7b4:	4b16      	ldr	r3, [pc, #88]	@ (800b810 <vPortValidateInterruptPriority+0x78>)
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	7afa      	ldrb	r2, [r7, #11]
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d20b      	bcs.n	800b7d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c2:	f383 8811 	msr	BASEPRI, r3
 800b7c6:	f3bf 8f6f 	isb	sy
 800b7ca:	f3bf 8f4f 	dsb	sy
 800b7ce:	607b      	str	r3, [r7, #4]
}
 800b7d0:	bf00      	nop
 800b7d2:	bf00      	nop
 800b7d4:	e7fd      	b.n	800b7d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b7d6:	4b0f      	ldr	r3, [pc, #60]	@ (800b814 <vPortValidateInterruptPriority+0x7c>)
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b7de:	4b0e      	ldr	r3, [pc, #56]	@ (800b818 <vPortValidateInterruptPriority+0x80>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d90b      	bls.n	800b7fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7ea:	f383 8811 	msr	BASEPRI, r3
 800b7ee:	f3bf 8f6f 	isb	sy
 800b7f2:	f3bf 8f4f 	dsb	sy
 800b7f6:	603b      	str	r3, [r7, #0]
}
 800b7f8:	bf00      	nop
 800b7fa:	bf00      	nop
 800b7fc:	e7fd      	b.n	800b7fa <vPortValidateInterruptPriority+0x62>
	}
 800b7fe:	bf00      	nop
 800b800:	3714      	adds	r7, #20
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr
 800b80a:	bf00      	nop
 800b80c:	e000e3f0 	.word	0xe000e3f0
 800b810:	240022d4 	.word	0x240022d4
 800b814:	e000ed0c 	.word	0xe000ed0c
 800b818:	240022d8 	.word	0x240022d8

0800b81c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b08a      	sub	sp, #40	@ 0x28
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b824:	2300      	movs	r3, #0
 800b826:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b828:	f7fe fc50 	bl	800a0cc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b82c:	4b5c      	ldr	r3, [pc, #368]	@ (800b9a0 <pvPortMalloc+0x184>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d101      	bne.n	800b838 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b834:	f000 f924 	bl	800ba80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b838:	4b5a      	ldr	r3, [pc, #360]	@ (800b9a4 <pvPortMalloc+0x188>)
 800b83a:	681a      	ldr	r2, [r3, #0]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	4013      	ands	r3, r2
 800b840:	2b00      	cmp	r3, #0
 800b842:	f040 8095 	bne.w	800b970 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d01e      	beq.n	800b88a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b84c:	2208      	movs	r2, #8
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	4413      	add	r3, r2
 800b852:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	f003 0307 	and.w	r3, r3, #7
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d015      	beq.n	800b88a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	f023 0307 	bic.w	r3, r3, #7
 800b864:	3308      	adds	r3, #8
 800b866:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f003 0307 	and.w	r3, r3, #7
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d00b      	beq.n	800b88a <pvPortMalloc+0x6e>
	__asm volatile
 800b872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b876:	f383 8811 	msr	BASEPRI, r3
 800b87a:	f3bf 8f6f 	isb	sy
 800b87e:	f3bf 8f4f 	dsb	sy
 800b882:	617b      	str	r3, [r7, #20]
}
 800b884:	bf00      	nop
 800b886:	bf00      	nop
 800b888:	e7fd      	b.n	800b886 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d06f      	beq.n	800b970 <pvPortMalloc+0x154>
 800b890:	4b45      	ldr	r3, [pc, #276]	@ (800b9a8 <pvPortMalloc+0x18c>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	687a      	ldr	r2, [r7, #4]
 800b896:	429a      	cmp	r2, r3
 800b898:	d86a      	bhi.n	800b970 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b89a:	4b44      	ldr	r3, [pc, #272]	@ (800b9ac <pvPortMalloc+0x190>)
 800b89c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b89e:	4b43      	ldr	r3, [pc, #268]	@ (800b9ac <pvPortMalloc+0x190>)
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8a4:	e004      	b.n	800b8b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	687a      	ldr	r2, [r7, #4]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d903      	bls.n	800b8c2 <pvPortMalloc+0xa6>
 800b8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d1f1      	bne.n	800b8a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b8c2:	4b37      	ldr	r3, [pc, #220]	@ (800b9a0 <pvPortMalloc+0x184>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d051      	beq.n	800b970 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b8cc:	6a3b      	ldr	r3, [r7, #32]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	2208      	movs	r2, #8
 800b8d2:	4413      	add	r3, r2
 800b8d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d8:	681a      	ldr	r2, [r3, #0]
 800b8da:	6a3b      	ldr	r3, [r7, #32]
 800b8dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e0:	685a      	ldr	r2, [r3, #4]
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	1ad2      	subs	r2, r2, r3
 800b8e6:	2308      	movs	r3, #8
 800b8e8:	005b      	lsls	r3, r3, #1
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d920      	bls.n	800b930 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b8ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	4413      	add	r3, r2
 800b8f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8f6:	69bb      	ldr	r3, [r7, #24]
 800b8f8:	f003 0307 	and.w	r3, r3, #7
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d00b      	beq.n	800b918 <pvPortMalloc+0xfc>
	__asm volatile
 800b900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b904:	f383 8811 	msr	BASEPRI, r3
 800b908:	f3bf 8f6f 	isb	sy
 800b90c:	f3bf 8f4f 	dsb	sy
 800b910:	613b      	str	r3, [r7, #16]
}
 800b912:	bf00      	nop
 800b914:	bf00      	nop
 800b916:	e7fd      	b.n	800b914 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b91a:	685a      	ldr	r2, [r3, #4]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	1ad2      	subs	r2, r2, r3
 800b920:	69bb      	ldr	r3, [r7, #24]
 800b922:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b926:	687a      	ldr	r2, [r7, #4]
 800b928:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b92a:	69b8      	ldr	r0, [r7, #24]
 800b92c:	f000 f90a 	bl	800bb44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b930:	4b1d      	ldr	r3, [pc, #116]	@ (800b9a8 <pvPortMalloc+0x18c>)
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b936:	685b      	ldr	r3, [r3, #4]
 800b938:	1ad3      	subs	r3, r2, r3
 800b93a:	4a1b      	ldr	r2, [pc, #108]	@ (800b9a8 <pvPortMalloc+0x18c>)
 800b93c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b93e:	4b1a      	ldr	r3, [pc, #104]	@ (800b9a8 <pvPortMalloc+0x18c>)
 800b940:	681a      	ldr	r2, [r3, #0]
 800b942:	4b1b      	ldr	r3, [pc, #108]	@ (800b9b0 <pvPortMalloc+0x194>)
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	429a      	cmp	r2, r3
 800b948:	d203      	bcs.n	800b952 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b94a:	4b17      	ldr	r3, [pc, #92]	@ (800b9a8 <pvPortMalloc+0x18c>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	4a18      	ldr	r2, [pc, #96]	@ (800b9b0 <pvPortMalloc+0x194>)
 800b950:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b954:	685a      	ldr	r2, [r3, #4]
 800b956:	4b13      	ldr	r3, [pc, #76]	@ (800b9a4 <pvPortMalloc+0x188>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	431a      	orrs	r2, r3
 800b95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b95e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b962:	2200      	movs	r2, #0
 800b964:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b966:	4b13      	ldr	r3, [pc, #76]	@ (800b9b4 <pvPortMalloc+0x198>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	3301      	adds	r3, #1
 800b96c:	4a11      	ldr	r2, [pc, #68]	@ (800b9b4 <pvPortMalloc+0x198>)
 800b96e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b970:	f7fe fbba 	bl	800a0e8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b974:	69fb      	ldr	r3, [r7, #28]
 800b976:	f003 0307 	and.w	r3, r3, #7
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d00b      	beq.n	800b996 <pvPortMalloc+0x17a>
	__asm volatile
 800b97e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b982:	f383 8811 	msr	BASEPRI, r3
 800b986:	f3bf 8f6f 	isb	sy
 800b98a:	f3bf 8f4f 	dsb	sy
 800b98e:	60fb      	str	r3, [r7, #12]
}
 800b990:	bf00      	nop
 800b992:	bf00      	nop
 800b994:	e7fd      	b.n	800b992 <pvPortMalloc+0x176>
	return pvReturn;
 800b996:	69fb      	ldr	r3, [r7, #28]
}
 800b998:	4618      	mov	r0, r3
 800b99a:	3728      	adds	r7, #40	@ 0x28
 800b99c:	46bd      	mov	sp, r7
 800b99e:	bd80      	pop	{r7, pc}
 800b9a0:	24005ee4 	.word	0x24005ee4
 800b9a4:	24005ef8 	.word	0x24005ef8
 800b9a8:	24005ee8 	.word	0x24005ee8
 800b9ac:	24005edc 	.word	0x24005edc
 800b9b0:	24005eec 	.word	0x24005eec
 800b9b4:	24005ef0 	.word	0x24005ef0

0800b9b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b086      	sub	sp, #24
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d04f      	beq.n	800ba6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b9ca:	2308      	movs	r3, #8
 800b9cc:	425b      	negs	r3, r3
 800b9ce:	697a      	ldr	r2, [r7, #20]
 800b9d0:	4413      	add	r3, r2
 800b9d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	685a      	ldr	r2, [r3, #4]
 800b9dc:	4b25      	ldr	r3, [pc, #148]	@ (800ba74 <vPortFree+0xbc>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4013      	ands	r3, r2
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d10b      	bne.n	800b9fe <vPortFree+0x46>
	__asm volatile
 800b9e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ea:	f383 8811 	msr	BASEPRI, r3
 800b9ee:	f3bf 8f6f 	isb	sy
 800b9f2:	f3bf 8f4f 	dsb	sy
 800b9f6:	60fb      	str	r3, [r7, #12]
}
 800b9f8:	bf00      	nop
 800b9fa:	bf00      	nop
 800b9fc:	e7fd      	b.n	800b9fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b9fe:	693b      	ldr	r3, [r7, #16]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d00b      	beq.n	800ba1e <vPortFree+0x66>
	__asm volatile
 800ba06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba0a:	f383 8811 	msr	BASEPRI, r3
 800ba0e:	f3bf 8f6f 	isb	sy
 800ba12:	f3bf 8f4f 	dsb	sy
 800ba16:	60bb      	str	r3, [r7, #8]
}
 800ba18:	bf00      	nop
 800ba1a:	bf00      	nop
 800ba1c:	e7fd      	b.n	800ba1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ba1e:	693b      	ldr	r3, [r7, #16]
 800ba20:	685a      	ldr	r2, [r3, #4]
 800ba22:	4b14      	ldr	r3, [pc, #80]	@ (800ba74 <vPortFree+0xbc>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	4013      	ands	r3, r2
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d01e      	beq.n	800ba6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ba2c:	693b      	ldr	r3, [r7, #16]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d11a      	bne.n	800ba6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ba34:	693b      	ldr	r3, [r7, #16]
 800ba36:	685a      	ldr	r2, [r3, #4]
 800ba38:	4b0e      	ldr	r3, [pc, #56]	@ (800ba74 <vPortFree+0xbc>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	43db      	mvns	r3, r3
 800ba3e:	401a      	ands	r2, r3
 800ba40:	693b      	ldr	r3, [r7, #16]
 800ba42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ba44:	f7fe fb42 	bl	800a0cc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	685a      	ldr	r2, [r3, #4]
 800ba4c:	4b0a      	ldr	r3, [pc, #40]	@ (800ba78 <vPortFree+0xc0>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	4413      	add	r3, r2
 800ba52:	4a09      	ldr	r2, [pc, #36]	@ (800ba78 <vPortFree+0xc0>)
 800ba54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ba56:	6938      	ldr	r0, [r7, #16]
 800ba58:	f000 f874 	bl	800bb44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ba5c:	4b07      	ldr	r3, [pc, #28]	@ (800ba7c <vPortFree+0xc4>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	3301      	adds	r3, #1
 800ba62:	4a06      	ldr	r2, [pc, #24]	@ (800ba7c <vPortFree+0xc4>)
 800ba64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ba66:	f7fe fb3f 	bl	800a0e8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ba6a:	bf00      	nop
 800ba6c:	3718      	adds	r7, #24
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	24005ef8 	.word	0x24005ef8
 800ba78:	24005ee8 	.word	0x24005ee8
 800ba7c:	24005ef4 	.word	0x24005ef4

0800ba80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ba80:	b480      	push	{r7}
 800ba82:	b085      	sub	sp, #20
 800ba84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ba86:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ba8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ba8c:	4b27      	ldr	r3, [pc, #156]	@ (800bb2c <prvHeapInit+0xac>)
 800ba8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f003 0307 	and.w	r3, r3, #7
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d00c      	beq.n	800bab4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	3307      	adds	r3, #7
 800ba9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	f023 0307 	bic.w	r3, r3, #7
 800baa6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800baa8:	68ba      	ldr	r2, [r7, #8]
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	1ad3      	subs	r3, r2, r3
 800baae:	4a1f      	ldr	r2, [pc, #124]	@ (800bb2c <prvHeapInit+0xac>)
 800bab0:	4413      	add	r3, r2
 800bab2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bab8:	4a1d      	ldr	r2, [pc, #116]	@ (800bb30 <prvHeapInit+0xb0>)
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800babe:	4b1c      	ldr	r3, [pc, #112]	@ (800bb30 <prvHeapInit+0xb0>)
 800bac0:	2200      	movs	r2, #0
 800bac2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	68ba      	ldr	r2, [r7, #8]
 800bac8:	4413      	add	r3, r2
 800baca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bacc:	2208      	movs	r2, #8
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	1a9b      	subs	r3, r3, r2
 800bad2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	f023 0307 	bic.w	r3, r3, #7
 800bada:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	4a15      	ldr	r2, [pc, #84]	@ (800bb34 <prvHeapInit+0xb4>)
 800bae0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bae2:	4b14      	ldr	r3, [pc, #80]	@ (800bb34 <prvHeapInit+0xb4>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2200      	movs	r2, #0
 800bae8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800baea:	4b12      	ldr	r3, [pc, #72]	@ (800bb34 <prvHeapInit+0xb4>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	2200      	movs	r2, #0
 800baf0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	68fa      	ldr	r2, [r7, #12]
 800bafa:	1ad2      	subs	r2, r2, r3
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bb00:	4b0c      	ldr	r3, [pc, #48]	@ (800bb34 <prvHeapInit+0xb4>)
 800bb02:	681a      	ldr	r2, [r3, #0]
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	685b      	ldr	r3, [r3, #4]
 800bb0c:	4a0a      	ldr	r2, [pc, #40]	@ (800bb38 <prvHeapInit+0xb8>)
 800bb0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	685b      	ldr	r3, [r3, #4]
 800bb14:	4a09      	ldr	r2, [pc, #36]	@ (800bb3c <prvHeapInit+0xbc>)
 800bb16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bb18:	4b09      	ldr	r3, [pc, #36]	@ (800bb40 <prvHeapInit+0xc0>)
 800bb1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800bb1e:	601a      	str	r2, [r3, #0]
}
 800bb20:	bf00      	nop
 800bb22:	3714      	adds	r7, #20
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr
 800bb2c:	240022dc 	.word	0x240022dc
 800bb30:	24005edc 	.word	0x24005edc
 800bb34:	24005ee4 	.word	0x24005ee4
 800bb38:	24005eec 	.word	0x24005eec
 800bb3c:	24005ee8 	.word	0x24005ee8
 800bb40:	24005ef8 	.word	0x24005ef8

0800bb44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bb44:	b480      	push	{r7}
 800bb46:	b085      	sub	sp, #20
 800bb48:	af00      	add	r7, sp, #0
 800bb4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bb4c:	4b28      	ldr	r3, [pc, #160]	@ (800bbf0 <prvInsertBlockIntoFreeList+0xac>)
 800bb4e:	60fb      	str	r3, [r7, #12]
 800bb50:	e002      	b.n	800bb58 <prvInsertBlockIntoFreeList+0x14>
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	60fb      	str	r3, [r7, #12]
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	687a      	ldr	r2, [r7, #4]
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	d8f7      	bhi.n	800bb52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	68ba      	ldr	r2, [r7, #8]
 800bb6c:	4413      	add	r3, r2
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	429a      	cmp	r2, r3
 800bb72:	d108      	bne.n	800bb86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	685a      	ldr	r2, [r3, #4]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	441a      	add	r2, r3
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	685b      	ldr	r3, [r3, #4]
 800bb8e:	68ba      	ldr	r2, [r7, #8]
 800bb90:	441a      	add	r2, r3
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	429a      	cmp	r2, r3
 800bb98:	d118      	bne.n	800bbcc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681a      	ldr	r2, [r3, #0]
 800bb9e:	4b15      	ldr	r3, [pc, #84]	@ (800bbf4 <prvInsertBlockIntoFreeList+0xb0>)
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d00d      	beq.n	800bbc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	685a      	ldr	r2, [r3, #4]
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	685b      	ldr	r3, [r3, #4]
 800bbb0:	441a      	add	r2, r3
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	681a      	ldr	r2, [r3, #0]
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	601a      	str	r2, [r3, #0]
 800bbc0:	e008      	b.n	800bbd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bbc2:	4b0c      	ldr	r3, [pc, #48]	@ (800bbf4 <prvInsertBlockIntoFreeList+0xb0>)
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	601a      	str	r2, [r3, #0]
 800bbca:	e003      	b.n	800bbd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	681a      	ldr	r2, [r3, #0]
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bbd4:	68fa      	ldr	r2, [r7, #12]
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d002      	beq.n	800bbe2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	687a      	ldr	r2, [r7, #4]
 800bbe0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbe2:	bf00      	nop
 800bbe4:	3714      	adds	r7, #20
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr
 800bbee:	bf00      	nop
 800bbf0:	24005edc 	.word	0x24005edc
 800bbf4:	24005ee4 	.word	0x24005ee4

0800bbf8 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b084      	sub	sp, #16
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
 800bc00:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800bc02:	f007 fb93 	bl	801332c <sys_timeouts_sleeptime>
 800bc06:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc0e:	d10b      	bne.n	800bc28 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800bc10:	4813      	ldr	r0, [pc, #76]	@ (800bc60 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc12:	f00a f910 	bl	8015e36 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800bc16:	2200      	movs	r2, #0
 800bc18:	6839      	ldr	r1, [r7, #0]
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f00a f898 	bl	8015d50 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800bc20:	480f      	ldr	r0, [pc, #60]	@ (800bc60 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc22:	f00a f8f9 	bl	8015e18 <sys_mutex_lock>
    return;
 800bc26:	e018      	b.n	800bc5a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d102      	bne.n	800bc34 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800bc2e:	f007 fb43 	bl	80132b8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800bc32:	e7e6      	b.n	800bc02 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800bc34:	480a      	ldr	r0, [pc, #40]	@ (800bc60 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc36:	f00a f8fe 	bl	8015e36 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800bc3a:	68fa      	ldr	r2, [r7, #12]
 800bc3c:	6839      	ldr	r1, [r7, #0]
 800bc3e:	6878      	ldr	r0, [r7, #4]
 800bc40:	f00a f886 	bl	8015d50 <sys_arch_mbox_fetch>
 800bc44:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800bc46:	4806      	ldr	r0, [pc, #24]	@ (800bc60 <tcpip_timeouts_mbox_fetch+0x68>)
 800bc48:	f00a f8e6 	bl	8015e18 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc52:	d102      	bne.n	800bc5a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800bc54:	f007 fb30 	bl	80132b8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800bc58:	e7d3      	b.n	800bc02 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800bc5a:	3710      	adds	r7, #16
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	24005f08 	.word	0x24005f08

0800bc64 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b084      	sub	sp, #16
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800bc6c:	4810      	ldr	r0, [pc, #64]	@ (800bcb0 <tcpip_thread+0x4c>)
 800bc6e:	f00a f8d3 	bl	8015e18 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800bc72:	4b10      	ldr	r3, [pc, #64]	@ (800bcb4 <tcpip_thread+0x50>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d005      	beq.n	800bc86 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800bc7a:	4b0e      	ldr	r3, [pc, #56]	@ (800bcb4 <tcpip_thread+0x50>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	4a0e      	ldr	r2, [pc, #56]	@ (800bcb8 <tcpip_thread+0x54>)
 800bc80:	6812      	ldr	r2, [r2, #0]
 800bc82:	4610      	mov	r0, r2
 800bc84:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800bc86:	f107 030c 	add.w	r3, r7, #12
 800bc8a:	4619      	mov	r1, r3
 800bc8c:	480b      	ldr	r0, [pc, #44]	@ (800bcbc <tcpip_thread+0x58>)
 800bc8e:	f7ff ffb3 	bl	800bbf8 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d106      	bne.n	800bca6 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800bc98:	4b09      	ldr	r3, [pc, #36]	@ (800bcc0 <tcpip_thread+0x5c>)
 800bc9a:	2291      	movs	r2, #145	@ 0x91
 800bc9c:	4909      	ldr	r1, [pc, #36]	@ (800bcc4 <tcpip_thread+0x60>)
 800bc9e:	480a      	ldr	r0, [pc, #40]	@ (800bcc8 <tcpip_thread+0x64>)
 800bca0:	f00a fa14 	bl	80160cc <iprintf>
      continue;
 800bca4:	e003      	b.n	800bcae <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f000 f80f 	bl	800bccc <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800bcae:	e7ea      	b.n	800bc86 <tcpip_thread+0x22>
 800bcb0:	24005f08 	.word	0x24005f08
 800bcb4:	24005efc 	.word	0x24005efc
 800bcb8:	24005f00 	.word	0x24005f00
 800bcbc:	24005f04 	.word	0x24005f04
 800bcc0:	08017638 	.word	0x08017638
 800bcc4:	08017668 	.word	0x08017668
 800bcc8:	08017688 	.word	0x08017688

0800bccc <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800bccc:	b580      	push	{r7, lr}
 800bcce:	b082      	sub	sp, #8
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	781b      	ldrb	r3, [r3, #0]
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d026      	beq.n	800bd2a <tcpip_thread_handle_msg+0x5e>
 800bcdc:	2b02      	cmp	r3, #2
 800bcde:	dc2b      	bgt.n	800bd38 <tcpip_thread_handle_msg+0x6c>
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d002      	beq.n	800bcea <tcpip_thread_handle_msg+0x1e>
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	d015      	beq.n	800bd14 <tcpip_thread_handle_msg+0x48>
 800bce8:	e026      	b.n	800bd38 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	68db      	ldr	r3, [r3, #12]
 800bcee:	687a      	ldr	r2, [r7, #4]
 800bcf0:	6850      	ldr	r0, [r2, #4]
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	6892      	ldr	r2, [r2, #8]
 800bcf6:	4611      	mov	r1, r2
 800bcf8:	4798      	blx	r3
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d004      	beq.n	800bd0a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	4618      	mov	r0, r3
 800bd06:	f001 fdd7 	bl	800d8b8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800bd0a:	6879      	ldr	r1, [r7, #4]
 800bd0c:	2009      	movs	r0, #9
 800bd0e:	f000 ff2b 	bl	800cb68 <memp_free>
      break;
 800bd12:	e018      	b.n	800bd46 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	685b      	ldr	r3, [r3, #4]
 800bd18:	687a      	ldr	r2, [r7, #4]
 800bd1a:	6892      	ldr	r2, [r2, #8]
 800bd1c:	4610      	mov	r0, r2
 800bd1e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800bd20:	6879      	ldr	r1, [r7, #4]
 800bd22:	2008      	movs	r0, #8
 800bd24:	f000 ff20 	bl	800cb68 <memp_free>
      break;
 800bd28:	e00d      	b.n	800bd46 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	685b      	ldr	r3, [r3, #4]
 800bd2e:	687a      	ldr	r2, [r7, #4]
 800bd30:	6892      	ldr	r2, [r2, #8]
 800bd32:	4610      	mov	r0, r2
 800bd34:	4798      	blx	r3
      break;
 800bd36:	e006      	b.n	800bd46 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800bd38:	4b05      	ldr	r3, [pc, #20]	@ (800bd50 <tcpip_thread_handle_msg+0x84>)
 800bd3a:	22cf      	movs	r2, #207	@ 0xcf
 800bd3c:	4905      	ldr	r1, [pc, #20]	@ (800bd54 <tcpip_thread_handle_msg+0x88>)
 800bd3e:	4806      	ldr	r0, [pc, #24]	@ (800bd58 <tcpip_thread_handle_msg+0x8c>)
 800bd40:	f00a f9c4 	bl	80160cc <iprintf>
      break;
 800bd44:	bf00      	nop
  }
}
 800bd46:	bf00      	nop
 800bd48:	3708      	adds	r7, #8
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}
 800bd4e:	bf00      	nop
 800bd50:	08017638 	.word	0x08017638
 800bd54:	08017668 	.word	0x08017668
 800bd58:	08017688 	.word	0x08017688

0800bd5c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b086      	sub	sp, #24
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	60f8      	str	r0, [r7, #12]
 800bd64:	60b9      	str	r1, [r7, #8]
 800bd66:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800bd68:	481a      	ldr	r0, [pc, #104]	@ (800bdd4 <tcpip_inpkt+0x78>)
 800bd6a:	f00a f822 	bl	8015db2 <sys_mbox_valid>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d105      	bne.n	800bd80 <tcpip_inpkt+0x24>
 800bd74:	4b18      	ldr	r3, [pc, #96]	@ (800bdd8 <tcpip_inpkt+0x7c>)
 800bd76:	22fc      	movs	r2, #252	@ 0xfc
 800bd78:	4918      	ldr	r1, [pc, #96]	@ (800bddc <tcpip_inpkt+0x80>)
 800bd7a:	4819      	ldr	r0, [pc, #100]	@ (800bde0 <tcpip_inpkt+0x84>)
 800bd7c:	f00a f9a6 	bl	80160cc <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800bd80:	2009      	movs	r0, #9
 800bd82:	f000 fe7b 	bl	800ca7c <memp_malloc>
 800bd86:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d102      	bne.n	800bd94 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800bd8e:	f04f 33ff 	mov.w	r3, #4294967295
 800bd92:	e01a      	b.n	800bdca <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800bd94:	697b      	ldr	r3, [r7, #20]
 800bd96:	2200      	movs	r2, #0
 800bd98:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	68fa      	ldr	r2, [r7, #12]
 800bd9e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800bda0:	697b      	ldr	r3, [r7, #20]
 800bda2:	68ba      	ldr	r2, [r7, #8]
 800bda4:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	687a      	ldr	r2, [r7, #4]
 800bdaa:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800bdac:	6979      	ldr	r1, [r7, #20]
 800bdae:	4809      	ldr	r0, [pc, #36]	@ (800bdd4 <tcpip_inpkt+0x78>)
 800bdb0:	f009 ffb4 	bl	8015d1c <sys_mbox_trypost>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d006      	beq.n	800bdc8 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800bdba:	6979      	ldr	r1, [r7, #20]
 800bdbc:	2009      	movs	r0, #9
 800bdbe:	f000 fed3 	bl	800cb68 <memp_free>
    return ERR_MEM;
 800bdc2:	f04f 33ff 	mov.w	r3, #4294967295
 800bdc6:	e000      	b.n	800bdca <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800bdc8:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800bdca:	4618      	mov	r0, r3
 800bdcc:	3718      	adds	r7, #24
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	bd80      	pop	{r7, pc}
 800bdd2:	bf00      	nop
 800bdd4:	24005f04 	.word	0x24005f04
 800bdd8:	08017638 	.word	0x08017638
 800bddc:	080176b0 	.word	0x080176b0
 800bde0:	08017688 	.word	0x08017688

0800bde4 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b082      	sub	sp, #8
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bdf4:	f003 0318 	and.w	r3, r3, #24
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d006      	beq.n	800be0a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800bdfc:	4a08      	ldr	r2, [pc, #32]	@ (800be20 <tcpip_input+0x3c>)
 800bdfe:	6839      	ldr	r1, [r7, #0]
 800be00:	6878      	ldr	r0, [r7, #4]
 800be02:	f7ff ffab 	bl	800bd5c <tcpip_inpkt>
 800be06:	4603      	mov	r3, r0
 800be08:	e005      	b.n	800be16 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800be0a:	4a06      	ldr	r2, [pc, #24]	@ (800be24 <tcpip_input+0x40>)
 800be0c:	6839      	ldr	r1, [r7, #0]
 800be0e:	6878      	ldr	r0, [r7, #4]
 800be10:	f7ff ffa4 	bl	800bd5c <tcpip_inpkt>
 800be14:	4603      	mov	r3, r0
}
 800be16:	4618      	mov	r0, r3
 800be18:	3708      	adds	r7, #8
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}
 800be1e:	bf00      	nop
 800be20:	08015b3d 	.word	0x08015b3d
 800be24:	08014a45 	.word	0x08014a45

0800be28 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b084      	sub	sp, #16
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
 800be30:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800be32:	4819      	ldr	r0, [pc, #100]	@ (800be98 <tcpip_try_callback+0x70>)
 800be34:	f009 ffbd 	bl	8015db2 <sys_mbox_valid>
 800be38:	4603      	mov	r3, r0
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d106      	bne.n	800be4c <tcpip_try_callback+0x24>
 800be3e:	4b17      	ldr	r3, [pc, #92]	@ (800be9c <tcpip_try_callback+0x74>)
 800be40:	f240 125d 	movw	r2, #349	@ 0x15d
 800be44:	4916      	ldr	r1, [pc, #88]	@ (800bea0 <tcpip_try_callback+0x78>)
 800be46:	4817      	ldr	r0, [pc, #92]	@ (800bea4 <tcpip_try_callback+0x7c>)
 800be48:	f00a f940 	bl	80160cc <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800be4c:	2008      	movs	r0, #8
 800be4e:	f000 fe15 	bl	800ca7c <memp_malloc>
 800be52:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d102      	bne.n	800be60 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800be5a:	f04f 33ff 	mov.w	r3, #4294967295
 800be5e:	e017      	b.n	800be90 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	2201      	movs	r2, #1
 800be64:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	683a      	ldr	r2, [r7, #0]
 800be70:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800be72:	68f9      	ldr	r1, [r7, #12]
 800be74:	4808      	ldr	r0, [pc, #32]	@ (800be98 <tcpip_try_callback+0x70>)
 800be76:	f009 ff51 	bl	8015d1c <sys_mbox_trypost>
 800be7a:	4603      	mov	r3, r0
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d006      	beq.n	800be8e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800be80:	68f9      	ldr	r1, [r7, #12]
 800be82:	2008      	movs	r0, #8
 800be84:	f000 fe70 	bl	800cb68 <memp_free>
    return ERR_MEM;
 800be88:	f04f 33ff 	mov.w	r3, #4294967295
 800be8c:	e000      	b.n	800be90 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800be8e:	2300      	movs	r3, #0
}
 800be90:	4618      	mov	r0, r3
 800be92:	3710      	adds	r7, #16
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}
 800be98:	24005f04 	.word	0x24005f04
 800be9c:	08017638 	.word	0x08017638
 800bea0:	080176b0 	.word	0x080176b0
 800bea4:	08017688 	.word	0x08017688

0800bea8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b084      	sub	sp, #16
 800beac:	af02      	add	r7, sp, #8
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	6039      	str	r1, [r7, #0]
  lwip_init();
 800beb2:	f000 f92e 	bl	800c112 <lwip_init>

  tcpip_init_done = initfunc;
 800beb6:	4a17      	ldr	r2, [pc, #92]	@ (800bf14 <tcpip_init+0x6c>)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800bebc:	4a16      	ldr	r2, [pc, #88]	@ (800bf18 <tcpip_init+0x70>)
 800bebe:	683b      	ldr	r3, [r7, #0]
 800bec0:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800bec2:	2106      	movs	r1, #6
 800bec4:	4815      	ldr	r0, [pc, #84]	@ (800bf1c <tcpip_init+0x74>)
 800bec6:	f009 ff0f 	bl	8015ce8 <sys_mbox_new>
 800beca:	4603      	mov	r3, r0
 800becc:	2b00      	cmp	r3, #0
 800bece:	d006      	beq.n	800bede <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800bed0:	4b13      	ldr	r3, [pc, #76]	@ (800bf20 <tcpip_init+0x78>)
 800bed2:	f240 2261 	movw	r2, #609	@ 0x261
 800bed6:	4913      	ldr	r1, [pc, #76]	@ (800bf24 <tcpip_init+0x7c>)
 800bed8:	4813      	ldr	r0, [pc, #76]	@ (800bf28 <tcpip_init+0x80>)
 800beda:	f00a f8f7 	bl	80160cc <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800bede:	4813      	ldr	r0, [pc, #76]	@ (800bf2c <tcpip_init+0x84>)
 800bee0:	f009 ff84 	bl	8015dec <sys_mutex_new>
 800bee4:	4603      	mov	r3, r0
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d006      	beq.n	800bef8 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800beea:	4b0d      	ldr	r3, [pc, #52]	@ (800bf20 <tcpip_init+0x78>)
 800beec:	f240 2265 	movw	r2, #613	@ 0x265
 800bef0:	490f      	ldr	r1, [pc, #60]	@ (800bf30 <tcpip_init+0x88>)
 800bef2:	480d      	ldr	r0, [pc, #52]	@ (800bf28 <tcpip_init+0x80>)
 800bef4:	f00a f8ea 	bl	80160cc <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800bef8:	2318      	movs	r3, #24
 800befa:	9300      	str	r3, [sp, #0]
 800befc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf00:	2200      	movs	r2, #0
 800bf02:	490c      	ldr	r1, [pc, #48]	@ (800bf34 <tcpip_init+0x8c>)
 800bf04:	480c      	ldr	r0, [pc, #48]	@ (800bf38 <tcpip_init+0x90>)
 800bf06:	f009 ffa3 	bl	8015e50 <sys_thread_new>
}
 800bf0a:	bf00      	nop
 800bf0c:	3708      	adds	r7, #8
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	24005efc 	.word	0x24005efc
 800bf18:	24005f00 	.word	0x24005f00
 800bf1c:	24005f04 	.word	0x24005f04
 800bf20:	08017638 	.word	0x08017638
 800bf24:	080176c0 	.word	0x080176c0
 800bf28:	08017688 	.word	0x08017688
 800bf2c:	24005f08 	.word	0x24005f08
 800bf30:	080176e4 	.word	0x080176e4
 800bf34:	0800bc65 	.word	0x0800bc65
 800bf38:	08017708 	.word	0x08017708

0800bf3c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800bf3c:	b480      	push	{r7}
 800bf3e:	b083      	sub	sp, #12
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	4603      	mov	r3, r0
 800bf44:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800bf46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bf4a:	021b      	lsls	r3, r3, #8
 800bf4c:	b21a      	sxth	r2, r3
 800bf4e:	88fb      	ldrh	r3, [r7, #6]
 800bf50:	0a1b      	lsrs	r3, r3, #8
 800bf52:	b29b      	uxth	r3, r3
 800bf54:	b21b      	sxth	r3, r3
 800bf56:	4313      	orrs	r3, r2
 800bf58:	b21b      	sxth	r3, r3
 800bf5a:	b29b      	uxth	r3, r3
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	370c      	adds	r7, #12
 800bf60:	46bd      	mov	sp, r7
 800bf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf66:	4770      	bx	lr

0800bf68 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800bf68:	b480      	push	{r7}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	061a      	lsls	r2, r3, #24
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	021b      	lsls	r3, r3, #8
 800bf78:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800bf7c:	431a      	orrs	r2, r3
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	0a1b      	lsrs	r3, r3, #8
 800bf82:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800bf86:	431a      	orrs	r2, r3
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	0e1b      	lsrs	r3, r3, #24
 800bf8c:	4313      	orrs	r3, r2
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	370c      	adds	r7, #12
 800bf92:	46bd      	mov	sp, r7
 800bf94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf98:	4770      	bx	lr

0800bf9a <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800bf9a:	b480      	push	{r7}
 800bf9c:	b089      	sub	sp, #36	@ 0x24
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
 800bfa2:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800bfac:	2300      	movs	r3, #0
 800bfae:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800bfb0:	69fb      	ldr	r3, [r7, #28]
 800bfb2:	f003 0301 	and.w	r3, r3, #1
 800bfb6:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d00d      	beq.n	800bfda <lwip_standard_chksum+0x40>
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	dd0a      	ble.n	800bfda <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800bfc4:	69fa      	ldr	r2, [r7, #28]
 800bfc6:	1c53      	adds	r3, r2, #1
 800bfc8:	61fb      	str	r3, [r7, #28]
 800bfca:	f107 030e 	add.w	r3, r7, #14
 800bfce:	3301      	adds	r3, #1
 800bfd0:	7812      	ldrb	r2, [r2, #0]
 800bfd2:	701a      	strb	r2, [r3, #0]
    len--;
 800bfd4:	683b      	ldr	r3, [r7, #0]
 800bfd6:	3b01      	subs	r3, #1
 800bfd8:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800bfda:	69fb      	ldr	r3, [r7, #28]
 800bfdc:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800bfde:	e00a      	b.n	800bff6 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800bfe0:	69bb      	ldr	r3, [r7, #24]
 800bfe2:	1c9a      	adds	r2, r3, #2
 800bfe4:	61ba      	str	r2, [r7, #24]
 800bfe6:	881b      	ldrh	r3, [r3, #0]
 800bfe8:	461a      	mov	r2, r3
 800bfea:	697b      	ldr	r3, [r7, #20]
 800bfec:	4413      	add	r3, r2
 800bfee:	617b      	str	r3, [r7, #20]
    len -= 2;
 800bff0:	683b      	ldr	r3, [r7, #0]
 800bff2:	3b02      	subs	r3, #2
 800bff4:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	dcf1      	bgt.n	800bfe0 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	dd04      	ble.n	800c00c <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800c002:	f107 030e 	add.w	r3, r7, #14
 800c006:	69ba      	ldr	r2, [r7, #24]
 800c008:	7812      	ldrb	r2, [r2, #0]
 800c00a:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800c00c:	89fb      	ldrh	r3, [r7, #14]
 800c00e:	461a      	mov	r2, r3
 800c010:	697b      	ldr	r3, [r7, #20]
 800c012:	4413      	add	r3, r2
 800c014:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	0c1a      	lsrs	r2, r3, #16
 800c01a:	697b      	ldr	r3, [r7, #20]
 800c01c:	b29b      	uxth	r3, r3
 800c01e:	4413      	add	r3, r2
 800c020:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800c022:	697b      	ldr	r3, [r7, #20]
 800c024:	0c1a      	lsrs	r2, r3, #16
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	b29b      	uxth	r3, r3
 800c02a:	4413      	add	r3, r2
 800c02c:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	2b00      	cmp	r3, #0
 800c032:	d007      	beq.n	800c044 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800c034:	697b      	ldr	r3, [r7, #20]
 800c036:	021b      	lsls	r3, r3, #8
 800c038:	b29a      	uxth	r2, r3
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	0a1b      	lsrs	r3, r3, #8
 800c03e:	b2db      	uxtb	r3, r3
 800c040:	4313      	orrs	r3, r2
 800c042:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	b29b      	uxth	r3, r3
}
 800c048:	4618      	mov	r0, r3
 800c04a:	3724      	adds	r7, #36	@ 0x24
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr

0800c054 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800c054:	b580      	push	{r7, lr}
 800c056:	b082      	sub	sp, #8
 800c058:	af00      	add	r7, sp, #0
 800c05a:	6078      	str	r0, [r7, #4]
 800c05c:	460b      	mov	r3, r1
 800c05e:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800c060:	887b      	ldrh	r3, [r7, #2]
 800c062:	4619      	mov	r1, r3
 800c064:	6878      	ldr	r0, [r7, #4]
 800c066:	f7ff ff98 	bl	800bf9a <lwip_standard_chksum>
 800c06a:	4603      	mov	r3, r0
 800c06c:	43db      	mvns	r3, r3
 800c06e:	b29b      	uxth	r3, r3
}
 800c070:	4618      	mov	r0, r3
 800c072:	3708      	adds	r7, #8
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b086      	sub	sp, #24
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800c080:	2300      	movs	r3, #0
 800c082:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800c084:	2300      	movs	r3, #0
 800c086:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	613b      	str	r3, [r7, #16]
 800c08c:	e02b      	b.n	800c0e6 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	685a      	ldr	r2, [r3, #4]
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	895b      	ldrh	r3, [r3, #10]
 800c096:	4619      	mov	r1, r3
 800c098:	4610      	mov	r0, r2
 800c09a:	f7ff ff7e 	bl	800bf9a <lwip_standard_chksum>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	461a      	mov	r2, r3
 800c0a2:	697b      	ldr	r3, [r7, #20]
 800c0a4:	4413      	add	r3, r2
 800c0a6:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	0c1a      	lsrs	r2, r3, #16
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	4413      	add	r3, r2
 800c0b2:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800c0b4:	693b      	ldr	r3, [r7, #16]
 800c0b6:	895b      	ldrh	r3, [r3, #10]
 800c0b8:	f003 0301 	and.w	r3, r3, #1
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d00e      	beq.n	800c0e0 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	bf0c      	ite	eq
 800c0c8:	2301      	moveq	r3, #1
 800c0ca:	2300      	movne	r3, #0
 800c0cc:	b2db      	uxtb	r3, r3
 800c0ce:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	021b      	lsls	r3, r3, #8
 800c0d4:	b29a      	uxth	r2, r3
 800c0d6:	697b      	ldr	r3, [r7, #20]
 800c0d8:	0a1b      	lsrs	r3, r3, #8
 800c0da:	b2db      	uxtb	r3, r3
 800c0dc:	4313      	orrs	r3, r2
 800c0de:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800c0e0:	693b      	ldr	r3, [r7, #16]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	613b      	str	r3, [r7, #16]
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d1d0      	bne.n	800c08e <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d007      	beq.n	800c102 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800c0f2:	697b      	ldr	r3, [r7, #20]
 800c0f4:	021b      	lsls	r3, r3, #8
 800c0f6:	b29a      	uxth	r2, r3
 800c0f8:	697b      	ldr	r3, [r7, #20]
 800c0fa:	0a1b      	lsrs	r3, r3, #8
 800c0fc:	b2db      	uxtb	r3, r3
 800c0fe:	4313      	orrs	r3, r2
 800c100:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800c102:	697b      	ldr	r3, [r7, #20]
 800c104:	b29b      	uxth	r3, r3
 800c106:	43db      	mvns	r3, r3
 800c108:	b29b      	uxth	r3, r3
}
 800c10a:	4618      	mov	r0, r3
 800c10c:	3718      	adds	r7, #24
 800c10e:	46bd      	mov	sp, r7
 800c110:	bd80      	pop	{r7, pc}

0800c112 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c112:	b580      	push	{r7, lr}
 800c114:	b082      	sub	sp, #8
 800c116:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c118:	2300      	movs	r3, #0
 800c11a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800c11c:	f009 fe5a 	bl	8015dd4 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800c120:	f000 f8d8 	bl	800c2d4 <mem_init>
  memp_init();
 800c124:	f000 fc3c 	bl	800c9a0 <memp_init>
  pbuf_init();
  netif_init();
 800c128:	f000 fd48 	bl	800cbbc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c12c:	f007 f936 	bl	801339c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800c130:	f001 fe5c 	bl	800ddec <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800c134:	f007 f878 	bl	8013228 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c138:	bf00      	nop
 800c13a:	3708      	adds	r7, #8
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}

0800c140 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800c140:	b480      	push	{r7}
 800c142:	b083      	sub	sp, #12
 800c144:	af00      	add	r7, sp, #0
 800c146:	4603      	mov	r3, r0
 800c148:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800c14a:	4b05      	ldr	r3, [pc, #20]	@ (800c160 <ptr_to_mem+0x20>)
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	88fb      	ldrh	r3, [r7, #6]
 800c150:	4413      	add	r3, r2
}
 800c152:	4618      	mov	r0, r3
 800c154:	370c      	adds	r7, #12
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr
 800c15e:	bf00      	nop
 800c160:	24005f24 	.word	0x24005f24

0800c164 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800c164:	b480      	push	{r7}
 800c166:	b083      	sub	sp, #12
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800c16c:	4b05      	ldr	r3, [pc, #20]	@ (800c184 <mem_to_ptr+0x20>)
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	687a      	ldr	r2, [r7, #4]
 800c172:	1ad3      	subs	r3, r2, r3
 800c174:	b29b      	uxth	r3, r3
}
 800c176:	4618      	mov	r0, r3
 800c178:	370c      	adds	r7, #12
 800c17a:	46bd      	mov	sp, r7
 800c17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c180:	4770      	bx	lr
 800c182:	bf00      	nop
 800c184:	24005f24 	.word	0x24005f24

0800c188 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c188:	b590      	push	{r4, r7, lr}
 800c18a:	b085      	sub	sp, #20
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c190:	4b47      	ldr	r3, [pc, #284]	@ (800c2b0 <plug_holes+0x128>)
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	687a      	ldr	r2, [r7, #4]
 800c196:	429a      	cmp	r2, r3
 800c198:	d206      	bcs.n	800c1a8 <plug_holes+0x20>
 800c19a:	4b46      	ldr	r3, [pc, #280]	@ (800c2b4 <plug_holes+0x12c>)
 800c19c:	f240 12df 	movw	r2, #479	@ 0x1df
 800c1a0:	4945      	ldr	r1, [pc, #276]	@ (800c2b8 <plug_holes+0x130>)
 800c1a2:	4846      	ldr	r0, [pc, #280]	@ (800c2bc <plug_holes+0x134>)
 800c1a4:	f009 ff92 	bl	80160cc <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c1a8:	4b45      	ldr	r3, [pc, #276]	@ (800c2c0 <plug_holes+0x138>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	687a      	ldr	r2, [r7, #4]
 800c1ae:	429a      	cmp	r2, r3
 800c1b0:	d306      	bcc.n	800c1c0 <plug_holes+0x38>
 800c1b2:	4b40      	ldr	r3, [pc, #256]	@ (800c2b4 <plug_holes+0x12c>)
 800c1b4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800c1b8:	4942      	ldr	r1, [pc, #264]	@ (800c2c4 <plug_holes+0x13c>)
 800c1ba:	4840      	ldr	r0, [pc, #256]	@ (800c2bc <plug_holes+0x134>)
 800c1bc:	f009 ff86 	bl	80160cc <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	791b      	ldrb	r3, [r3, #4]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d006      	beq.n	800c1d6 <plug_holes+0x4e>
 800c1c8:	4b3a      	ldr	r3, [pc, #232]	@ (800c2b4 <plug_holes+0x12c>)
 800c1ca:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800c1ce:	493e      	ldr	r1, [pc, #248]	@ (800c2c8 <plug_holes+0x140>)
 800c1d0:	483a      	ldr	r0, [pc, #232]	@ (800c2bc <plug_holes+0x134>)
 800c1d2:	f009 ff7b 	bl	80160cc <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	881b      	ldrh	r3, [r3, #0]
 800c1da:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	d906      	bls.n	800c1f0 <plug_holes+0x68>
 800c1e2:	4b34      	ldr	r3, [pc, #208]	@ (800c2b4 <plug_holes+0x12c>)
 800c1e4:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800c1e8:	4938      	ldr	r1, [pc, #224]	@ (800c2cc <plug_holes+0x144>)
 800c1ea:	4834      	ldr	r0, [pc, #208]	@ (800c2bc <plug_holes+0x134>)
 800c1ec:	f009 ff6e 	bl	80160cc <iprintf>

  nmem = ptr_to_mem(mem->next);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	881b      	ldrh	r3, [r3, #0]
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	f7ff ffa3 	bl	800c140 <ptr_to_mem>
 800c1fa:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c1fc:	687a      	ldr	r2, [r7, #4]
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	429a      	cmp	r2, r3
 800c202:	d025      	beq.n	800c250 <plug_holes+0xc8>
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	791b      	ldrb	r3, [r3, #4]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d121      	bne.n	800c250 <plug_holes+0xc8>
 800c20c:	4b2c      	ldr	r3, [pc, #176]	@ (800c2c0 <plug_holes+0x138>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	68fa      	ldr	r2, [r7, #12]
 800c212:	429a      	cmp	r2, r3
 800c214:	d01c      	beq.n	800c250 <plug_holes+0xc8>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c216:	4b2e      	ldr	r3, [pc, #184]	@ (800c2d0 <plug_holes+0x148>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	68fa      	ldr	r2, [r7, #12]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d102      	bne.n	800c226 <plug_holes+0x9e>
      lfree = mem;
 800c220:	4a2b      	ldr	r2, [pc, #172]	@ (800c2d0 <plug_holes+0x148>)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	881a      	ldrh	r2, [r3, #0]
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	881b      	ldrh	r3, [r3, #0]
 800c232:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c236:	4293      	cmp	r3, r2
 800c238:	d00a      	beq.n	800c250 <plug_holes+0xc8>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	881b      	ldrh	r3, [r3, #0]
 800c23e:	4618      	mov	r0, r3
 800c240:	f7ff ff7e 	bl	800c140 <ptr_to_mem>
 800c244:	4604      	mov	r4, r0
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f7ff ff8c 	bl	800c164 <mem_to_ptr>
 800c24c:	4603      	mov	r3, r0
 800c24e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	885b      	ldrh	r3, [r3, #2]
 800c254:	4618      	mov	r0, r3
 800c256:	f7ff ff73 	bl	800c140 <ptr_to_mem>
 800c25a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c25c:	68ba      	ldr	r2, [r7, #8]
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	429a      	cmp	r2, r3
 800c262:	d020      	beq.n	800c2a6 <plug_holes+0x11e>
 800c264:	68bb      	ldr	r3, [r7, #8]
 800c266:	791b      	ldrb	r3, [r3, #4]
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d11c      	bne.n	800c2a6 <plug_holes+0x11e>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c26c:	4b18      	ldr	r3, [pc, #96]	@ (800c2d0 <plug_holes+0x148>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	687a      	ldr	r2, [r7, #4]
 800c272:	429a      	cmp	r2, r3
 800c274:	d102      	bne.n	800c27c <plug_holes+0xf4>
      lfree = pmem;
 800c276:	4a16      	ldr	r2, [pc, #88]	@ (800c2d0 <plug_holes+0x148>)
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	881a      	ldrh	r2, [r3, #0]
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	881b      	ldrh	r3, [r3, #0]
 800c288:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c28c:	4293      	cmp	r3, r2
 800c28e:	d00a      	beq.n	800c2a6 <plug_holes+0x11e>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	881b      	ldrh	r3, [r3, #0]
 800c294:	4618      	mov	r0, r3
 800c296:	f7ff ff53 	bl	800c140 <ptr_to_mem>
 800c29a:	4604      	mov	r4, r0
 800c29c:	68b8      	ldr	r0, [r7, #8]
 800c29e:	f7ff ff61 	bl	800c164 <mem_to_ptr>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800c2a6:	bf00      	nop
 800c2a8:	3714      	adds	r7, #20
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd90      	pop	{r4, r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	24005f24 	.word	0x24005f24
 800c2b4:	08017718 	.word	0x08017718
 800c2b8:	08017748 	.word	0x08017748
 800c2bc:	08017760 	.word	0x08017760
 800c2c0:	24005f28 	.word	0x24005f28
 800c2c4:	08017788 	.word	0x08017788
 800c2c8:	080177a4 	.word	0x080177a4
 800c2cc:	080177c0 	.word	0x080177c0
 800c2d0:	24005f30 	.word	0x24005f30

0800c2d4 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b082      	sub	sp, #8
 800c2d8:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c2da:	4b1d      	ldr	r3, [pc, #116]	@ (800c350 <mem_init+0x7c>)
 800c2dc:	4a1d      	ldr	r2, [pc, #116]	@ (800c354 <mem_init+0x80>)
 800c2de:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c2e0:	4b1b      	ldr	r3, [pc, #108]	@ (800c350 <mem_init+0x7c>)
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c2ec:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2200      	movs	r2, #0
 800c2f8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800c2fa:	f647 50e8 	movw	r0, #32232	@ 0x7de8
 800c2fe:	f7ff ff1f 	bl	800c140 <ptr_to_mem>
 800c302:	4603      	mov	r3, r0
 800c304:	4a14      	ldr	r2, [pc, #80]	@ (800c358 <mem_init+0x84>)
 800c306:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800c308:	4b13      	ldr	r3, [pc, #76]	@ (800c358 <mem_init+0x84>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	2201      	movs	r2, #1
 800c30e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c310:	4b11      	ldr	r3, [pc, #68]	@ (800c358 <mem_init+0x84>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c318:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c31a:	4b0f      	ldr	r3, [pc, #60]	@ (800c358 <mem_init+0x84>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c322:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c324:	4b0a      	ldr	r3, [pc, #40]	@ (800c350 <mem_init+0x7c>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	4a0c      	ldr	r2, [pc, #48]	@ (800c35c <mem_init+0x88>)
 800c32a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800c32c:	480c      	ldr	r0, [pc, #48]	@ (800c360 <mem_init+0x8c>)
 800c32e:	f009 fd5d 	bl	8015dec <sys_mutex_new>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	d006      	beq.n	800c346 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800c338:	4b0a      	ldr	r3, [pc, #40]	@ (800c364 <mem_init+0x90>)
 800c33a:	f240 221f 	movw	r2, #543	@ 0x21f
 800c33e:	490a      	ldr	r1, [pc, #40]	@ (800c368 <mem_init+0x94>)
 800c340:	480a      	ldr	r0, [pc, #40]	@ (800c36c <mem_init+0x98>)
 800c342:	f009 fec3 	bl	80160cc <iprintf>
  }
}
 800c346:	bf00      	nop
 800c348:	3708      	adds	r7, #8
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}
 800c34e:	bf00      	nop
 800c350:	24005f24 	.word	0x24005f24
 800c354:	30000200 	.word	0x30000200
 800c358:	24005f28 	.word	0x24005f28
 800c35c:	24005f30 	.word	0x24005f30
 800c360:	24005f2c 	.word	0x24005f2c
 800c364:	08017718 	.word	0x08017718
 800c368:	080177ec 	.word	0x080177ec
 800c36c:	08017760 	.word	0x08017760

0800c370 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b086      	sub	sp, #24
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	f7ff fef3 	bl	800c164 <mem_to_ptr>
 800c37e:	4603      	mov	r3, r0
 800c380:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	881b      	ldrh	r3, [r3, #0]
 800c386:	4618      	mov	r0, r3
 800c388:	f7ff feda 	bl	800c140 <ptr_to_mem>
 800c38c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	885b      	ldrh	r3, [r3, #2]
 800c392:	4618      	mov	r0, r3
 800c394:	f7ff fed4 	bl	800c140 <ptr_to_mem>
 800c398:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	881b      	ldrh	r3, [r3, #0]
 800c39e:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d819      	bhi.n	800c3da <mem_link_valid+0x6a>
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	885b      	ldrh	r3, [r3, #2]
 800c3aa:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d813      	bhi.n	800c3da <mem_link_valid+0x6a>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800c3b6:	8afa      	ldrh	r2, [r7, #22]
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	d004      	beq.n	800c3c6 <mem_link_valid+0x56>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	881b      	ldrh	r3, [r3, #0]
 800c3c0:	8afa      	ldrh	r2, [r7, #22]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d109      	bne.n	800c3da <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c3c6:	4b08      	ldr	r3, [pc, #32]	@ (800c3e8 <mem_link_valid+0x78>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800c3ca:	693a      	ldr	r2, [r7, #16]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d006      	beq.n	800c3de <mem_link_valid+0x6e>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800c3d0:	693b      	ldr	r3, [r7, #16]
 800c3d2:	885b      	ldrh	r3, [r3, #2]
 800c3d4:	8afa      	ldrh	r2, [r7, #22]
 800c3d6:	429a      	cmp	r2, r3
 800c3d8:	d001      	beq.n	800c3de <mem_link_valid+0x6e>
    return 0;
 800c3da:	2300      	movs	r3, #0
 800c3dc:	e000      	b.n	800c3e0 <mem_link_valid+0x70>
  }
  return 1;
 800c3de:	2301      	movs	r3, #1
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3718      	adds	r7, #24
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}
 800c3e8:	24005f28 	.word	0x24005f28

0800c3ec <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b088      	sub	sp, #32
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d070      	beq.n	800c4dc <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f003 0303 	and.w	r3, r3, #3
 800c400:	2b00      	cmp	r3, #0
 800c402:	d00d      	beq.n	800c420 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800c404:	4b37      	ldr	r3, [pc, #220]	@ (800c4e4 <mem_free+0xf8>)
 800c406:	f240 2273 	movw	r2, #627	@ 0x273
 800c40a:	4937      	ldr	r1, [pc, #220]	@ (800c4e8 <mem_free+0xfc>)
 800c40c:	4837      	ldr	r0, [pc, #220]	@ (800c4ec <mem_free+0x100>)
 800c40e:	f009 fe5d 	bl	80160cc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c412:	f009 fd3d 	bl	8015e90 <sys_arch_protect>
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	68f8      	ldr	r0, [r7, #12]
 800c41a:	f009 fd47 	bl	8015eac <sys_arch_unprotect>
    return;
 800c41e:	e05e      	b.n	800c4de <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	3b08      	subs	r3, #8
 800c424:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800c426:	4b32      	ldr	r3, [pc, #200]	@ (800c4f0 <mem_free+0x104>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	69fa      	ldr	r2, [r7, #28]
 800c42c:	429a      	cmp	r2, r3
 800c42e:	d306      	bcc.n	800c43e <mem_free+0x52>
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	f103 020c 	add.w	r2, r3, #12
 800c436:	4b2f      	ldr	r3, [pc, #188]	@ (800c4f4 <mem_free+0x108>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d90d      	bls.n	800c45a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800c43e:	4b29      	ldr	r3, [pc, #164]	@ (800c4e4 <mem_free+0xf8>)
 800c440:	f240 227f 	movw	r2, #639	@ 0x27f
 800c444:	492c      	ldr	r1, [pc, #176]	@ (800c4f8 <mem_free+0x10c>)
 800c446:	4829      	ldr	r0, [pc, #164]	@ (800c4ec <mem_free+0x100>)
 800c448:	f009 fe40 	bl	80160cc <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c44c:	f009 fd20 	bl	8015e90 <sys_arch_protect>
 800c450:	6138      	str	r0, [r7, #16]
 800c452:	6938      	ldr	r0, [r7, #16]
 800c454:	f009 fd2a 	bl	8015eac <sys_arch_unprotect>
    return;
 800c458:	e041      	b.n	800c4de <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c45a:	4828      	ldr	r0, [pc, #160]	@ (800c4fc <mem_free+0x110>)
 800c45c:	f009 fcdc 	bl	8015e18 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800c460:	69fb      	ldr	r3, [r7, #28]
 800c462:	791b      	ldrb	r3, [r3, #4]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d110      	bne.n	800c48a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800c468:	4b1e      	ldr	r3, [pc, #120]	@ (800c4e4 <mem_free+0xf8>)
 800c46a:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800c46e:	4924      	ldr	r1, [pc, #144]	@ (800c500 <mem_free+0x114>)
 800c470:	481e      	ldr	r0, [pc, #120]	@ (800c4ec <mem_free+0x100>)
 800c472:	f009 fe2b 	bl	80160cc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c476:	4821      	ldr	r0, [pc, #132]	@ (800c4fc <mem_free+0x110>)
 800c478:	f009 fcdd 	bl	8015e36 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c47c:	f009 fd08 	bl	8015e90 <sys_arch_protect>
 800c480:	6178      	str	r0, [r7, #20]
 800c482:	6978      	ldr	r0, [r7, #20]
 800c484:	f009 fd12 	bl	8015eac <sys_arch_unprotect>
    return;
 800c488:	e029      	b.n	800c4de <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800c48a:	69f8      	ldr	r0, [r7, #28]
 800c48c:	f7ff ff70 	bl	800c370 <mem_link_valid>
 800c490:	4603      	mov	r3, r0
 800c492:	2b00      	cmp	r3, #0
 800c494:	d110      	bne.n	800c4b8 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800c496:	4b13      	ldr	r3, [pc, #76]	@ (800c4e4 <mem_free+0xf8>)
 800c498:	f240 2295 	movw	r2, #661	@ 0x295
 800c49c:	4919      	ldr	r1, [pc, #100]	@ (800c504 <mem_free+0x118>)
 800c49e:	4813      	ldr	r0, [pc, #76]	@ (800c4ec <mem_free+0x100>)
 800c4a0:	f009 fe14 	bl	80160cc <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800c4a4:	4815      	ldr	r0, [pc, #84]	@ (800c4fc <mem_free+0x110>)
 800c4a6:	f009 fcc6 	bl	8015e36 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c4aa:	f009 fcf1 	bl	8015e90 <sys_arch_protect>
 800c4ae:	61b8      	str	r0, [r7, #24]
 800c4b0:	69b8      	ldr	r0, [r7, #24]
 800c4b2:	f009 fcfb 	bl	8015eac <sys_arch_unprotect>
    return;
 800c4b6:	e012      	b.n	800c4de <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800c4b8:	69fb      	ldr	r3, [r7, #28]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800c4be:	4b12      	ldr	r3, [pc, #72]	@ (800c508 <mem_free+0x11c>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	69fa      	ldr	r2, [r7, #28]
 800c4c4:	429a      	cmp	r2, r3
 800c4c6:	d202      	bcs.n	800c4ce <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800c4c8:	4a0f      	ldr	r2, [pc, #60]	@ (800c508 <mem_free+0x11c>)
 800c4ca:	69fb      	ldr	r3, [r7, #28]
 800c4cc:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800c4ce:	69f8      	ldr	r0, [r7, #28]
 800c4d0:	f7ff fe5a 	bl	800c188 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c4d4:	4809      	ldr	r0, [pc, #36]	@ (800c4fc <mem_free+0x110>)
 800c4d6:	f009 fcae 	bl	8015e36 <sys_mutex_unlock>
 800c4da:	e000      	b.n	800c4de <mem_free+0xf2>
    return;
 800c4dc:	bf00      	nop
}
 800c4de:	3720      	adds	r7, #32
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}
 800c4e4:	08017718 	.word	0x08017718
 800c4e8:	08017808 	.word	0x08017808
 800c4ec:	08017760 	.word	0x08017760
 800c4f0:	24005f24 	.word	0x24005f24
 800c4f4:	24005f28 	.word	0x24005f28
 800c4f8:	0801782c 	.word	0x0801782c
 800c4fc:	24005f2c 	.word	0x24005f2c
 800c500:	08017848 	.word	0x08017848
 800c504:	08017870 	.word	0x08017870
 800c508:	24005f30 	.word	0x24005f30

0800c50c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	b088      	sub	sp, #32
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
 800c514:	460b      	mov	r3, r1
 800c516:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800c518:	887b      	ldrh	r3, [r7, #2]
 800c51a:	3303      	adds	r3, #3
 800c51c:	b29b      	uxth	r3, r3
 800c51e:	f023 0303 	bic.w	r3, r3, #3
 800c522:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800c524:	8bfb      	ldrh	r3, [r7, #30]
 800c526:	2b0b      	cmp	r3, #11
 800c528:	d801      	bhi.n	800c52e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800c52a:	230c      	movs	r3, #12
 800c52c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800c52e:	8bfb      	ldrh	r3, [r7, #30]
 800c530:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c534:	4293      	cmp	r3, r2
 800c536:	d803      	bhi.n	800c540 <mem_trim+0x34>
 800c538:	8bfa      	ldrh	r2, [r7, #30]
 800c53a:	887b      	ldrh	r3, [r7, #2]
 800c53c:	429a      	cmp	r2, r3
 800c53e:	d201      	bcs.n	800c544 <mem_trim+0x38>
    return NULL;
 800c540:	2300      	movs	r3, #0
 800c542:	e0dc      	b.n	800c6fe <mem_trim+0x1f2>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c544:	4b70      	ldr	r3, [pc, #448]	@ (800c708 <mem_trim+0x1fc>)
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	687a      	ldr	r2, [r7, #4]
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d304      	bcc.n	800c558 <mem_trim+0x4c>
 800c54e:	4b6f      	ldr	r3, [pc, #444]	@ (800c70c <mem_trim+0x200>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	429a      	cmp	r2, r3
 800c556:	d306      	bcc.n	800c566 <mem_trim+0x5a>
 800c558:	4b6d      	ldr	r3, [pc, #436]	@ (800c710 <mem_trim+0x204>)
 800c55a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800c55e:	496d      	ldr	r1, [pc, #436]	@ (800c714 <mem_trim+0x208>)
 800c560:	486d      	ldr	r0, [pc, #436]	@ (800c718 <mem_trim+0x20c>)
 800c562:	f009 fdb3 	bl	80160cc <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c566:	4b68      	ldr	r3, [pc, #416]	@ (800c708 <mem_trim+0x1fc>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d304      	bcc.n	800c57a <mem_trim+0x6e>
 800c570:	4b66      	ldr	r3, [pc, #408]	@ (800c70c <mem_trim+0x200>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	687a      	ldr	r2, [r7, #4]
 800c576:	429a      	cmp	r2, r3
 800c578:	d307      	bcc.n	800c58a <mem_trim+0x7e>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800c57a:	f009 fc89 	bl	8015e90 <sys_arch_protect>
 800c57e:	60b8      	str	r0, [r7, #8]
 800c580:	68b8      	ldr	r0, [r7, #8]
 800c582:	f009 fc93 	bl	8015eac <sys_arch_unprotect>
    return rmem;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	e0b9      	b.n	800c6fe <mem_trim+0x1f2>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	3b08      	subs	r3, #8
 800c58e:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800c590:	69b8      	ldr	r0, [r7, #24]
 800c592:	f7ff fde7 	bl	800c164 <mem_to_ptr>
 800c596:	4603      	mov	r3, r0
 800c598:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800c59a:	69bb      	ldr	r3, [r7, #24]
 800c59c:	881a      	ldrh	r2, [r3, #0]
 800c59e:	8afb      	ldrh	r3, [r7, #22]
 800c5a0:	1ad3      	subs	r3, r2, r3
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	3b08      	subs	r3, #8
 800c5a6:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800c5a8:	8bfa      	ldrh	r2, [r7, #30]
 800c5aa:	8abb      	ldrh	r3, [r7, #20]
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d906      	bls.n	800c5be <mem_trim+0xb2>
 800c5b0:	4b57      	ldr	r3, [pc, #348]	@ (800c710 <mem_trim+0x204>)
 800c5b2:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800c5b6:	4959      	ldr	r1, [pc, #356]	@ (800c71c <mem_trim+0x210>)
 800c5b8:	4857      	ldr	r0, [pc, #348]	@ (800c718 <mem_trim+0x20c>)
 800c5ba:	f009 fd87 	bl	80160cc <iprintf>
  if (newsize > size) {
 800c5be:	8bfa      	ldrh	r2, [r7, #30]
 800c5c0:	8abb      	ldrh	r3, [r7, #20]
 800c5c2:	429a      	cmp	r2, r3
 800c5c4:	d901      	bls.n	800c5ca <mem_trim+0xbe>
    /* not supported */
    return NULL;
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	e099      	b.n	800c6fe <mem_trim+0x1f2>
  }
  if (newsize == size) {
 800c5ca:	8bfa      	ldrh	r2, [r7, #30]
 800c5cc:	8abb      	ldrh	r3, [r7, #20]
 800c5ce:	429a      	cmp	r2, r3
 800c5d0:	d101      	bne.n	800c5d6 <mem_trim+0xca>
    /* No change in size, simply return */
    return rmem;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	e093      	b.n	800c6fe <mem_trim+0x1f2>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800c5d6:	4852      	ldr	r0, [pc, #328]	@ (800c720 <mem_trim+0x214>)
 800c5d8:	f009 fc1e 	bl	8015e18 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800c5dc:	69bb      	ldr	r3, [r7, #24]
 800c5de:	881b      	ldrh	r3, [r3, #0]
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f7ff fdad 	bl	800c140 <ptr_to_mem>
 800c5e6:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	791b      	ldrb	r3, [r3, #4]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d141      	bne.n	800c674 <mem_trim+0x168>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	881b      	ldrh	r3, [r3, #0]
 800c5f4:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d106      	bne.n	800c60a <mem_trim+0xfe>
 800c5fc:	4b44      	ldr	r3, [pc, #272]	@ (800c710 <mem_trim+0x204>)
 800c5fe:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800c602:	4948      	ldr	r1, [pc, #288]	@ (800c724 <mem_trim+0x218>)
 800c604:	4844      	ldr	r0, [pc, #272]	@ (800c718 <mem_trim+0x20c>)
 800c606:	f009 fd61 	bl	80160cc <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800c60a:	693b      	ldr	r3, [r7, #16]
 800c60c:	881b      	ldrh	r3, [r3, #0]
 800c60e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c610:	8afa      	ldrh	r2, [r7, #22]
 800c612:	8bfb      	ldrh	r3, [r7, #30]
 800c614:	4413      	add	r3, r2
 800c616:	b29b      	uxth	r3, r3
 800c618:	3308      	adds	r3, #8
 800c61a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800c61c:	4b42      	ldr	r3, [pc, #264]	@ (800c728 <mem_trim+0x21c>)
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	693a      	ldr	r2, [r7, #16]
 800c622:	429a      	cmp	r2, r3
 800c624:	d106      	bne.n	800c634 <mem_trim+0x128>
      lfree = ptr_to_mem(ptr2);
 800c626:	89fb      	ldrh	r3, [r7, #14]
 800c628:	4618      	mov	r0, r3
 800c62a:	f7ff fd89 	bl	800c140 <ptr_to_mem>
 800c62e:	4603      	mov	r3, r0
 800c630:	4a3d      	ldr	r2, [pc, #244]	@ (800c728 <mem_trim+0x21c>)
 800c632:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800c634:	89fb      	ldrh	r3, [r7, #14]
 800c636:	4618      	mov	r0, r3
 800c638:	f7ff fd82 	bl	800c140 <ptr_to_mem>
 800c63c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800c63e:	693b      	ldr	r3, [r7, #16]
 800c640:	2200      	movs	r2, #0
 800c642:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	89ba      	ldrh	r2, [r7, #12]
 800c648:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800c64a:	693b      	ldr	r3, [r7, #16]
 800c64c:	8afa      	ldrh	r2, [r7, #22]
 800c64e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800c650:	69bb      	ldr	r3, [r7, #24]
 800c652:	89fa      	ldrh	r2, [r7, #14]
 800c654:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c656:	693b      	ldr	r3, [r7, #16]
 800c658:	881b      	ldrh	r3, [r3, #0]
 800c65a:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c65e:	4293      	cmp	r3, r2
 800c660:	d049      	beq.n	800c6f6 <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c662:	693b      	ldr	r3, [r7, #16]
 800c664:	881b      	ldrh	r3, [r3, #0]
 800c666:	4618      	mov	r0, r3
 800c668:	f7ff fd6a 	bl	800c140 <ptr_to_mem>
 800c66c:	4602      	mov	r2, r0
 800c66e:	89fb      	ldrh	r3, [r7, #14]
 800c670:	8053      	strh	r3, [r2, #2]
 800c672:	e040      	b.n	800c6f6 <mem_trim+0x1ea>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800c674:	8bfb      	ldrh	r3, [r7, #30]
 800c676:	f103 0214 	add.w	r2, r3, #20
 800c67a:	8abb      	ldrh	r3, [r7, #20]
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d83a      	bhi.n	800c6f6 <mem_trim+0x1ea>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800c680:	8afa      	ldrh	r2, [r7, #22]
 800c682:	8bfb      	ldrh	r3, [r7, #30]
 800c684:	4413      	add	r3, r2
 800c686:	b29b      	uxth	r3, r3
 800c688:	3308      	adds	r3, #8
 800c68a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800c68c:	69bb      	ldr	r3, [r7, #24]
 800c68e:	881b      	ldrh	r3, [r3, #0]
 800c690:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c694:	4293      	cmp	r3, r2
 800c696:	d106      	bne.n	800c6a6 <mem_trim+0x19a>
 800c698:	4b1d      	ldr	r3, [pc, #116]	@ (800c710 <mem_trim+0x204>)
 800c69a:	f240 3216 	movw	r2, #790	@ 0x316
 800c69e:	4921      	ldr	r1, [pc, #132]	@ (800c724 <mem_trim+0x218>)
 800c6a0:	481d      	ldr	r0, [pc, #116]	@ (800c718 <mem_trim+0x20c>)
 800c6a2:	f009 fd13 	bl	80160cc <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800c6a6:	89fb      	ldrh	r3, [r7, #14]
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	f7ff fd49 	bl	800c140 <ptr_to_mem>
 800c6ae:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800c6b0:	4b1d      	ldr	r3, [pc, #116]	@ (800c728 <mem_trim+0x21c>)
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	693a      	ldr	r2, [r7, #16]
 800c6b6:	429a      	cmp	r2, r3
 800c6b8:	d202      	bcs.n	800c6c0 <mem_trim+0x1b4>
      lfree = mem2;
 800c6ba:	4a1b      	ldr	r2, [pc, #108]	@ (800c728 <mem_trim+0x21c>)
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800c6c0:	693b      	ldr	r3, [r7, #16]
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800c6c6:	69bb      	ldr	r3, [r7, #24]
 800c6c8:	881a      	ldrh	r2, [r3, #0]
 800c6ca:	693b      	ldr	r3, [r7, #16]
 800c6cc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800c6ce:	693b      	ldr	r3, [r7, #16]
 800c6d0:	8afa      	ldrh	r2, [r7, #22]
 800c6d2:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800c6d4:	69bb      	ldr	r3, [r7, #24]
 800c6d6:	89fa      	ldrh	r2, [r7, #14]
 800c6d8:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800c6da:	693b      	ldr	r3, [r7, #16]
 800c6dc:	881b      	ldrh	r3, [r3, #0]
 800c6de:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d007      	beq.n	800c6f6 <mem_trim+0x1ea>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800c6e6:	693b      	ldr	r3, [r7, #16]
 800c6e8:	881b      	ldrh	r3, [r3, #0]
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7ff fd28 	bl	800c140 <ptr_to_mem>
 800c6f0:	4602      	mov	r2, r0
 800c6f2:	89fb      	ldrh	r3, [r7, #14]
 800c6f4:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800c6f6:	480a      	ldr	r0, [pc, #40]	@ (800c720 <mem_trim+0x214>)
 800c6f8:	f009 fb9d 	bl	8015e36 <sys_mutex_unlock>
  return rmem;
 800c6fc:	687b      	ldr	r3, [r7, #4]
}
 800c6fe:	4618      	mov	r0, r3
 800c700:	3720      	adds	r7, #32
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}
 800c706:	bf00      	nop
 800c708:	24005f24 	.word	0x24005f24
 800c70c:	24005f28 	.word	0x24005f28
 800c710:	08017718 	.word	0x08017718
 800c714:	080178a4 	.word	0x080178a4
 800c718:	08017760 	.word	0x08017760
 800c71c:	080178bc 	.word	0x080178bc
 800c720:	24005f2c 	.word	0x24005f2c
 800c724:	080178dc 	.word	0x080178dc
 800c728:	24005f30 	.word	0x24005f30

0800c72c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b088      	sub	sp, #32
 800c730:	af00      	add	r7, sp, #0
 800c732:	4603      	mov	r3, r0
 800c734:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800c736:	88fb      	ldrh	r3, [r7, #6]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d101      	bne.n	800c740 <mem_malloc+0x14>
    return NULL;
 800c73c:	2300      	movs	r3, #0
 800c73e:	e0e6      	b.n	800c90e <mem_malloc+0x1e2>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800c740:	88fb      	ldrh	r3, [r7, #6]
 800c742:	3303      	adds	r3, #3
 800c744:	b29b      	uxth	r3, r3
 800c746:	f023 0303 	bic.w	r3, r3, #3
 800c74a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800c74c:	8bbb      	ldrh	r3, [r7, #28]
 800c74e:	2b0b      	cmp	r3, #11
 800c750:	d801      	bhi.n	800c756 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800c752:	230c      	movs	r3, #12
 800c754:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800c756:	8bbb      	ldrh	r3, [r7, #28]
 800c758:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c75c:	4293      	cmp	r3, r2
 800c75e:	d803      	bhi.n	800c768 <mem_malloc+0x3c>
 800c760:	8bba      	ldrh	r2, [r7, #28]
 800c762:	88fb      	ldrh	r3, [r7, #6]
 800c764:	429a      	cmp	r2, r3
 800c766:	d201      	bcs.n	800c76c <mem_malloc+0x40>
    return NULL;
 800c768:	2300      	movs	r3, #0
 800c76a:	e0d0      	b.n	800c90e <mem_malloc+0x1e2>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800c76c:	486a      	ldr	r0, [pc, #424]	@ (800c918 <mem_malloc+0x1ec>)
 800c76e:	f009 fb53 	bl	8015e18 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c772:	4b6a      	ldr	r3, [pc, #424]	@ (800c91c <mem_malloc+0x1f0>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	4618      	mov	r0, r3
 800c778:	f7ff fcf4 	bl	800c164 <mem_to_ptr>
 800c77c:	4603      	mov	r3, r0
 800c77e:	83fb      	strh	r3, [r7, #30]
 800c780:	e0b9      	b.n	800c8f6 <mem_malloc+0x1ca>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800c782:	8bfb      	ldrh	r3, [r7, #30]
 800c784:	4618      	mov	r0, r3
 800c786:	f7ff fcdb 	bl	800c140 <ptr_to_mem>
 800c78a:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	791b      	ldrb	r3, [r3, #4]
 800c790:	2b00      	cmp	r3, #0
 800c792:	f040 80a9 	bne.w	800c8e8 <mem_malloc+0x1bc>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	881b      	ldrh	r3, [r3, #0]
 800c79a:	461a      	mov	r2, r3
 800c79c:	8bfb      	ldrh	r3, [r7, #30]
 800c79e:	1ad3      	subs	r3, r2, r3
 800c7a0:	f1a3 0208 	sub.w	r2, r3, #8
 800c7a4:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	f0c0 809e 	bcc.w	800c8e8 <mem_malloc+0x1bc>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	881b      	ldrh	r3, [r3, #0]
 800c7b0:	461a      	mov	r2, r3
 800c7b2:	8bfb      	ldrh	r3, [r7, #30]
 800c7b4:	1ad3      	subs	r3, r2, r3
 800c7b6:	f1a3 0208 	sub.w	r2, r3, #8
 800c7ba:	8bbb      	ldrh	r3, [r7, #28]
 800c7bc:	3314      	adds	r3, #20
 800c7be:	429a      	cmp	r2, r3
 800c7c0:	d335      	bcc.n	800c82e <mem_malloc+0x102>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800c7c2:	8bfa      	ldrh	r2, [r7, #30]
 800c7c4:	8bbb      	ldrh	r3, [r7, #28]
 800c7c6:	4413      	add	r3, r2
 800c7c8:	b29b      	uxth	r3, r3
 800c7ca:	3308      	adds	r3, #8
 800c7cc:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800c7ce:	8a7b      	ldrh	r3, [r7, #18]
 800c7d0:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c7d4:	4293      	cmp	r3, r2
 800c7d6:	d106      	bne.n	800c7e6 <mem_malloc+0xba>
 800c7d8:	4b51      	ldr	r3, [pc, #324]	@ (800c920 <mem_malloc+0x1f4>)
 800c7da:	f240 3287 	movw	r2, #903	@ 0x387
 800c7de:	4951      	ldr	r1, [pc, #324]	@ (800c924 <mem_malloc+0x1f8>)
 800c7e0:	4851      	ldr	r0, [pc, #324]	@ (800c928 <mem_malloc+0x1fc>)
 800c7e2:	f009 fc73 	bl	80160cc <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800c7e6:	8a7b      	ldrh	r3, [r7, #18]
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f7ff fca9 	bl	800c140 <ptr_to_mem>
 800c7ee:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	881a      	ldrh	r2, [r3, #0]
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	8bfa      	ldrh	r2, [r7, #30]
 800c802:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	8a7a      	ldrh	r2, [r7, #18]
 800c808:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	2201      	movs	r2, #1
 800c80e:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	881b      	ldrh	r3, [r3, #0]
 800c814:	f647 52e8 	movw	r2, #32232	@ 0x7de8
 800c818:	4293      	cmp	r3, r2
 800c81a:	d00b      	beq.n	800c834 <mem_malloc+0x108>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	881b      	ldrh	r3, [r3, #0]
 800c820:	4618      	mov	r0, r3
 800c822:	f7ff fc8d 	bl	800c140 <ptr_to_mem>
 800c826:	4602      	mov	r2, r0
 800c828:	8a7b      	ldrh	r3, [r7, #18]
 800c82a:	8053      	strh	r3, [r2, #2]
 800c82c:	e002      	b.n	800c834 <mem_malloc+0x108>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800c82e:	697b      	ldr	r3, [r7, #20]
 800c830:	2201      	movs	r2, #1
 800c832:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800c834:	4b39      	ldr	r3, [pc, #228]	@ (800c91c <mem_malloc+0x1f0>)
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	697a      	ldr	r2, [r7, #20]
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d127      	bne.n	800c88e <mem_malloc+0x162>
          struct mem *cur = lfree;
 800c83e:	4b37      	ldr	r3, [pc, #220]	@ (800c91c <mem_malloc+0x1f0>)
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800c844:	e005      	b.n	800c852 <mem_malloc+0x126>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800c846:	69bb      	ldr	r3, [r7, #24]
 800c848:	881b      	ldrh	r3, [r3, #0]
 800c84a:	4618      	mov	r0, r3
 800c84c:	f7ff fc78 	bl	800c140 <ptr_to_mem>
 800c850:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800c852:	69bb      	ldr	r3, [r7, #24]
 800c854:	791b      	ldrb	r3, [r3, #4]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d004      	beq.n	800c864 <mem_malloc+0x138>
 800c85a:	4b34      	ldr	r3, [pc, #208]	@ (800c92c <mem_malloc+0x200>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	69ba      	ldr	r2, [r7, #24]
 800c860:	429a      	cmp	r2, r3
 800c862:	d1f0      	bne.n	800c846 <mem_malloc+0x11a>
          }
          lfree = cur;
 800c864:	4a2d      	ldr	r2, [pc, #180]	@ (800c91c <mem_malloc+0x1f0>)
 800c866:	69bb      	ldr	r3, [r7, #24]
 800c868:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800c86a:	4b2c      	ldr	r3, [pc, #176]	@ (800c91c <mem_malloc+0x1f0>)
 800c86c:	681a      	ldr	r2, [r3, #0]
 800c86e:	4b2f      	ldr	r3, [pc, #188]	@ (800c92c <mem_malloc+0x200>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	429a      	cmp	r2, r3
 800c874:	d00b      	beq.n	800c88e <mem_malloc+0x162>
 800c876:	4b29      	ldr	r3, [pc, #164]	@ (800c91c <mem_malloc+0x1f0>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	791b      	ldrb	r3, [r3, #4]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d006      	beq.n	800c88e <mem_malloc+0x162>
 800c880:	4b27      	ldr	r3, [pc, #156]	@ (800c920 <mem_malloc+0x1f4>)
 800c882:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800c886:	492a      	ldr	r1, [pc, #168]	@ (800c930 <mem_malloc+0x204>)
 800c888:	4827      	ldr	r0, [pc, #156]	@ (800c928 <mem_malloc+0x1fc>)
 800c88a:	f009 fc1f 	bl	80160cc <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800c88e:	4822      	ldr	r0, [pc, #136]	@ (800c918 <mem_malloc+0x1ec>)
 800c890:	f009 fad1 	bl	8015e36 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800c894:	8bba      	ldrh	r2, [r7, #28]
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	4413      	add	r3, r2
 800c89a:	3308      	adds	r3, #8
 800c89c:	4a23      	ldr	r2, [pc, #140]	@ (800c92c <mem_malloc+0x200>)
 800c89e:	6812      	ldr	r2, [r2, #0]
 800c8a0:	4293      	cmp	r3, r2
 800c8a2:	d906      	bls.n	800c8b2 <mem_malloc+0x186>
 800c8a4:	4b1e      	ldr	r3, [pc, #120]	@ (800c920 <mem_malloc+0x1f4>)
 800c8a6:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800c8aa:	4922      	ldr	r1, [pc, #136]	@ (800c934 <mem_malloc+0x208>)
 800c8ac:	481e      	ldr	r0, [pc, #120]	@ (800c928 <mem_malloc+0x1fc>)
 800c8ae:	f009 fc0d 	bl	80160cc <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800c8b2:	697b      	ldr	r3, [r7, #20]
 800c8b4:	f003 0303 	and.w	r3, r3, #3
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d006      	beq.n	800c8ca <mem_malloc+0x19e>
 800c8bc:	4b18      	ldr	r3, [pc, #96]	@ (800c920 <mem_malloc+0x1f4>)
 800c8be:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800c8c2:	491d      	ldr	r1, [pc, #116]	@ (800c938 <mem_malloc+0x20c>)
 800c8c4:	4818      	ldr	r0, [pc, #96]	@ (800c928 <mem_malloc+0x1fc>)
 800c8c6:	f009 fc01 	bl	80160cc <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	f003 0303 	and.w	r3, r3, #3
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d006      	beq.n	800c8e2 <mem_malloc+0x1b6>
 800c8d4:	4b12      	ldr	r3, [pc, #72]	@ (800c920 <mem_malloc+0x1f4>)
 800c8d6:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800c8da:	4918      	ldr	r1, [pc, #96]	@ (800c93c <mem_malloc+0x210>)
 800c8dc:	4812      	ldr	r0, [pc, #72]	@ (800c928 <mem_malloc+0x1fc>)
 800c8de:	f009 fbf5 	bl	80160cc <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800c8e2:	697b      	ldr	r3, [r7, #20]
 800c8e4:	3308      	adds	r3, #8
 800c8e6:	e012      	b.n	800c90e <mem_malloc+0x1e2>
         ptr = ptr_to_mem(ptr)->next) {
 800c8e8:	8bfb      	ldrh	r3, [r7, #30]
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7ff fc28 	bl	800c140 <ptr_to_mem>
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	881b      	ldrh	r3, [r3, #0]
 800c8f4:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800c8f6:	8bfa      	ldrh	r2, [r7, #30]
 800c8f8:	8bb9      	ldrh	r1, [r7, #28]
 800c8fa:	f647 53e8 	movw	r3, #32232	@ 0x7de8
 800c8fe:	1a5b      	subs	r3, r3, r1
 800c900:	429a      	cmp	r2, r3
 800c902:	f4ff af3e 	bcc.w	800c782 <mem_malloc+0x56>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800c906:	4804      	ldr	r0, [pc, #16]	@ (800c918 <mem_malloc+0x1ec>)
 800c908:	f009 fa95 	bl	8015e36 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800c90c:	2300      	movs	r3, #0
}
 800c90e:	4618      	mov	r0, r3
 800c910:	3720      	adds	r7, #32
 800c912:	46bd      	mov	sp, r7
 800c914:	bd80      	pop	{r7, pc}
 800c916:	bf00      	nop
 800c918:	24005f2c 	.word	0x24005f2c
 800c91c:	24005f30 	.word	0x24005f30
 800c920:	08017718 	.word	0x08017718
 800c924:	080178dc 	.word	0x080178dc
 800c928:	08017760 	.word	0x08017760
 800c92c:	24005f28 	.word	0x24005f28
 800c930:	080178f0 	.word	0x080178f0
 800c934:	0801790c 	.word	0x0801790c
 800c938:	0801793c 	.word	0x0801793c
 800c93c:	0801796c 	.word	0x0801796c

0800c940 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800c940:	b480      	push	{r7}
 800c942:	b085      	sub	sp, #20
 800c944:	af00      	add	r7, sp, #0
 800c946:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	689b      	ldr	r3, [r3, #8]
 800c94c:	2200      	movs	r2, #0
 800c94e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	3303      	adds	r3, #3
 800c956:	f023 0303 	bic.w	r3, r3, #3
 800c95a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800c95c:	2300      	movs	r3, #0
 800c95e:	60fb      	str	r3, [r7, #12]
 800c960:	e011      	b.n	800c986 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	689b      	ldr	r3, [r3, #8]
 800c966:	681a      	ldr	r2, [r3, #0]
 800c968:	68bb      	ldr	r3, [r7, #8]
 800c96a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	689b      	ldr	r3, [r3, #8]
 800c970:	68ba      	ldr	r2, [r7, #8]
 800c972:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	881b      	ldrh	r3, [r3, #0]
 800c978:	461a      	mov	r2, r3
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	4413      	add	r3, r2
 800c97e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	3301      	adds	r3, #1
 800c984:	60fb      	str	r3, [r7, #12]
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	885b      	ldrh	r3, [r3, #2]
 800c98a:	461a      	mov	r2, r3
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	4293      	cmp	r3, r2
 800c990:	dbe7      	blt.n	800c962 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800c992:	bf00      	nop
 800c994:	bf00      	nop
 800c996:	3714      	adds	r7, #20
 800c998:	46bd      	mov	sp, r7
 800c99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99e:	4770      	bx	lr

0800c9a0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b082      	sub	sp, #8
 800c9a4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	80fb      	strh	r3, [r7, #6]
 800c9aa:	e009      	b.n	800c9c0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800c9ac:	88fb      	ldrh	r3, [r7, #6]
 800c9ae:	4a08      	ldr	r2, [pc, #32]	@ (800c9d0 <memp_init+0x30>)
 800c9b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	f7ff ffc3 	bl	800c940 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800c9ba:	88fb      	ldrh	r3, [r7, #6]
 800c9bc:	3301      	adds	r3, #1
 800c9be:	80fb      	strh	r3, [r7, #6]
 800c9c0:	88fb      	ldrh	r3, [r7, #6]
 800c9c2:	2b0c      	cmp	r3, #12
 800c9c4:	d9f2      	bls.n	800c9ac <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800c9c6:	bf00      	nop
 800c9c8:	bf00      	nop
 800c9ca:	3708      	adds	r7, #8
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}
 800c9d0:	0801a19c 	.word	0x0801a19c

0800c9d4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b084      	sub	sp, #16
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800c9dc:	f009 fa58 	bl	8015e90 <sys_arch_protect>
 800c9e0:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	689b      	ldr	r3, [r3, #8]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d015      	beq.n	800ca1c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	689b      	ldr	r3, [r3, #8]
 800c9f4:	68ba      	ldr	r2, [r7, #8]
 800c9f6:	6812      	ldr	r2, [r2, #0]
 800c9f8:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	f003 0303 	and.w	r3, r3, #3
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d006      	beq.n	800ca12 <do_memp_malloc_pool+0x3e>
 800ca04:	4b09      	ldr	r3, [pc, #36]	@ (800ca2c <do_memp_malloc_pool+0x58>)
 800ca06:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800ca0a:	4909      	ldr	r1, [pc, #36]	@ (800ca30 <do_memp_malloc_pool+0x5c>)
 800ca0c:	4809      	ldr	r0, [pc, #36]	@ (800ca34 <do_memp_malloc_pool+0x60>)
 800ca0e:	f009 fb5d 	bl	80160cc <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ca12:	68f8      	ldr	r0, [r7, #12]
 800ca14:	f009 fa4a 	bl	8015eac <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800ca18:	68bb      	ldr	r3, [r7, #8]
 800ca1a:	e003      	b.n	800ca24 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800ca1c:	68f8      	ldr	r0, [r7, #12]
 800ca1e:	f009 fa45 	bl	8015eac <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800ca22:	2300      	movs	r3, #0
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3710      	adds	r7, #16
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}
 800ca2c:	08017990 	.word	0x08017990
 800ca30:	080179c0 	.word	0x080179c0
 800ca34:	080179e4 	.word	0x080179e4

0800ca38 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b082      	sub	sp, #8
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d106      	bne.n	800ca54 <memp_malloc_pool+0x1c>
 800ca46:	4b0a      	ldr	r3, [pc, #40]	@ (800ca70 <memp_malloc_pool+0x38>)
 800ca48:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800ca4c:	4909      	ldr	r1, [pc, #36]	@ (800ca74 <memp_malloc_pool+0x3c>)
 800ca4e:	480a      	ldr	r0, [pc, #40]	@ (800ca78 <memp_malloc_pool+0x40>)
 800ca50:	f009 fb3c 	bl	80160cc <iprintf>
  if (desc == NULL) {
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d101      	bne.n	800ca5e <memp_malloc_pool+0x26>
    return NULL;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	e003      	b.n	800ca66 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800ca5e:	6878      	ldr	r0, [r7, #4]
 800ca60:	f7ff ffb8 	bl	800c9d4 <do_memp_malloc_pool>
 800ca64:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800ca66:	4618      	mov	r0, r3
 800ca68:	3708      	adds	r7, #8
 800ca6a:	46bd      	mov	sp, r7
 800ca6c:	bd80      	pop	{r7, pc}
 800ca6e:	bf00      	nop
 800ca70:	08017990 	.word	0x08017990
 800ca74:	08017a0c 	.word	0x08017a0c
 800ca78:	080179e4 	.word	0x080179e4

0800ca7c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b084      	sub	sp, #16
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	4603      	mov	r3, r0
 800ca84:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800ca86:	79fb      	ldrb	r3, [r7, #7]
 800ca88:	2b0c      	cmp	r3, #12
 800ca8a:	d908      	bls.n	800ca9e <memp_malloc+0x22>
 800ca8c:	4b0a      	ldr	r3, [pc, #40]	@ (800cab8 <memp_malloc+0x3c>)
 800ca8e:	f240 1257 	movw	r2, #343	@ 0x157
 800ca92:	490a      	ldr	r1, [pc, #40]	@ (800cabc <memp_malloc+0x40>)
 800ca94:	480a      	ldr	r0, [pc, #40]	@ (800cac0 <memp_malloc+0x44>)
 800ca96:	f009 fb19 	bl	80160cc <iprintf>
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	e008      	b.n	800cab0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800ca9e:	79fb      	ldrb	r3, [r7, #7]
 800caa0:	4a08      	ldr	r2, [pc, #32]	@ (800cac4 <memp_malloc+0x48>)
 800caa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7ff ff94 	bl	800c9d4 <do_memp_malloc_pool>
 800caac:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800caae:	68fb      	ldr	r3, [r7, #12]
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3710      	adds	r7, #16
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}
 800cab8:	08017990 	.word	0x08017990
 800cabc:	08017a20 	.word	0x08017a20
 800cac0:	080179e4 	.word	0x080179e4
 800cac4:	0801a19c 	.word	0x0801a19c

0800cac8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b084      	sub	sp, #16
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
 800cad0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cad2:	683b      	ldr	r3, [r7, #0]
 800cad4:	f003 0303 	and.w	r3, r3, #3
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d006      	beq.n	800caea <do_memp_free_pool+0x22>
 800cadc:	4b0d      	ldr	r3, [pc, #52]	@ (800cb14 <do_memp_free_pool+0x4c>)
 800cade:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800cae2:	490d      	ldr	r1, [pc, #52]	@ (800cb18 <do_memp_free_pool+0x50>)
 800cae4:	480d      	ldr	r0, [pc, #52]	@ (800cb1c <do_memp_free_pool+0x54>)
 800cae6:	f009 faf1 	bl	80160cc <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800caee:	f009 f9cf 	bl	8015e90 <sys_arch_protect>
 800caf2:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	689b      	ldr	r3, [r3, #8]
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	689b      	ldr	r3, [r3, #8]
 800cb02:	68fa      	ldr	r2, [r7, #12]
 800cb04:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800cb06:	68b8      	ldr	r0, [r7, #8]
 800cb08:	f009 f9d0 	bl	8015eac <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800cb0c:	bf00      	nop
 800cb0e:	3710      	adds	r7, #16
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}
 800cb14:	08017990 	.word	0x08017990
 800cb18:	08017a40 	.word	0x08017a40
 800cb1c:	080179e4 	.word	0x080179e4

0800cb20 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b082      	sub	sp, #8
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d106      	bne.n	800cb3e <memp_free_pool+0x1e>
 800cb30:	4b0a      	ldr	r3, [pc, #40]	@ (800cb5c <memp_free_pool+0x3c>)
 800cb32:	f240 1295 	movw	r2, #405	@ 0x195
 800cb36:	490a      	ldr	r1, [pc, #40]	@ (800cb60 <memp_free_pool+0x40>)
 800cb38:	480a      	ldr	r0, [pc, #40]	@ (800cb64 <memp_free_pool+0x44>)
 800cb3a:	f009 fac7 	bl	80160cc <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d007      	beq.n	800cb54 <memp_free_pool+0x34>
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d004      	beq.n	800cb54 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800cb4a:	6839      	ldr	r1, [r7, #0]
 800cb4c:	6878      	ldr	r0, [r7, #4]
 800cb4e:	f7ff ffbb 	bl	800cac8 <do_memp_free_pool>
 800cb52:	e000      	b.n	800cb56 <memp_free_pool+0x36>
    return;
 800cb54:	bf00      	nop
}
 800cb56:	3708      	adds	r7, #8
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}
 800cb5c:	08017990 	.word	0x08017990
 800cb60:	08017a0c 	.word	0x08017a0c
 800cb64:	080179e4 	.word	0x080179e4

0800cb68 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b082      	sub	sp, #8
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	4603      	mov	r3, r0
 800cb70:	6039      	str	r1, [r7, #0]
 800cb72:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800cb74:	79fb      	ldrb	r3, [r7, #7]
 800cb76:	2b0c      	cmp	r3, #12
 800cb78:	d907      	bls.n	800cb8a <memp_free+0x22>
 800cb7a:	4b0c      	ldr	r3, [pc, #48]	@ (800cbac <memp_free+0x44>)
 800cb7c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800cb80:	490b      	ldr	r1, [pc, #44]	@ (800cbb0 <memp_free+0x48>)
 800cb82:	480c      	ldr	r0, [pc, #48]	@ (800cbb4 <memp_free+0x4c>)
 800cb84:	f009 faa2 	bl	80160cc <iprintf>
 800cb88:	e00c      	b.n	800cba4 <memp_free+0x3c>

  if (mem == NULL) {
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d008      	beq.n	800cba2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800cb90:	79fb      	ldrb	r3, [r7, #7]
 800cb92:	4a09      	ldr	r2, [pc, #36]	@ (800cbb8 <memp_free+0x50>)
 800cb94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb98:	6839      	ldr	r1, [r7, #0]
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	f7ff ff94 	bl	800cac8 <do_memp_free_pool>
 800cba0:	e000      	b.n	800cba4 <memp_free+0x3c>
    return;
 800cba2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800cba4:	3708      	adds	r7, #8
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}
 800cbaa:	bf00      	nop
 800cbac:	08017990 	.word	0x08017990
 800cbb0:	08017a60 	.word	0x08017a60
 800cbb4:	080179e4 	.word	0x080179e4
 800cbb8:	0801a19c 	.word	0x0801a19c

0800cbbc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800cbbc:	b480      	push	{r7}
 800cbbe:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800cbc0:	bf00      	nop
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc8:	4770      	bx	lr
	...

0800cbcc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b086      	sub	sp, #24
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	60f8      	str	r0, [r7, #12]
 800cbd4:	60b9      	str	r1, [r7, #8]
 800cbd6:	607a      	str	r2, [r7, #4]
 800cbd8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d108      	bne.n	800cbf2 <netif_add+0x26>
 800cbe0:	4b57      	ldr	r3, [pc, #348]	@ (800cd40 <netif_add+0x174>)
 800cbe2:	f240 1227 	movw	r2, #295	@ 0x127
 800cbe6:	4957      	ldr	r1, [pc, #348]	@ (800cd44 <netif_add+0x178>)
 800cbe8:	4857      	ldr	r0, [pc, #348]	@ (800cd48 <netif_add+0x17c>)
 800cbea:	f009 fa6f 	bl	80160cc <iprintf>
 800cbee:	2300      	movs	r3, #0
 800cbf0:	e0a2      	b.n	800cd38 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800cbf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d108      	bne.n	800cc0a <netif_add+0x3e>
 800cbf8:	4b51      	ldr	r3, [pc, #324]	@ (800cd40 <netif_add+0x174>)
 800cbfa:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800cbfe:	4953      	ldr	r1, [pc, #332]	@ (800cd4c <netif_add+0x180>)
 800cc00:	4851      	ldr	r0, [pc, #324]	@ (800cd48 <netif_add+0x17c>)
 800cc02:	f009 fa63 	bl	80160cc <iprintf>
 800cc06:	2300      	movs	r3, #0
 800cc08:	e096      	b.n	800cd38 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800cc0a:	68bb      	ldr	r3, [r7, #8]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d101      	bne.n	800cc14 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800cc10:	4b4f      	ldr	r3, [pc, #316]	@ (800cd50 <netif_add+0x184>)
 800cc12:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d101      	bne.n	800cc1e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800cc1a:	4b4d      	ldr	r3, [pc, #308]	@ (800cd50 <netif_add+0x184>)
 800cc1c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d101      	bne.n	800cc28 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800cc24:	4b4a      	ldr	r3, [pc, #296]	@ (800cd50 <netif_add+0x184>)
 800cc26:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	2200      	movs	r2, #0
 800cc32:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	2200      	movs	r2, #0
 800cc38:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	4a45      	ldr	r2, [pc, #276]	@ (800cd54 <netif_add+0x188>)
 800cc3e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	2200      	movs	r2, #0
 800cc44:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	2200      	movs	r2, #0
 800cc52:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	6a3a      	ldr	r2, [r7, #32]
 800cc58:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800cc5a:	4b3f      	ldr	r3, [pc, #252]	@ (800cd58 <netif_add+0x18c>)
 800cc5c:	781a      	ldrb	r2, [r3, #0]
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc68:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	687a      	ldr	r2, [r7, #4]
 800cc6e:	68b9      	ldr	r1, [r7, #8]
 800cc70:	68f8      	ldr	r0, [r7, #12]
 800cc72:	f000 f913 	bl	800ce9c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800cc76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc78:	68f8      	ldr	r0, [r7, #12]
 800cc7a:	4798      	blx	r3
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d001      	beq.n	800cc86 <netif_add+0xba>
    return NULL;
 800cc82:	2300      	movs	r3, #0
 800cc84:	e058      	b.n	800cd38 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cc8c:	2bff      	cmp	r3, #255	@ 0xff
 800cc8e:	d103      	bne.n	800cc98 <netif_add+0xcc>
        netif->num = 0;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	2200      	movs	r2, #0
 800cc94:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800cc98:	2300      	movs	r3, #0
 800cc9a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800cc9c:	4b2f      	ldr	r3, [pc, #188]	@ (800cd5c <netif_add+0x190>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	617b      	str	r3, [r7, #20]
 800cca2:	e02b      	b.n	800ccfc <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800cca4:	697a      	ldr	r2, [r7, #20]
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	429a      	cmp	r2, r3
 800ccaa:	d106      	bne.n	800ccba <netif_add+0xee>
 800ccac:	4b24      	ldr	r3, [pc, #144]	@ (800cd40 <netif_add+0x174>)
 800ccae:	f240 128b 	movw	r2, #395	@ 0x18b
 800ccb2:	492b      	ldr	r1, [pc, #172]	@ (800cd60 <netif_add+0x194>)
 800ccb4:	4824      	ldr	r0, [pc, #144]	@ (800cd48 <netif_add+0x17c>)
 800ccb6:	f009 fa09 	bl	80160cc <iprintf>
        num_netifs++;
 800ccba:	693b      	ldr	r3, [r7, #16]
 800ccbc:	3301      	adds	r3, #1
 800ccbe:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	2bff      	cmp	r3, #255	@ 0xff
 800ccc4:	dd06      	ble.n	800ccd4 <netif_add+0x108>
 800ccc6:	4b1e      	ldr	r3, [pc, #120]	@ (800cd40 <netif_add+0x174>)
 800ccc8:	f240 128d 	movw	r2, #397	@ 0x18d
 800cccc:	4925      	ldr	r1, [pc, #148]	@ (800cd64 <netif_add+0x198>)
 800ccce:	481e      	ldr	r0, [pc, #120]	@ (800cd48 <netif_add+0x17c>)
 800ccd0:	f009 f9fc 	bl	80160cc <iprintf>
        if (netif2->num == netif->num) {
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d108      	bne.n	800ccf6 <netif_add+0x12a>
          netif->num++;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ccea:	3301      	adds	r3, #1
 800ccec:	b2da      	uxtb	r2, r3
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800ccf4:	e005      	b.n	800cd02 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	617b      	str	r3, [r7, #20]
 800ccfc:	697b      	ldr	r3, [r7, #20]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d1d0      	bne.n	800cca4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800cd02:	697b      	ldr	r3, [r7, #20]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d1be      	bne.n	800cc86 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd0e:	2bfe      	cmp	r3, #254	@ 0xfe
 800cd10:	d103      	bne.n	800cd1a <netif_add+0x14e>
    netif_num = 0;
 800cd12:	4b11      	ldr	r3, [pc, #68]	@ (800cd58 <netif_add+0x18c>)
 800cd14:	2200      	movs	r2, #0
 800cd16:	701a      	strb	r2, [r3, #0]
 800cd18:	e006      	b.n	800cd28 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cd20:	3301      	adds	r3, #1
 800cd22:	b2da      	uxtb	r2, r3
 800cd24:	4b0c      	ldr	r3, [pc, #48]	@ (800cd58 <netif_add+0x18c>)
 800cd26:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800cd28:	4b0c      	ldr	r3, [pc, #48]	@ (800cd5c <netif_add+0x190>)
 800cd2a:	681a      	ldr	r2, [r3, #0]
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800cd30:	4a0a      	ldr	r2, [pc, #40]	@ (800cd5c <netif_add+0x190>)
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800cd36:	68fb      	ldr	r3, [r7, #12]
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3718      	adds	r7, #24
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}
 800cd40:	08017a7c 	.word	0x08017a7c
 800cd44:	08017b10 	.word	0x08017b10
 800cd48:	08017acc 	.word	0x08017acc
 800cd4c:	08017b2c 	.word	0x08017b2c
 800cd50:	0801a210 	.word	0x0801a210
 800cd54:	0800d177 	.word	0x0800d177
 800cd58:	2400c9c8 	.word	0x2400c9c8
 800cd5c:	2400c9c0 	.word	0x2400c9c0
 800cd60:	08017b50 	.word	0x08017b50
 800cd64:	08017b64 	.word	0x08017b64

0800cd68 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b082      	sub	sp, #8
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800cd72:	6839      	ldr	r1, [r7, #0]
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f002 fb87 	bl	800f488 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800cd7a:	6839      	ldr	r1, [r7, #0]
 800cd7c:	6878      	ldr	r0, [r7, #4]
 800cd7e:	f006 fc97 	bl	80136b0 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800cd82:	bf00      	nop
 800cd84:	3708      	adds	r7, #8
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}
	...

0800cd8c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b086      	sub	sp, #24
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	60f8      	str	r0, [r7, #12]
 800cd94:	60b9      	str	r1, [r7, #8]
 800cd96:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d106      	bne.n	800cdac <netif_do_set_ipaddr+0x20>
 800cd9e:	4b1d      	ldr	r3, [pc, #116]	@ (800ce14 <netif_do_set_ipaddr+0x88>)
 800cda0:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800cda4:	491c      	ldr	r1, [pc, #112]	@ (800ce18 <netif_do_set_ipaddr+0x8c>)
 800cda6:	481d      	ldr	r0, [pc, #116]	@ (800ce1c <netif_do_set_ipaddr+0x90>)
 800cda8:	f009 f990 	bl	80160cc <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d106      	bne.n	800cdc0 <netif_do_set_ipaddr+0x34>
 800cdb2:	4b18      	ldr	r3, [pc, #96]	@ (800ce14 <netif_do_set_ipaddr+0x88>)
 800cdb4:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800cdb8:	4917      	ldr	r1, [pc, #92]	@ (800ce18 <netif_do_set_ipaddr+0x8c>)
 800cdba:	4818      	ldr	r0, [pc, #96]	@ (800ce1c <netif_do_set_ipaddr+0x90>)
 800cdbc:	f009 f986 	bl	80160cc <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	681a      	ldr	r2, [r3, #0]
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	3304      	adds	r3, #4
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d01c      	beq.n	800ce08 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800cdce:	68bb      	ldr	r3, [r7, #8]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	3304      	adds	r3, #4
 800cdd8:	681a      	ldr	r2, [r3, #0]
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800cdde:	f107 0314 	add.w	r3, r7, #20
 800cde2:	4619      	mov	r1, r3
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f7ff ffbf 	bl	800cd68 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d002      	beq.n	800cdf6 <netif_do_set_ipaddr+0x6a>
 800cdf0:	68bb      	ldr	r3, [r7, #8]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	e000      	b.n	800cdf8 <netif_do_set_ipaddr+0x6c>
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	68fa      	ldr	r2, [r7, #12]
 800cdfa:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800cdfc:	2101      	movs	r1, #1
 800cdfe:	68f8      	ldr	r0, [r7, #12]
 800ce00:	f000 f8d2 	bl	800cfa8 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800ce04:	2301      	movs	r3, #1
 800ce06:	e000      	b.n	800ce0a <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800ce08:	2300      	movs	r3, #0
}
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	3718      	adds	r7, #24
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	bd80      	pop	{r7, pc}
 800ce12:	bf00      	nop
 800ce14:	08017a7c 	.word	0x08017a7c
 800ce18:	08017b94 	.word	0x08017b94
 800ce1c:	08017acc 	.word	0x08017acc

0800ce20 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800ce20:	b480      	push	{r7}
 800ce22:	b085      	sub	sp, #20
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	60f8      	str	r0, [r7, #12]
 800ce28:	60b9      	str	r1, [r7, #8]
 800ce2a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	681a      	ldr	r2, [r3, #0]
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	3308      	adds	r3, #8
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	429a      	cmp	r2, r3
 800ce38:	d00a      	beq.n	800ce50 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800ce3a:	68bb      	ldr	r3, [r7, #8]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d002      	beq.n	800ce46 <netif_do_set_netmask+0x26>
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	e000      	b.n	800ce48 <netif_do_set_netmask+0x28>
 800ce46:	2300      	movs	r3, #0
 800ce48:	68fa      	ldr	r2, [r7, #12]
 800ce4a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800ce4c:	2301      	movs	r3, #1
 800ce4e:	e000      	b.n	800ce52 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800ce50:	2300      	movs	r3, #0
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3714      	adds	r7, #20
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr

0800ce5e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800ce5e:	b480      	push	{r7}
 800ce60:	b085      	sub	sp, #20
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	60f8      	str	r0, [r7, #12]
 800ce66:	60b9      	str	r1, [r7, #8]
 800ce68:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	681a      	ldr	r2, [r3, #0]
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	330c      	adds	r3, #12
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	429a      	cmp	r2, r3
 800ce76:	d00a      	beq.n	800ce8e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d002      	beq.n	800ce84 <netif_do_set_gw+0x26>
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	e000      	b.n	800ce86 <netif_do_set_gw+0x28>
 800ce84:	2300      	movs	r3, #0
 800ce86:	68fa      	ldr	r2, [r7, #12]
 800ce88:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	e000      	b.n	800ce90 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800ce8e:	2300      	movs	r3, #0
}
 800ce90:	4618      	mov	r0, r3
 800ce92:	3714      	adds	r7, #20
 800ce94:	46bd      	mov	sp, r7
 800ce96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9a:	4770      	bx	lr

0800ce9c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b088      	sub	sp, #32
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	60f8      	str	r0, [r7, #12]
 800cea4:	60b9      	str	r1, [r7, #8]
 800cea6:	607a      	str	r2, [r7, #4]
 800cea8:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800ceaa:	2300      	movs	r3, #0
 800ceac:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800ceae:	2300      	movs	r3, #0
 800ceb0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800ceb2:	68bb      	ldr	r3, [r7, #8]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d101      	bne.n	800cebc <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800ceb8:	4b1c      	ldr	r3, [pc, #112]	@ (800cf2c <netif_set_addr+0x90>)
 800ceba:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d101      	bne.n	800cec6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800cec2:	4b1a      	ldr	r3, [pc, #104]	@ (800cf2c <netif_set_addr+0x90>)
 800cec4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d101      	bne.n	800ced0 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800cecc:	4b17      	ldr	r3, [pc, #92]	@ (800cf2c <netif_set_addr+0x90>)
 800cece:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800ced0:	68bb      	ldr	r3, [r7, #8]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d003      	beq.n	800cede <netif_set_addr+0x42>
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d101      	bne.n	800cee2 <netif_set_addr+0x46>
 800cede:	2301      	movs	r3, #1
 800cee0:	e000      	b.n	800cee4 <netif_set_addr+0x48>
 800cee2:	2300      	movs	r3, #0
 800cee4:	617b      	str	r3, [r7, #20]
  if (remove) {
 800cee6:	697b      	ldr	r3, [r7, #20]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d006      	beq.n	800cefa <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ceec:	f107 0310 	add.w	r3, r7, #16
 800cef0:	461a      	mov	r2, r3
 800cef2:	68b9      	ldr	r1, [r7, #8]
 800cef4:	68f8      	ldr	r0, [r7, #12]
 800cef6:	f7ff ff49 	bl	800cd8c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800cefa:	69fa      	ldr	r2, [r7, #28]
 800cefc:	6879      	ldr	r1, [r7, #4]
 800cefe:	68f8      	ldr	r0, [r7, #12]
 800cf00:	f7ff ff8e 	bl	800ce20 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800cf04:	69ba      	ldr	r2, [r7, #24]
 800cf06:	6839      	ldr	r1, [r7, #0]
 800cf08:	68f8      	ldr	r0, [r7, #12]
 800cf0a:	f7ff ffa8 	bl	800ce5e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800cf0e:	697b      	ldr	r3, [r7, #20]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d106      	bne.n	800cf22 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800cf14:	f107 0310 	add.w	r3, r7, #16
 800cf18:	461a      	mov	r2, r3
 800cf1a:	68b9      	ldr	r1, [r7, #8]
 800cf1c:	68f8      	ldr	r0, [r7, #12]
 800cf1e:	f7ff ff35 	bl	800cd8c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800cf22:	bf00      	nop
 800cf24:	3720      	adds	r7, #32
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}
 800cf2a:	bf00      	nop
 800cf2c:	0801a210 	.word	0x0801a210

0800cf30 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800cf30:	b480      	push	{r7}
 800cf32:	b083      	sub	sp, #12
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800cf38:	4a04      	ldr	r2, [pc, #16]	@ (800cf4c <netif_set_default+0x1c>)
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800cf3e:	bf00      	nop
 800cf40:	370c      	adds	r7, #12
 800cf42:	46bd      	mov	sp, r7
 800cf44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf48:	4770      	bx	lr
 800cf4a:	bf00      	nop
 800cf4c:	2400c9c4 	.word	0x2400c9c4

0800cf50 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b082      	sub	sp, #8
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d107      	bne.n	800cf6e <netif_set_up+0x1e>
 800cf5e:	4b0f      	ldr	r3, [pc, #60]	@ (800cf9c <netif_set_up+0x4c>)
 800cf60:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800cf64:	490e      	ldr	r1, [pc, #56]	@ (800cfa0 <netif_set_up+0x50>)
 800cf66:	480f      	ldr	r0, [pc, #60]	@ (800cfa4 <netif_set_up+0x54>)
 800cf68:	f009 f8b0 	bl	80160cc <iprintf>
 800cf6c:	e013      	b.n	800cf96 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cf74:	f003 0301 	and.w	r3, r3, #1
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	d10c      	bne.n	800cf96 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cf82:	f043 0301 	orr.w	r3, r3, #1
 800cf86:	b2da      	uxtb	r2, r3
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800cf8e:	2103      	movs	r1, #3
 800cf90:	6878      	ldr	r0, [r7, #4]
 800cf92:	f000 f809 	bl	800cfa8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800cf96:	3708      	adds	r7, #8
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	bd80      	pop	{r7, pc}
 800cf9c:	08017a7c 	.word	0x08017a7c
 800cfa0:	08017c04 	.word	0x08017c04
 800cfa4:	08017acc 	.word	0x08017acc

0800cfa8 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b082      	sub	sp, #8
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	460b      	mov	r3, r1
 800cfb2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d106      	bne.n	800cfc8 <netif_issue_reports+0x20>
 800cfba:	4b18      	ldr	r3, [pc, #96]	@ (800d01c <netif_issue_reports+0x74>)
 800cfbc:	f240 326d 	movw	r2, #877	@ 0x36d
 800cfc0:	4917      	ldr	r1, [pc, #92]	@ (800d020 <netif_issue_reports+0x78>)
 800cfc2:	4818      	ldr	r0, [pc, #96]	@ (800d024 <netif_issue_reports+0x7c>)
 800cfc4:	f009 f882 	bl	80160cc <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cfce:	f003 0304 	and.w	r3, r3, #4
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d01e      	beq.n	800d014 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cfdc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d017      	beq.n	800d014 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cfe4:	78fb      	ldrb	r3, [r7, #3]
 800cfe6:	f003 0301 	and.w	r3, r3, #1
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d013      	beq.n	800d016 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	3304      	adds	r3, #4
 800cff2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d00e      	beq.n	800d016 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800cffe:	f003 0308 	and.w	r3, r3, #8
 800d002:	2b00      	cmp	r3, #0
 800d004:	d007      	beq.n	800d016 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	3304      	adds	r3, #4
 800d00a:	4619      	mov	r1, r3
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f007 fab9 	bl	8014584 <etharp_request>
 800d012:	e000      	b.n	800d016 <netif_issue_reports+0x6e>
    return;
 800d014:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800d016:	3708      	adds	r7, #8
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd80      	pop	{r7, pc}
 800d01c:	08017a7c 	.word	0x08017a7c
 800d020:	08017c20 	.word	0x08017c20
 800d024:	08017acc 	.word	0x08017acc

0800d028 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b082      	sub	sp, #8
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d107      	bne.n	800d046 <netif_set_down+0x1e>
 800d036:	4b12      	ldr	r3, [pc, #72]	@ (800d080 <netif_set_down+0x58>)
 800d038:	f240 329b 	movw	r2, #923	@ 0x39b
 800d03c:	4911      	ldr	r1, [pc, #68]	@ (800d084 <netif_set_down+0x5c>)
 800d03e:	4812      	ldr	r0, [pc, #72]	@ (800d088 <netif_set_down+0x60>)
 800d040:	f009 f844 	bl	80160cc <iprintf>
 800d044:	e019      	b.n	800d07a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d04c:	f003 0301 	and.w	r3, r3, #1
 800d050:	2b00      	cmp	r3, #0
 800d052:	d012      	beq.n	800d07a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d05a:	f023 0301 	bic.w	r3, r3, #1
 800d05e:	b2da      	uxtb	r2, r3
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d06c:	f003 0308 	and.w	r3, r3, #8
 800d070:	2b00      	cmp	r3, #0
 800d072:	d002      	beq.n	800d07a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800d074:	6878      	ldr	r0, [r7, #4]
 800d076:	f006 fe43 	bl	8013d00 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d07a:	3708      	adds	r7, #8
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}
 800d080:	08017a7c 	.word	0x08017a7c
 800d084:	08017c44 	.word	0x08017c44
 800d088:	08017acc 	.word	0x08017acc

0800d08c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b082      	sub	sp, #8
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d107      	bne.n	800d0aa <netif_set_link_up+0x1e>
 800d09a:	4b13      	ldr	r3, [pc, #76]	@ (800d0e8 <netif_set_link_up+0x5c>)
 800d09c:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800d0a0:	4912      	ldr	r1, [pc, #72]	@ (800d0ec <netif_set_link_up+0x60>)
 800d0a2:	4813      	ldr	r0, [pc, #76]	@ (800d0f0 <netif_set_link_up+0x64>)
 800d0a4:	f009 f812 	bl	80160cc <iprintf>
 800d0a8:	e01b      	b.n	800d0e2 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d0b0:	f003 0304 	and.w	r3, r3, #4
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d114      	bne.n	800d0e2 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d0be:	f043 0304 	orr.w	r3, r3, #4
 800d0c2:	b2da      	uxtb	r2, r3
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800d0ca:	2103      	movs	r1, #3
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	f7ff ff6b 	bl	800cfa8 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	69db      	ldr	r3, [r3, #28]
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d003      	beq.n	800d0e2 <netif_set_link_up+0x56>
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	69db      	ldr	r3, [r3, #28]
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d0e2:	3708      	adds	r7, #8
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}
 800d0e8:	08017a7c 	.word	0x08017a7c
 800d0ec:	08017c64 	.word	0x08017c64
 800d0f0:	08017acc 	.word	0x08017acc

0800d0f4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b082      	sub	sp, #8
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d107      	bne.n	800d112 <netif_set_link_down+0x1e>
 800d102:	4b11      	ldr	r3, [pc, #68]	@ (800d148 <netif_set_link_down+0x54>)
 800d104:	f240 4206 	movw	r2, #1030	@ 0x406
 800d108:	4910      	ldr	r1, [pc, #64]	@ (800d14c <netif_set_link_down+0x58>)
 800d10a:	4811      	ldr	r0, [pc, #68]	@ (800d150 <netif_set_link_down+0x5c>)
 800d10c:	f008 ffde 	bl	80160cc <iprintf>
 800d110:	e017      	b.n	800d142 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d118:	f003 0304 	and.w	r3, r3, #4
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d010      	beq.n	800d142 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800d126:	f023 0304 	bic.w	r3, r3, #4
 800d12a:	b2da      	uxtb	r2, r3
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	69db      	ldr	r3, [r3, #28]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d003      	beq.n	800d142 <netif_set_link_down+0x4e>
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	69db      	ldr	r3, [r3, #28]
 800d13e:	6878      	ldr	r0, [r7, #4]
 800d140:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800d142:	3708      	adds	r7, #8
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}
 800d148:	08017a7c 	.word	0x08017a7c
 800d14c:	08017c88 	.word	0x08017c88
 800d150:	08017acc 	.word	0x08017acc

0800d154 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d154:	b480      	push	{r7}
 800d156:	b083      	sub	sp, #12
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
 800d15c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d002      	beq.n	800d16a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	683a      	ldr	r2, [r7, #0]
 800d168:	61da      	str	r2, [r3, #28]
  }
}
 800d16a:	bf00      	nop
 800d16c:	370c      	adds	r7, #12
 800d16e:	46bd      	mov	sp, r7
 800d170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d174:	4770      	bx	lr

0800d176 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800d176:	b480      	push	{r7}
 800d178:	b085      	sub	sp, #20
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	60f8      	str	r0, [r7, #12]
 800d17e:	60b9      	str	r1, [r7, #8]
 800d180:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800d182:	f06f 030b 	mvn.w	r3, #11
}
 800d186:	4618      	mov	r0, r3
 800d188:	3714      	adds	r7, #20
 800d18a:	46bd      	mov	sp, r7
 800d18c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d190:	4770      	bx	lr
	...

0800d194 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800d194:	b480      	push	{r7}
 800d196:	b085      	sub	sp, #20
 800d198:	af00      	add	r7, sp, #0
 800d19a:	4603      	mov	r3, r0
 800d19c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800d19e:	79fb      	ldrb	r3, [r7, #7]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d013      	beq.n	800d1cc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800d1a4:	4b0d      	ldr	r3, [pc, #52]	@ (800d1dc <netif_get_by_index+0x48>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	60fb      	str	r3, [r7, #12]
 800d1aa:	e00c      	b.n	800d1c6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	b2db      	uxtb	r3, r3
 800d1b6:	79fa      	ldrb	r2, [r7, #7]
 800d1b8:	429a      	cmp	r2, r3
 800d1ba:	d101      	bne.n	800d1c0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	e006      	b.n	800d1ce <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	60fb      	str	r3, [r7, #12]
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d1ef      	bne.n	800d1ac <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800d1cc:	2300      	movs	r3, #0
}
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	3714      	adds	r7, #20
 800d1d2:	46bd      	mov	sp, r7
 800d1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d8:	4770      	bx	lr
 800d1da:	bf00      	nop
 800d1dc:	2400c9c0 	.word	0x2400c9c0

0800d1e0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b082      	sub	sp, #8
 800d1e4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800d1e6:	f008 fe53 	bl	8015e90 <sys_arch_protect>
 800d1ea:	6038      	str	r0, [r7, #0]
 800d1ec:	4b0d      	ldr	r3, [pc, #52]	@ (800d224 <pbuf_free_ooseq+0x44>)
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	701a      	strb	r2, [r3, #0]
 800d1f2:	6838      	ldr	r0, [r7, #0]
 800d1f4:	f008 fe5a 	bl	8015eac <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d1f8:	4b0b      	ldr	r3, [pc, #44]	@ (800d228 <pbuf_free_ooseq+0x48>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	607b      	str	r3, [r7, #4]
 800d1fe:	e00a      	b.n	800d216 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d204:	2b00      	cmp	r3, #0
 800d206:	d003      	beq.n	800d210 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800d208:	6878      	ldr	r0, [r7, #4]
 800d20a:	f002 f97b 	bl	800f504 <tcp_free_ooseq>
      return;
 800d20e:	e005      	b.n	800d21c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	68db      	ldr	r3, [r3, #12]
 800d214:	607b      	str	r3, [r7, #4]
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d1f1      	bne.n	800d200 <pbuf_free_ooseq+0x20>
    }
  }
}
 800d21c:	3708      	adds	r7, #8
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd80      	pop	{r7, pc}
 800d222:	bf00      	nop
 800d224:	2400c9c9 	.word	0x2400c9c9
 800d228:	2400c9d8 	.word	0x2400c9d8

0800d22c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b082      	sub	sp, #8
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800d234:	f7ff ffd4 	bl	800d1e0 <pbuf_free_ooseq>
}
 800d238:	bf00      	nop
 800d23a:	3708      	adds	r7, #8
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b082      	sub	sp, #8
 800d244:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800d246:	f008 fe23 	bl	8015e90 <sys_arch_protect>
 800d24a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800d24c:	4b0f      	ldr	r3, [pc, #60]	@ (800d28c <pbuf_pool_is_empty+0x4c>)
 800d24e:	781b      	ldrb	r3, [r3, #0]
 800d250:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800d252:	4b0e      	ldr	r3, [pc, #56]	@ (800d28c <pbuf_pool_is_empty+0x4c>)
 800d254:	2201      	movs	r2, #1
 800d256:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f008 fe27 	bl	8015eac <sys_arch_unprotect>

  if (!queued) {
 800d25e:	78fb      	ldrb	r3, [r7, #3]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d10f      	bne.n	800d284 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800d264:	2100      	movs	r1, #0
 800d266:	480a      	ldr	r0, [pc, #40]	@ (800d290 <pbuf_pool_is_empty+0x50>)
 800d268:	f7fe fdde 	bl	800be28 <tcpip_try_callback>
 800d26c:	4603      	mov	r3, r0
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d008      	beq.n	800d284 <pbuf_pool_is_empty+0x44>
 800d272:	f008 fe0d 	bl	8015e90 <sys_arch_protect>
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	4b04      	ldr	r3, [pc, #16]	@ (800d28c <pbuf_pool_is_empty+0x4c>)
 800d27a:	2200      	movs	r2, #0
 800d27c:	701a      	strb	r2, [r3, #0]
 800d27e:	6878      	ldr	r0, [r7, #4]
 800d280:	f008 fe14 	bl	8015eac <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800d284:	bf00      	nop
 800d286:	3708      	adds	r7, #8
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	2400c9c9 	.word	0x2400c9c9
 800d290:	0800d22d 	.word	0x0800d22d

0800d294 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800d294:	b480      	push	{r7}
 800d296:	b085      	sub	sp, #20
 800d298:	af00      	add	r7, sp, #0
 800d29a:	60f8      	str	r0, [r7, #12]
 800d29c:	60b9      	str	r1, [r7, #8]
 800d29e:	4611      	mov	r1, r2
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	460b      	mov	r3, r1
 800d2a4:	80fb      	strh	r3, [r7, #6]
 800d2a6:	4613      	mov	r3, r2
 800d2a8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	68ba      	ldr	r2, [r7, #8]
 800d2b4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	88fa      	ldrh	r2, [r7, #6]
 800d2ba:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	88ba      	ldrh	r2, [r7, #4]
 800d2c0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800d2c2:	8b3b      	ldrh	r3, [r7, #24]
 800d2c4:	b2da      	uxtb	r2, r3
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	7f3a      	ldrb	r2, [r7, #28]
 800d2ce:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	2201      	movs	r2, #1
 800d2d4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	2200      	movs	r2, #0
 800d2da:	73da      	strb	r2, [r3, #15]
}
 800d2dc:	bf00      	nop
 800d2de:	3714      	adds	r7, #20
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e6:	4770      	bx	lr

0800d2e8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b08c      	sub	sp, #48	@ 0x30
 800d2ec:	af02      	add	r7, sp, #8
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	71fb      	strb	r3, [r7, #7]
 800d2f2:	460b      	mov	r3, r1
 800d2f4:	80bb      	strh	r3, [r7, #4]
 800d2f6:	4613      	mov	r3, r2
 800d2f8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800d2fa:	79fb      	ldrb	r3, [r7, #7]
 800d2fc:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800d2fe:	887b      	ldrh	r3, [r7, #2]
 800d300:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800d304:	f000 8082 	beq.w	800d40c <pbuf_alloc+0x124>
 800d308:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800d30c:	f300 80ca 	bgt.w	800d4a4 <pbuf_alloc+0x1bc>
 800d310:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800d314:	d010      	beq.n	800d338 <pbuf_alloc+0x50>
 800d316:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800d31a:	f300 80c3 	bgt.w	800d4a4 <pbuf_alloc+0x1bc>
 800d31e:	2b01      	cmp	r3, #1
 800d320:	d002      	beq.n	800d328 <pbuf_alloc+0x40>
 800d322:	2b41      	cmp	r3, #65	@ 0x41
 800d324:	f040 80be 	bne.w	800d4a4 <pbuf_alloc+0x1bc>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800d328:	887a      	ldrh	r2, [r7, #2]
 800d32a:	88bb      	ldrh	r3, [r7, #4]
 800d32c:	4619      	mov	r1, r3
 800d32e:	2000      	movs	r0, #0
 800d330:	f000 f8d4 	bl	800d4dc <pbuf_alloc_reference>
 800d334:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800d336:	e0bf      	b.n	800d4b8 <pbuf_alloc+0x1d0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800d338:	2300      	movs	r3, #0
 800d33a:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800d33c:	2300      	movs	r3, #0
 800d33e:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800d340:	88bb      	ldrh	r3, [r7, #4]
 800d342:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d344:	200c      	movs	r0, #12
 800d346:	f7ff fb99 	bl	800ca7c <memp_malloc>
 800d34a:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d109      	bne.n	800d366 <pbuf_alloc+0x7e>
          PBUF_POOL_IS_EMPTY();
 800d352:	f7ff ff75 	bl	800d240 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800d356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d002      	beq.n	800d362 <pbuf_alloc+0x7a>
            pbuf_free(p);
 800d35c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d35e:	f000 faab 	bl	800d8b8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800d362:	2300      	movs	r3, #0
 800d364:	e0a9      	b.n	800d4ba <pbuf_alloc+0x1d2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800d366:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d368:	3303      	adds	r3, #3
 800d36a:	b29b      	uxth	r3, r3
 800d36c:	f023 0303 	bic.w	r3, r3, #3
 800d370:	b29a      	uxth	r2, r3
 800d372:	f240 53ec 	movw	r3, #1516	@ 0x5ec
 800d376:	1a9b      	subs	r3, r3, r2
 800d378:	b29b      	uxth	r3, r3
 800d37a:	8b7a      	ldrh	r2, [r7, #26]
 800d37c:	4293      	cmp	r3, r2
 800d37e:	bf28      	it	cs
 800d380:	4613      	movcs	r3, r2
 800d382:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800d384:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d386:	3310      	adds	r3, #16
 800d388:	693a      	ldr	r2, [r7, #16]
 800d38a:	4413      	add	r3, r2
 800d38c:	3303      	adds	r3, #3
 800d38e:	f023 0303 	bic.w	r3, r3, #3
 800d392:	4618      	mov	r0, r3
 800d394:	89f9      	ldrh	r1, [r7, #14]
 800d396:	8b7a      	ldrh	r2, [r7, #26]
 800d398:	2300      	movs	r3, #0
 800d39a:	9301      	str	r3, [sp, #4]
 800d39c:	887b      	ldrh	r3, [r7, #2]
 800d39e:	9300      	str	r3, [sp, #0]
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	4601      	mov	r1, r0
 800d3a4:	6938      	ldr	r0, [r7, #16]
 800d3a6:	f7ff ff75 	bl	800d294 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	685b      	ldr	r3, [r3, #4]
 800d3ae:	f003 0303 	and.w	r3, r3, #3
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d006      	beq.n	800d3c4 <pbuf_alloc+0xdc>
 800d3b6:	4b43      	ldr	r3, [pc, #268]	@ (800d4c4 <pbuf_alloc+0x1dc>)
 800d3b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d3bc:	4942      	ldr	r1, [pc, #264]	@ (800d4c8 <pbuf_alloc+0x1e0>)
 800d3be:	4843      	ldr	r0, [pc, #268]	@ (800d4cc <pbuf_alloc+0x1e4>)
 800d3c0:	f008 fe84 	bl	80160cc <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d3c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d3c6:	3303      	adds	r3, #3
 800d3c8:	f023 0303 	bic.w	r3, r3, #3
 800d3cc:	f240 52ec 	movw	r2, #1516	@ 0x5ec
 800d3d0:	4293      	cmp	r3, r2
 800d3d2:	d106      	bne.n	800d3e2 <pbuf_alloc+0xfa>
 800d3d4:	4b3b      	ldr	r3, [pc, #236]	@ (800d4c4 <pbuf_alloc+0x1dc>)
 800d3d6:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800d3da:	493d      	ldr	r1, [pc, #244]	@ (800d4d0 <pbuf_alloc+0x1e8>)
 800d3dc:	483b      	ldr	r0, [pc, #236]	@ (800d4cc <pbuf_alloc+0x1e4>)
 800d3de:	f008 fe75 	bl	80160cc <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800d3e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d102      	bne.n	800d3ee <pbuf_alloc+0x106>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800d3e8:	693b      	ldr	r3, [r7, #16]
 800d3ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3ec:	e002      	b.n	800d3f4 <pbuf_alloc+0x10c>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800d3ee:	69fb      	ldr	r3, [r7, #28]
 800d3f0:	693a      	ldr	r2, [r7, #16]
 800d3f2:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800d3f8:	8b7a      	ldrh	r2, [r7, #26]
 800d3fa:	89fb      	ldrh	r3, [r7, #14]
 800d3fc:	1ad3      	subs	r3, r2, r3
 800d3fe:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800d400:	2300      	movs	r3, #0
 800d402:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800d404:	8b7b      	ldrh	r3, [r7, #26]
 800d406:	2b00      	cmp	r3, #0
 800d408:	d19c      	bne.n	800d344 <pbuf_alloc+0x5c>
      break;
 800d40a:	e055      	b.n	800d4b8 <pbuf_alloc+0x1d0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800d40c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d40e:	3303      	adds	r3, #3
 800d410:	b29b      	uxth	r3, r3
 800d412:	f023 0303 	bic.w	r3, r3, #3
 800d416:	b29a      	uxth	r2, r3
 800d418:	88bb      	ldrh	r3, [r7, #4]
 800d41a:	3303      	adds	r3, #3
 800d41c:	b29b      	uxth	r3, r3
 800d41e:	f023 0303 	bic.w	r3, r3, #3
 800d422:	b29b      	uxth	r3, r3
 800d424:	4413      	add	r3, r2
 800d426:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800d428:	8b3b      	ldrh	r3, [r7, #24]
 800d42a:	3310      	adds	r3, #16
 800d42c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d42e:	8b3a      	ldrh	r2, [r7, #24]
 800d430:	88bb      	ldrh	r3, [r7, #4]
 800d432:	3303      	adds	r3, #3
 800d434:	f023 0303 	bic.w	r3, r3, #3
 800d438:	429a      	cmp	r2, r3
 800d43a:	d306      	bcc.n	800d44a <pbuf_alloc+0x162>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800d43c:	8afa      	ldrh	r2, [r7, #22]
 800d43e:	88bb      	ldrh	r3, [r7, #4]
 800d440:	3303      	adds	r3, #3
 800d442:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800d446:	429a      	cmp	r2, r3
 800d448:	d201      	bcs.n	800d44e <pbuf_alloc+0x166>
        return NULL;
 800d44a:	2300      	movs	r3, #0
 800d44c:	e035      	b.n	800d4ba <pbuf_alloc+0x1d2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800d44e:	8afb      	ldrh	r3, [r7, #22]
 800d450:	4618      	mov	r0, r3
 800d452:	f7ff f96b 	bl	800c72c <mem_malloc>
 800d456:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800d458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d101      	bne.n	800d462 <pbuf_alloc+0x17a>
        return NULL;
 800d45e:	2300      	movs	r3, #0
 800d460:	e02b      	b.n	800d4ba <pbuf_alloc+0x1d2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800d462:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d464:	3310      	adds	r3, #16
 800d466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d468:	4413      	add	r3, r2
 800d46a:	3303      	adds	r3, #3
 800d46c:	f023 0303 	bic.w	r3, r3, #3
 800d470:	4618      	mov	r0, r3
 800d472:	88b9      	ldrh	r1, [r7, #4]
 800d474:	88ba      	ldrh	r2, [r7, #4]
 800d476:	2300      	movs	r3, #0
 800d478:	9301      	str	r3, [sp, #4]
 800d47a:	887b      	ldrh	r3, [r7, #2]
 800d47c:	9300      	str	r3, [sp, #0]
 800d47e:	460b      	mov	r3, r1
 800d480:	4601      	mov	r1, r0
 800d482:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d484:	f7ff ff06 	bl	800d294 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d48a:	685b      	ldr	r3, [r3, #4]
 800d48c:	f003 0303 	and.w	r3, r3, #3
 800d490:	2b00      	cmp	r3, #0
 800d492:	d010      	beq.n	800d4b6 <pbuf_alloc+0x1ce>
 800d494:	4b0b      	ldr	r3, [pc, #44]	@ (800d4c4 <pbuf_alloc+0x1dc>)
 800d496:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800d49a:	490e      	ldr	r1, [pc, #56]	@ (800d4d4 <pbuf_alloc+0x1ec>)
 800d49c:	480b      	ldr	r0, [pc, #44]	@ (800d4cc <pbuf_alloc+0x1e4>)
 800d49e:	f008 fe15 	bl	80160cc <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800d4a2:	e008      	b.n	800d4b6 <pbuf_alloc+0x1ce>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d4a4:	4b07      	ldr	r3, [pc, #28]	@ (800d4c4 <pbuf_alloc+0x1dc>)
 800d4a6:	f240 1227 	movw	r2, #295	@ 0x127
 800d4aa:	490b      	ldr	r1, [pc, #44]	@ (800d4d8 <pbuf_alloc+0x1f0>)
 800d4ac:	4807      	ldr	r0, [pc, #28]	@ (800d4cc <pbuf_alloc+0x1e4>)
 800d4ae:	f008 fe0d 	bl	80160cc <iprintf>
      return NULL;
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	e001      	b.n	800d4ba <pbuf_alloc+0x1d2>
      break;
 800d4b6:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	3728      	adds	r7, #40	@ 0x28
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop
 800d4c4:	08017cac 	.word	0x08017cac
 800d4c8:	08017cdc 	.word	0x08017cdc
 800d4cc:	08017d0c 	.word	0x08017d0c
 800d4d0:	08017d34 	.word	0x08017d34
 800d4d4:	08017d68 	.word	0x08017d68
 800d4d8:	08017d94 	.word	0x08017d94

0800d4dc <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b086      	sub	sp, #24
 800d4e0:	af02      	add	r7, sp, #8
 800d4e2:	6078      	str	r0, [r7, #4]
 800d4e4:	460b      	mov	r3, r1
 800d4e6:	807b      	strh	r3, [r7, #2]
 800d4e8:	4613      	mov	r3, r2
 800d4ea:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800d4ec:	883b      	ldrh	r3, [r7, #0]
 800d4ee:	2b41      	cmp	r3, #65	@ 0x41
 800d4f0:	d009      	beq.n	800d506 <pbuf_alloc_reference+0x2a>
 800d4f2:	883b      	ldrh	r3, [r7, #0]
 800d4f4:	2b01      	cmp	r3, #1
 800d4f6:	d006      	beq.n	800d506 <pbuf_alloc_reference+0x2a>
 800d4f8:	4b0f      	ldr	r3, [pc, #60]	@ (800d538 <pbuf_alloc_reference+0x5c>)
 800d4fa:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800d4fe:	490f      	ldr	r1, [pc, #60]	@ (800d53c <pbuf_alloc_reference+0x60>)
 800d500:	480f      	ldr	r0, [pc, #60]	@ (800d540 <pbuf_alloc_reference+0x64>)
 800d502:	f008 fde3 	bl	80160cc <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d506:	200b      	movs	r0, #11
 800d508:	f7ff fab8 	bl	800ca7c <memp_malloc>
 800d50c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d101      	bne.n	800d518 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800d514:	2300      	movs	r3, #0
 800d516:	e00b      	b.n	800d530 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800d518:	8879      	ldrh	r1, [r7, #2]
 800d51a:	887a      	ldrh	r2, [r7, #2]
 800d51c:	2300      	movs	r3, #0
 800d51e:	9301      	str	r3, [sp, #4]
 800d520:	883b      	ldrh	r3, [r7, #0]
 800d522:	9300      	str	r3, [sp, #0]
 800d524:	460b      	mov	r3, r1
 800d526:	6879      	ldr	r1, [r7, #4]
 800d528:	68f8      	ldr	r0, [r7, #12]
 800d52a:	f7ff feb3 	bl	800d294 <pbuf_init_alloced_pbuf>
  return p;
 800d52e:	68fb      	ldr	r3, [r7, #12]
}
 800d530:	4618      	mov	r0, r3
 800d532:	3710      	adds	r7, #16
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}
 800d538:	08017cac 	.word	0x08017cac
 800d53c:	08017db0 	.word	0x08017db0
 800d540:	08017d0c 	.word	0x08017d0c

0800d544 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b088      	sub	sp, #32
 800d548:	af02      	add	r7, sp, #8
 800d54a:	607b      	str	r3, [r7, #4]
 800d54c:	4603      	mov	r3, r0
 800d54e:	73fb      	strb	r3, [r7, #15]
 800d550:	460b      	mov	r3, r1
 800d552:	81bb      	strh	r3, [r7, #12]
 800d554:	4613      	mov	r3, r2
 800d556:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800d558:	7bfb      	ldrb	r3, [r7, #15]
 800d55a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d55c:	8a7b      	ldrh	r3, [r7, #18]
 800d55e:	3303      	adds	r3, #3
 800d560:	f023 0203 	bic.w	r2, r3, #3
 800d564:	89bb      	ldrh	r3, [r7, #12]
 800d566:	441a      	add	r2, r3
 800d568:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d56a:	429a      	cmp	r2, r3
 800d56c:	d901      	bls.n	800d572 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d56e:	2300      	movs	r3, #0
 800d570:	e018      	b.n	800d5a4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800d572:	6a3b      	ldr	r3, [r7, #32]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d007      	beq.n	800d588 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d578:	8a7b      	ldrh	r3, [r7, #18]
 800d57a:	3303      	adds	r3, #3
 800d57c:	f023 0303 	bic.w	r3, r3, #3
 800d580:	6a3a      	ldr	r2, [r7, #32]
 800d582:	4413      	add	r3, r2
 800d584:	617b      	str	r3, [r7, #20]
 800d586:	e001      	b.n	800d58c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800d588:	2300      	movs	r3, #0
 800d58a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800d58c:	6878      	ldr	r0, [r7, #4]
 800d58e:	89b9      	ldrh	r1, [r7, #12]
 800d590:	89ba      	ldrh	r2, [r7, #12]
 800d592:	2302      	movs	r3, #2
 800d594:	9301      	str	r3, [sp, #4]
 800d596:	897b      	ldrh	r3, [r7, #10]
 800d598:	9300      	str	r3, [sp, #0]
 800d59a:	460b      	mov	r3, r1
 800d59c:	6979      	ldr	r1, [r7, #20]
 800d59e:	f7ff fe79 	bl	800d294 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800d5a2:	687b      	ldr	r3, [r7, #4]
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3718      	adds	r7, #24
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	bd80      	pop	{r7, pc}

0800d5ac <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b084      	sub	sp, #16
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
 800d5b4:	460b      	mov	r3, r1
 800d5b6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d106      	bne.n	800d5cc <pbuf_realloc+0x20>
 800d5be:	4b3a      	ldr	r3, [pc, #232]	@ (800d6a8 <pbuf_realloc+0xfc>)
 800d5c0:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800d5c4:	4939      	ldr	r1, [pc, #228]	@ (800d6ac <pbuf_realloc+0x100>)
 800d5c6:	483a      	ldr	r0, [pc, #232]	@ (800d6b0 <pbuf_realloc+0x104>)
 800d5c8:	f008 fd80 	bl	80160cc <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	891b      	ldrh	r3, [r3, #8]
 800d5d0:	887a      	ldrh	r2, [r7, #2]
 800d5d2:	429a      	cmp	r2, r3
 800d5d4:	d263      	bcs.n	800d69e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	891a      	ldrh	r2, [r3, #8]
 800d5da:	887b      	ldrh	r3, [r7, #2]
 800d5dc:	1ad3      	subs	r3, r2, r3
 800d5de:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d5e0:	887b      	ldrh	r3, [r7, #2]
 800d5e2:	817b      	strh	r3, [r7, #10]
  q = p;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d5e8:	e018      	b.n	800d61c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	895b      	ldrh	r3, [r3, #10]
 800d5ee:	897a      	ldrh	r2, [r7, #10]
 800d5f0:	1ad3      	subs	r3, r2, r3
 800d5f2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	891a      	ldrh	r2, [r3, #8]
 800d5f8:	893b      	ldrh	r3, [r7, #8]
 800d5fa:	1ad3      	subs	r3, r2, r3
 800d5fc:	b29a      	uxth	r2, r3
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d106      	bne.n	800d61c <pbuf_realloc+0x70>
 800d60e:	4b26      	ldr	r3, [pc, #152]	@ (800d6a8 <pbuf_realloc+0xfc>)
 800d610:	f240 12af 	movw	r2, #431	@ 0x1af
 800d614:	4927      	ldr	r1, [pc, #156]	@ (800d6b4 <pbuf_realloc+0x108>)
 800d616:	4826      	ldr	r0, [pc, #152]	@ (800d6b0 <pbuf_realloc+0x104>)
 800d618:	f008 fd58 	bl	80160cc <iprintf>
  while (rem_len > q->len) {
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	895b      	ldrh	r3, [r3, #10]
 800d620:	897a      	ldrh	r2, [r7, #10]
 800d622:	429a      	cmp	r2, r3
 800d624:	d8e1      	bhi.n	800d5ea <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	7b1b      	ldrb	r3, [r3, #12]
 800d62a:	f003 030f 	and.w	r3, r3, #15
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d121      	bne.n	800d676 <pbuf_realloc+0xca>
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	895b      	ldrh	r3, [r3, #10]
 800d636:	897a      	ldrh	r2, [r7, #10]
 800d638:	429a      	cmp	r2, r3
 800d63a:	d01c      	beq.n	800d676 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	7b5b      	ldrb	r3, [r3, #13]
 800d640:	f003 0302 	and.w	r3, r3, #2
 800d644:	2b00      	cmp	r3, #0
 800d646:	d116      	bne.n	800d676 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	685a      	ldr	r2, [r3, #4]
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	1ad3      	subs	r3, r2, r3
 800d650:	b29a      	uxth	r2, r3
 800d652:	897b      	ldrh	r3, [r7, #10]
 800d654:	4413      	add	r3, r2
 800d656:	b29b      	uxth	r3, r3
 800d658:	4619      	mov	r1, r3
 800d65a:	68f8      	ldr	r0, [r7, #12]
 800d65c:	f7fe ff56 	bl	800c50c <mem_trim>
 800d660:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	2b00      	cmp	r3, #0
 800d666:	d106      	bne.n	800d676 <pbuf_realloc+0xca>
 800d668:	4b0f      	ldr	r3, [pc, #60]	@ (800d6a8 <pbuf_realloc+0xfc>)
 800d66a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800d66e:	4912      	ldr	r1, [pc, #72]	@ (800d6b8 <pbuf_realloc+0x10c>)
 800d670:	480f      	ldr	r0, [pc, #60]	@ (800d6b0 <pbuf_realloc+0x104>)
 800d672:	f008 fd2b 	bl	80160cc <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	897a      	ldrh	r2, [r7, #10]
 800d67a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	895a      	ldrh	r2, [r3, #10]
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d004      	beq.n	800d696 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	4618      	mov	r0, r3
 800d692:	f000 f911 	bl	800d8b8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	601a      	str	r2, [r3, #0]
 800d69c:	e000      	b.n	800d6a0 <pbuf_realloc+0xf4>
    return;
 800d69e:	bf00      	nop

}
 800d6a0:	3710      	adds	r7, #16
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	08017cac 	.word	0x08017cac
 800d6ac:	08017dc4 	.word	0x08017dc4
 800d6b0:	08017d0c 	.word	0x08017d0c
 800d6b4:	08017ddc 	.word	0x08017ddc
 800d6b8:	08017df4 	.word	0x08017df4

0800d6bc <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b086      	sub	sp, #24
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	60f8      	str	r0, [r7, #12]
 800d6c4:	60b9      	str	r1, [r7, #8]
 800d6c6:	4613      	mov	r3, r2
 800d6c8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d106      	bne.n	800d6de <pbuf_add_header_impl+0x22>
 800d6d0:	4b2b      	ldr	r3, [pc, #172]	@ (800d780 <pbuf_add_header_impl+0xc4>)
 800d6d2:	f240 12df 	movw	r2, #479	@ 0x1df
 800d6d6:	492b      	ldr	r1, [pc, #172]	@ (800d784 <pbuf_add_header_impl+0xc8>)
 800d6d8:	482b      	ldr	r0, [pc, #172]	@ (800d788 <pbuf_add_header_impl+0xcc>)
 800d6da:	f008 fcf7 	bl	80160cc <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d003      	beq.n	800d6ec <pbuf_add_header_impl+0x30>
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d6ea:	d301      	bcc.n	800d6f0 <pbuf_add_header_impl+0x34>
    return 1;
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	e043      	b.n	800d778 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d101      	bne.n	800d6fa <pbuf_add_header_impl+0x3e>
    return 0;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	e03e      	b.n	800d778 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	891a      	ldrh	r2, [r3, #8]
 800d702:	8a7b      	ldrh	r3, [r7, #18]
 800d704:	4413      	add	r3, r2
 800d706:	b29b      	uxth	r3, r3
 800d708:	8a7a      	ldrh	r2, [r7, #18]
 800d70a:	429a      	cmp	r2, r3
 800d70c:	d901      	bls.n	800d712 <pbuf_add_header_impl+0x56>
    return 1;
 800d70e:	2301      	movs	r3, #1
 800d710:	e032      	b.n	800d778 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	7b1b      	ldrb	r3, [r3, #12]
 800d716:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800d718:	8a3b      	ldrh	r3, [r7, #16]
 800d71a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d00c      	beq.n	800d73c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	685a      	ldr	r2, [r3, #4]
 800d726:	68bb      	ldr	r3, [r7, #8]
 800d728:	425b      	negs	r3, r3
 800d72a:	4413      	add	r3, r2
 800d72c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	3310      	adds	r3, #16
 800d732:	697a      	ldr	r2, [r7, #20]
 800d734:	429a      	cmp	r2, r3
 800d736:	d20d      	bcs.n	800d754 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800d738:	2301      	movs	r3, #1
 800d73a:	e01d      	b.n	800d778 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800d73c:	79fb      	ldrb	r3, [r7, #7]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d006      	beq.n	800d750 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	685a      	ldr	r2, [r3, #4]
 800d746:	68bb      	ldr	r3, [r7, #8]
 800d748:	425b      	negs	r3, r3
 800d74a:	4413      	add	r3, r2
 800d74c:	617b      	str	r3, [r7, #20]
 800d74e:	e001      	b.n	800d754 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d750:	2301      	movs	r3, #1
 800d752:	e011      	b.n	800d778 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	697a      	ldr	r2, [r7, #20]
 800d758:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	895a      	ldrh	r2, [r3, #10]
 800d75e:	8a7b      	ldrh	r3, [r7, #18]
 800d760:	4413      	add	r3, r2
 800d762:	b29a      	uxth	r2, r3
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	891a      	ldrh	r2, [r3, #8]
 800d76c:	8a7b      	ldrh	r3, [r7, #18]
 800d76e:	4413      	add	r3, r2
 800d770:	b29a      	uxth	r2, r3
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	811a      	strh	r2, [r3, #8]


  return 0;
 800d776:	2300      	movs	r3, #0
}
 800d778:	4618      	mov	r0, r3
 800d77a:	3718      	adds	r7, #24
 800d77c:	46bd      	mov	sp, r7
 800d77e:	bd80      	pop	{r7, pc}
 800d780:	08017cac 	.word	0x08017cac
 800d784:	08017e10 	.word	0x08017e10
 800d788:	08017d0c 	.word	0x08017d0c

0800d78c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b082      	sub	sp, #8
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
 800d794:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800d796:	2200      	movs	r2, #0
 800d798:	6839      	ldr	r1, [r7, #0]
 800d79a:	6878      	ldr	r0, [r7, #4]
 800d79c:	f7ff ff8e 	bl	800d6bc <pbuf_add_header_impl>
 800d7a0:	4603      	mov	r3, r0
}
 800d7a2:	4618      	mov	r0, r3
 800d7a4:	3708      	adds	r7, #8
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
	...

0800d7ac <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b084      	sub	sp, #16
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
 800d7b4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d106      	bne.n	800d7ca <pbuf_remove_header+0x1e>
 800d7bc:	4b20      	ldr	r3, [pc, #128]	@ (800d840 <pbuf_remove_header+0x94>)
 800d7be:	f240 224b 	movw	r2, #587	@ 0x24b
 800d7c2:	4920      	ldr	r1, [pc, #128]	@ (800d844 <pbuf_remove_header+0x98>)
 800d7c4:	4820      	ldr	r0, [pc, #128]	@ (800d848 <pbuf_remove_header+0x9c>)
 800d7c6:	f008 fc81 	bl	80160cc <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d003      	beq.n	800d7d8 <pbuf_remove_header+0x2c>
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7d6:	d301      	bcc.n	800d7dc <pbuf_remove_header+0x30>
    return 1;
 800d7d8:	2301      	movs	r3, #1
 800d7da:	e02c      	b.n	800d836 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800d7dc:	683b      	ldr	r3, [r7, #0]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d101      	bne.n	800d7e6 <pbuf_remove_header+0x3a>
    return 0;
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	e027      	b.n	800d836 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	895b      	ldrh	r3, [r3, #10]
 800d7ee:	89fa      	ldrh	r2, [r7, #14]
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d908      	bls.n	800d806 <pbuf_remove_header+0x5a>
 800d7f4:	4b12      	ldr	r3, [pc, #72]	@ (800d840 <pbuf_remove_header+0x94>)
 800d7f6:	f240 2255 	movw	r2, #597	@ 0x255
 800d7fa:	4914      	ldr	r1, [pc, #80]	@ (800d84c <pbuf_remove_header+0xa0>)
 800d7fc:	4812      	ldr	r0, [pc, #72]	@ (800d848 <pbuf_remove_header+0x9c>)
 800d7fe:	f008 fc65 	bl	80160cc <iprintf>
 800d802:	2301      	movs	r3, #1
 800d804:	e017      	b.n	800d836 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	685b      	ldr	r3, [r3, #4]
 800d80a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	685a      	ldr	r2, [r3, #4]
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	441a      	add	r2, r3
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	895a      	ldrh	r2, [r3, #10]
 800d81c:	89fb      	ldrh	r3, [r7, #14]
 800d81e:	1ad3      	subs	r3, r2, r3
 800d820:	b29a      	uxth	r2, r3
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	891a      	ldrh	r2, [r3, #8]
 800d82a:	89fb      	ldrh	r3, [r7, #14]
 800d82c:	1ad3      	subs	r3, r2, r3
 800d82e:	b29a      	uxth	r2, r3
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800d834:	2300      	movs	r3, #0
}
 800d836:	4618      	mov	r0, r3
 800d838:	3710      	adds	r7, #16
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	08017cac 	.word	0x08017cac
 800d844:	08017e10 	.word	0x08017e10
 800d848:	08017d0c 	.word	0x08017d0c
 800d84c:	08017e1c 	.word	0x08017e1c

0800d850 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d850:	b580      	push	{r7, lr}
 800d852:	b082      	sub	sp, #8
 800d854:	af00      	add	r7, sp, #0
 800d856:	6078      	str	r0, [r7, #4]
 800d858:	460b      	mov	r3, r1
 800d85a:	807b      	strh	r3, [r7, #2]
 800d85c:	4613      	mov	r3, r2
 800d85e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800d860:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d864:	2b00      	cmp	r3, #0
 800d866:	da08      	bge.n	800d87a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800d868:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d86c:	425b      	negs	r3, r3
 800d86e:	4619      	mov	r1, r3
 800d870:	6878      	ldr	r0, [r7, #4]
 800d872:	f7ff ff9b 	bl	800d7ac <pbuf_remove_header>
 800d876:	4603      	mov	r3, r0
 800d878:	e007      	b.n	800d88a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800d87a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d87e:	787a      	ldrb	r2, [r7, #1]
 800d880:	4619      	mov	r1, r3
 800d882:	6878      	ldr	r0, [r7, #4]
 800d884:	f7ff ff1a 	bl	800d6bc <pbuf_add_header_impl>
 800d888:	4603      	mov	r3, r0
  }
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	3708      	adds	r7, #8
 800d88e:	46bd      	mov	sp, r7
 800d890:	bd80      	pop	{r7, pc}

0800d892 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d892:	b580      	push	{r7, lr}
 800d894:	b082      	sub	sp, #8
 800d896:	af00      	add	r7, sp, #0
 800d898:	6078      	str	r0, [r7, #4]
 800d89a:	460b      	mov	r3, r1
 800d89c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800d89e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f7ff ffd2 	bl	800d850 <pbuf_header_impl>
 800d8ac:	4603      	mov	r3, r0
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3708      	adds	r7, #8
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
	...

0800d8b8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b088      	sub	sp, #32
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d10b      	bne.n	800d8de <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d106      	bne.n	800d8da <pbuf_free+0x22>
 800d8cc:	4b3b      	ldr	r3, [pc, #236]	@ (800d9bc <pbuf_free+0x104>)
 800d8ce:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800d8d2:	493b      	ldr	r1, [pc, #236]	@ (800d9c0 <pbuf_free+0x108>)
 800d8d4:	483b      	ldr	r0, [pc, #236]	@ (800d9c4 <pbuf_free+0x10c>)
 800d8d6:	f008 fbf9 	bl	80160cc <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d8da:	2300      	movs	r3, #0
 800d8dc:	e069      	b.n	800d9b2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800d8de:	2300      	movs	r3, #0
 800d8e0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d8e2:	e062      	b.n	800d9aa <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800d8e4:	f008 fad4 	bl	8015e90 <sys_arch_protect>
 800d8e8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	7b9b      	ldrb	r3, [r3, #14]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d106      	bne.n	800d900 <pbuf_free+0x48>
 800d8f2:	4b32      	ldr	r3, [pc, #200]	@ (800d9bc <pbuf_free+0x104>)
 800d8f4:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800d8f8:	4933      	ldr	r1, [pc, #204]	@ (800d9c8 <pbuf_free+0x110>)
 800d8fa:	4832      	ldr	r0, [pc, #200]	@ (800d9c4 <pbuf_free+0x10c>)
 800d8fc:	f008 fbe6 	bl	80160cc <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	7b9b      	ldrb	r3, [r3, #14]
 800d904:	3b01      	subs	r3, #1
 800d906:	b2da      	uxtb	r2, r3
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	739a      	strb	r2, [r3, #14]
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	7b9b      	ldrb	r3, [r3, #14]
 800d910:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800d912:	69b8      	ldr	r0, [r7, #24]
 800d914:	f008 faca 	bl	8015eac <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d918:	7dfb      	ldrb	r3, [r7, #23]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d143      	bne.n	800d9a6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	7b1b      	ldrb	r3, [r3, #12]
 800d928:	f003 030f 	and.w	r3, r3, #15
 800d92c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	7b5b      	ldrb	r3, [r3, #13]
 800d932:	f003 0302 	and.w	r3, r3, #2
 800d936:	2b00      	cmp	r3, #0
 800d938:	d011      	beq.n	800d95e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	691b      	ldr	r3, [r3, #16]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d106      	bne.n	800d954 <pbuf_free+0x9c>
 800d946:	4b1d      	ldr	r3, [pc, #116]	@ (800d9bc <pbuf_free+0x104>)
 800d948:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800d94c:	491f      	ldr	r1, [pc, #124]	@ (800d9cc <pbuf_free+0x114>)
 800d94e:	481d      	ldr	r0, [pc, #116]	@ (800d9c4 <pbuf_free+0x10c>)
 800d950:	f008 fbbc 	bl	80160cc <iprintf>
        pc->custom_free_function(p);
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	691b      	ldr	r3, [r3, #16]
 800d958:	6878      	ldr	r0, [r7, #4]
 800d95a:	4798      	blx	r3
 800d95c:	e01d      	b.n	800d99a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800d95e:	7bfb      	ldrb	r3, [r7, #15]
 800d960:	2b02      	cmp	r3, #2
 800d962:	d104      	bne.n	800d96e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800d964:	6879      	ldr	r1, [r7, #4]
 800d966:	200c      	movs	r0, #12
 800d968:	f7ff f8fe 	bl	800cb68 <memp_free>
 800d96c:	e015      	b.n	800d99a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800d96e:	7bfb      	ldrb	r3, [r7, #15]
 800d970:	2b01      	cmp	r3, #1
 800d972:	d104      	bne.n	800d97e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800d974:	6879      	ldr	r1, [r7, #4]
 800d976:	200b      	movs	r0, #11
 800d978:	f7ff f8f6 	bl	800cb68 <memp_free>
 800d97c:	e00d      	b.n	800d99a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800d97e:	7bfb      	ldrb	r3, [r7, #15]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d103      	bne.n	800d98c <pbuf_free+0xd4>
          mem_free(p);
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f7fe fd31 	bl	800c3ec <mem_free>
 800d98a:	e006      	b.n	800d99a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800d98c:	4b0b      	ldr	r3, [pc, #44]	@ (800d9bc <pbuf_free+0x104>)
 800d98e:	f240 320f 	movw	r2, #783	@ 0x30f
 800d992:	490f      	ldr	r1, [pc, #60]	@ (800d9d0 <pbuf_free+0x118>)
 800d994:	480b      	ldr	r0, [pc, #44]	@ (800d9c4 <pbuf_free+0x10c>)
 800d996:	f008 fb99 	bl	80160cc <iprintf>
        }
      }
      count++;
 800d99a:	7ffb      	ldrb	r3, [r7, #31]
 800d99c:	3301      	adds	r3, #1
 800d99e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800d9a0:	693b      	ldr	r3, [r7, #16]
 800d9a2:	607b      	str	r3, [r7, #4]
 800d9a4:	e001      	b.n	800d9aa <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d199      	bne.n	800d8e4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800d9b0:	7ffb      	ldrb	r3, [r7, #31]
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3720      	adds	r7, #32
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}
 800d9ba:	bf00      	nop
 800d9bc:	08017cac 	.word	0x08017cac
 800d9c0:	08017e10 	.word	0x08017e10
 800d9c4:	08017d0c 	.word	0x08017d0c
 800d9c8:	08017e3c 	.word	0x08017e3c
 800d9cc:	08017e54 	.word	0x08017e54
 800d9d0:	08017e78 	.word	0x08017e78

0800d9d4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b085      	sub	sp, #20
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800d9dc:	2300      	movs	r3, #0
 800d9de:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800d9e0:	e005      	b.n	800d9ee <pbuf_clen+0x1a>
    ++len;
 800d9e2:	89fb      	ldrh	r3, [r7, #14]
 800d9e4:	3301      	adds	r3, #1
 800d9e6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d1f6      	bne.n	800d9e2 <pbuf_clen+0xe>
  }
  return len;
 800d9f4:	89fb      	ldrh	r3, [r7, #14]
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	3714      	adds	r7, #20
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da00:	4770      	bx	lr
	...

0800da04 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b084      	sub	sp, #16
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d016      	beq.n	800da40 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800da12:	f008 fa3d 	bl	8015e90 <sys_arch_protect>
 800da16:	60f8      	str	r0, [r7, #12]
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	7b9b      	ldrb	r3, [r3, #14]
 800da1c:	3301      	adds	r3, #1
 800da1e:	b2da      	uxtb	r2, r3
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	739a      	strb	r2, [r3, #14]
 800da24:	68f8      	ldr	r0, [r7, #12]
 800da26:	f008 fa41 	bl	8015eac <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	7b9b      	ldrb	r3, [r3, #14]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d106      	bne.n	800da40 <pbuf_ref+0x3c>
 800da32:	4b05      	ldr	r3, [pc, #20]	@ (800da48 <pbuf_ref+0x44>)
 800da34:	f240 3242 	movw	r2, #834	@ 0x342
 800da38:	4904      	ldr	r1, [pc, #16]	@ (800da4c <pbuf_ref+0x48>)
 800da3a:	4805      	ldr	r0, [pc, #20]	@ (800da50 <pbuf_ref+0x4c>)
 800da3c:	f008 fb46 	bl	80160cc <iprintf>
  }
}
 800da40:	bf00      	nop
 800da42:	3710      	adds	r7, #16
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}
 800da48:	08017cac 	.word	0x08017cac
 800da4c:	08017e8c 	.word	0x08017e8c
 800da50:	08017d0c 	.word	0x08017d0c

0800da54 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800da54:	b580      	push	{r7, lr}
 800da56:	b084      	sub	sp, #16
 800da58:	af00      	add	r7, sp, #0
 800da5a:	6078      	str	r0, [r7, #4]
 800da5c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d002      	beq.n	800da6a <pbuf_cat+0x16>
 800da64:	683b      	ldr	r3, [r7, #0]
 800da66:	2b00      	cmp	r3, #0
 800da68:	d107      	bne.n	800da7a <pbuf_cat+0x26>
 800da6a:	4b20      	ldr	r3, [pc, #128]	@ (800daec <pbuf_cat+0x98>)
 800da6c:	f240 3259 	movw	r2, #857	@ 0x359
 800da70:	491f      	ldr	r1, [pc, #124]	@ (800daf0 <pbuf_cat+0x9c>)
 800da72:	4820      	ldr	r0, [pc, #128]	@ (800daf4 <pbuf_cat+0xa0>)
 800da74:	f008 fb2a 	bl	80160cc <iprintf>
 800da78:	e034      	b.n	800dae4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	60fb      	str	r3, [r7, #12]
 800da7e:	e00a      	b.n	800da96 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	891a      	ldrh	r2, [r3, #8]
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	891b      	ldrh	r3, [r3, #8]
 800da88:	4413      	add	r3, r2
 800da8a:	b29a      	uxth	r2, r3
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	60fb      	str	r3, [r7, #12]
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d1f0      	bne.n	800da80 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	891a      	ldrh	r2, [r3, #8]
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	895b      	ldrh	r3, [r3, #10]
 800daa6:	429a      	cmp	r2, r3
 800daa8:	d006      	beq.n	800dab8 <pbuf_cat+0x64>
 800daaa:	4b10      	ldr	r3, [pc, #64]	@ (800daec <pbuf_cat+0x98>)
 800daac:	f240 3262 	movw	r2, #866	@ 0x362
 800dab0:	4911      	ldr	r1, [pc, #68]	@ (800daf8 <pbuf_cat+0xa4>)
 800dab2:	4810      	ldr	r0, [pc, #64]	@ (800daf4 <pbuf_cat+0xa0>)
 800dab4:	f008 fb0a 	bl	80160cc <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d006      	beq.n	800dace <pbuf_cat+0x7a>
 800dac0:	4b0a      	ldr	r3, [pc, #40]	@ (800daec <pbuf_cat+0x98>)
 800dac2:	f240 3263 	movw	r2, #867	@ 0x363
 800dac6:	490d      	ldr	r1, [pc, #52]	@ (800dafc <pbuf_cat+0xa8>)
 800dac8:	480a      	ldr	r0, [pc, #40]	@ (800daf4 <pbuf_cat+0xa0>)
 800daca:	f008 faff 	bl	80160cc <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	891a      	ldrh	r2, [r3, #8]
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	891b      	ldrh	r3, [r3, #8]
 800dad6:	4413      	add	r3, r2
 800dad8:	b29a      	uxth	r2, r3
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	683a      	ldr	r2, [r7, #0]
 800dae2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800dae4:	3710      	adds	r7, #16
 800dae6:	46bd      	mov	sp, r7
 800dae8:	bd80      	pop	{r7, pc}
 800daea:	bf00      	nop
 800daec:	08017cac 	.word	0x08017cac
 800daf0:	08017ea0 	.word	0x08017ea0
 800daf4:	08017d0c 	.word	0x08017d0c
 800daf8:	08017ed8 	.word	0x08017ed8
 800dafc:	08017f08 	.word	0x08017f08

0800db00 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b086      	sub	sp, #24
 800db04:	af00      	add	r7, sp, #0
 800db06:	6078      	str	r0, [r7, #4]
 800db08:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800db0a:	2300      	movs	r3, #0
 800db0c:	617b      	str	r3, [r7, #20]
 800db0e:	2300      	movs	r3, #0
 800db10:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d008      	beq.n	800db2a <pbuf_copy+0x2a>
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d005      	beq.n	800db2a <pbuf_copy+0x2a>
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	891a      	ldrh	r2, [r3, #8]
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	891b      	ldrh	r3, [r3, #8]
 800db26:	429a      	cmp	r2, r3
 800db28:	d209      	bcs.n	800db3e <pbuf_copy+0x3e>
 800db2a:	4b57      	ldr	r3, [pc, #348]	@ (800dc88 <pbuf_copy+0x188>)
 800db2c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800db30:	4956      	ldr	r1, [pc, #344]	@ (800dc8c <pbuf_copy+0x18c>)
 800db32:	4857      	ldr	r0, [pc, #348]	@ (800dc90 <pbuf_copy+0x190>)
 800db34:	f008 faca 	bl	80160cc <iprintf>
 800db38:	f06f 030f 	mvn.w	r3, #15
 800db3c:	e09f      	b.n	800dc7e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	895b      	ldrh	r3, [r3, #10]
 800db42:	461a      	mov	r2, r3
 800db44:	697b      	ldr	r3, [r7, #20]
 800db46:	1ad2      	subs	r2, r2, r3
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	895b      	ldrh	r3, [r3, #10]
 800db4c:	4619      	mov	r1, r3
 800db4e:	693b      	ldr	r3, [r7, #16]
 800db50:	1acb      	subs	r3, r1, r3
 800db52:	429a      	cmp	r2, r3
 800db54:	d306      	bcc.n	800db64 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800db56:	683b      	ldr	r3, [r7, #0]
 800db58:	895b      	ldrh	r3, [r3, #10]
 800db5a:	461a      	mov	r2, r3
 800db5c:	693b      	ldr	r3, [r7, #16]
 800db5e:	1ad3      	subs	r3, r2, r3
 800db60:	60fb      	str	r3, [r7, #12]
 800db62:	e005      	b.n	800db70 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	895b      	ldrh	r3, [r3, #10]
 800db68:	461a      	mov	r2, r3
 800db6a:	697b      	ldr	r3, [r7, #20]
 800db6c:	1ad3      	subs	r3, r2, r3
 800db6e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	685a      	ldr	r2, [r3, #4]
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	18d0      	adds	r0, r2, r3
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	685a      	ldr	r2, [r3, #4]
 800db7c:	693b      	ldr	r3, [r7, #16]
 800db7e:	4413      	add	r3, r2
 800db80:	68fa      	ldr	r2, [r7, #12]
 800db82:	4619      	mov	r1, r3
 800db84:	f008 fbe1 	bl	801634a <memcpy>
    offset_to += len;
 800db88:	697a      	ldr	r2, [r7, #20]
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	4413      	add	r3, r2
 800db8e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800db90:	693a      	ldr	r2, [r7, #16]
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	4413      	add	r3, r2
 800db96:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	895b      	ldrh	r3, [r3, #10]
 800db9c:	461a      	mov	r2, r3
 800db9e:	697b      	ldr	r3, [r7, #20]
 800dba0:	4293      	cmp	r3, r2
 800dba2:	d906      	bls.n	800dbb2 <pbuf_copy+0xb2>
 800dba4:	4b38      	ldr	r3, [pc, #224]	@ (800dc88 <pbuf_copy+0x188>)
 800dba6:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800dbaa:	493a      	ldr	r1, [pc, #232]	@ (800dc94 <pbuf_copy+0x194>)
 800dbac:	4838      	ldr	r0, [pc, #224]	@ (800dc90 <pbuf_copy+0x190>)
 800dbae:	f008 fa8d 	bl	80160cc <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	895b      	ldrh	r3, [r3, #10]
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	4293      	cmp	r3, r2
 800dbbc:	d906      	bls.n	800dbcc <pbuf_copy+0xcc>
 800dbbe:	4b32      	ldr	r3, [pc, #200]	@ (800dc88 <pbuf_copy+0x188>)
 800dbc0:	f240 32da 	movw	r2, #986	@ 0x3da
 800dbc4:	4934      	ldr	r1, [pc, #208]	@ (800dc98 <pbuf_copy+0x198>)
 800dbc6:	4832      	ldr	r0, [pc, #200]	@ (800dc90 <pbuf_copy+0x190>)
 800dbc8:	f008 fa80 	bl	80160cc <iprintf>
    if (offset_from >= p_from->len) {
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	895b      	ldrh	r3, [r3, #10]
 800dbd0:	461a      	mov	r2, r3
 800dbd2:	693b      	ldr	r3, [r7, #16]
 800dbd4:	4293      	cmp	r3, r2
 800dbd6:	d304      	bcc.n	800dbe2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800dbdc:	683b      	ldr	r3, [r7, #0]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	895b      	ldrh	r3, [r3, #10]
 800dbe6:	461a      	mov	r2, r3
 800dbe8:	697b      	ldr	r3, [r7, #20]
 800dbea:	4293      	cmp	r3, r2
 800dbec:	d114      	bne.n	800dc18 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800dbee:	2300      	movs	r3, #0
 800dbf0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d10c      	bne.n	800dc18 <pbuf_copy+0x118>
 800dbfe:	683b      	ldr	r3, [r7, #0]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d009      	beq.n	800dc18 <pbuf_copy+0x118>
 800dc04:	4b20      	ldr	r3, [pc, #128]	@ (800dc88 <pbuf_copy+0x188>)
 800dc06:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800dc0a:	4924      	ldr	r1, [pc, #144]	@ (800dc9c <pbuf_copy+0x19c>)
 800dc0c:	4820      	ldr	r0, [pc, #128]	@ (800dc90 <pbuf_copy+0x190>)
 800dc0e:	f008 fa5d 	bl	80160cc <iprintf>
 800dc12:	f06f 030f 	mvn.w	r3, #15
 800dc16:	e032      	b.n	800dc7e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d013      	beq.n	800dc46 <pbuf_copy+0x146>
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	895a      	ldrh	r2, [r3, #10]
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	891b      	ldrh	r3, [r3, #8]
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d10d      	bne.n	800dc46 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d009      	beq.n	800dc46 <pbuf_copy+0x146>
 800dc32:	4b15      	ldr	r3, [pc, #84]	@ (800dc88 <pbuf_copy+0x188>)
 800dc34:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800dc38:	4919      	ldr	r1, [pc, #100]	@ (800dca0 <pbuf_copy+0x1a0>)
 800dc3a:	4815      	ldr	r0, [pc, #84]	@ (800dc90 <pbuf_copy+0x190>)
 800dc3c:	f008 fa46 	bl	80160cc <iprintf>
 800dc40:	f06f 0305 	mvn.w	r3, #5
 800dc44:	e01b      	b.n	800dc7e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d013      	beq.n	800dc74 <pbuf_copy+0x174>
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	895a      	ldrh	r2, [r3, #10]
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	891b      	ldrh	r3, [r3, #8]
 800dc54:	429a      	cmp	r2, r3
 800dc56:	d10d      	bne.n	800dc74 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d009      	beq.n	800dc74 <pbuf_copy+0x174>
 800dc60:	4b09      	ldr	r3, [pc, #36]	@ (800dc88 <pbuf_copy+0x188>)
 800dc62:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800dc66:	490e      	ldr	r1, [pc, #56]	@ (800dca0 <pbuf_copy+0x1a0>)
 800dc68:	4809      	ldr	r0, [pc, #36]	@ (800dc90 <pbuf_copy+0x190>)
 800dc6a:	f008 fa2f 	bl	80160cc <iprintf>
 800dc6e:	f06f 0305 	mvn.w	r3, #5
 800dc72:	e004      	b.n	800dc7e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800dc74:	683b      	ldr	r3, [r7, #0]
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	f47f af61 	bne.w	800db3e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800dc7c:	2300      	movs	r3, #0
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3718      	adds	r7, #24
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}
 800dc86:	bf00      	nop
 800dc88:	08017cac 	.word	0x08017cac
 800dc8c:	08017f54 	.word	0x08017f54
 800dc90:	08017d0c 	.word	0x08017d0c
 800dc94:	08017f84 	.word	0x08017f84
 800dc98:	08017f9c 	.word	0x08017f9c
 800dc9c:	08017fb8 	.word	0x08017fb8
 800dca0:	08017fc8 	.word	0x08017fc8

0800dca4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b088      	sub	sp, #32
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	60f8      	str	r0, [r7, #12]
 800dcac:	60b9      	str	r1, [r7, #8]
 800dcae:	4611      	mov	r1, r2
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	460b      	mov	r3, r1
 800dcb4:	80fb      	strh	r3, [r7, #6]
 800dcb6:	4613      	mov	r3, r2
 800dcb8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800dcba:	2300      	movs	r3, #0
 800dcbc:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d108      	bne.n	800dcda <pbuf_copy_partial+0x36>
 800dcc8:	4b2b      	ldr	r3, [pc, #172]	@ (800dd78 <pbuf_copy_partial+0xd4>)
 800dcca:	f240 420a 	movw	r2, #1034	@ 0x40a
 800dcce:	492b      	ldr	r1, [pc, #172]	@ (800dd7c <pbuf_copy_partial+0xd8>)
 800dcd0:	482b      	ldr	r0, [pc, #172]	@ (800dd80 <pbuf_copy_partial+0xdc>)
 800dcd2:	f008 f9fb 	bl	80160cc <iprintf>
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	e04a      	b.n	800dd70 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800dcda:	68bb      	ldr	r3, [r7, #8]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d108      	bne.n	800dcf2 <pbuf_copy_partial+0x4e>
 800dce0:	4b25      	ldr	r3, [pc, #148]	@ (800dd78 <pbuf_copy_partial+0xd4>)
 800dce2:	f240 420b 	movw	r2, #1035	@ 0x40b
 800dce6:	4927      	ldr	r1, [pc, #156]	@ (800dd84 <pbuf_copy_partial+0xe0>)
 800dce8:	4825      	ldr	r0, [pc, #148]	@ (800dd80 <pbuf_copy_partial+0xdc>)
 800dcea:	f008 f9ef 	bl	80160cc <iprintf>
 800dcee:	2300      	movs	r3, #0
 800dcf0:	e03e      	b.n	800dd70 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	61fb      	str	r3, [r7, #28]
 800dcf6:	e034      	b.n	800dd62 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800dcf8:	88bb      	ldrh	r3, [r7, #4]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d00a      	beq.n	800dd14 <pbuf_copy_partial+0x70>
 800dcfe:	69fb      	ldr	r3, [r7, #28]
 800dd00:	895b      	ldrh	r3, [r3, #10]
 800dd02:	88ba      	ldrh	r2, [r7, #4]
 800dd04:	429a      	cmp	r2, r3
 800dd06:	d305      	bcc.n	800dd14 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800dd08:	69fb      	ldr	r3, [r7, #28]
 800dd0a:	895b      	ldrh	r3, [r3, #10]
 800dd0c:	88ba      	ldrh	r2, [r7, #4]
 800dd0e:	1ad3      	subs	r3, r2, r3
 800dd10:	80bb      	strh	r3, [r7, #4]
 800dd12:	e023      	b.n	800dd5c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800dd14:	69fb      	ldr	r3, [r7, #28]
 800dd16:	895a      	ldrh	r2, [r3, #10]
 800dd18:	88bb      	ldrh	r3, [r7, #4]
 800dd1a:	1ad3      	subs	r3, r2, r3
 800dd1c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800dd1e:	8b3a      	ldrh	r2, [r7, #24]
 800dd20:	88fb      	ldrh	r3, [r7, #6]
 800dd22:	429a      	cmp	r2, r3
 800dd24:	d901      	bls.n	800dd2a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800dd26:	88fb      	ldrh	r3, [r7, #6]
 800dd28:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800dd2a:	8b7b      	ldrh	r3, [r7, #26]
 800dd2c:	68ba      	ldr	r2, [r7, #8]
 800dd2e:	18d0      	adds	r0, r2, r3
 800dd30:	69fb      	ldr	r3, [r7, #28]
 800dd32:	685a      	ldr	r2, [r3, #4]
 800dd34:	88bb      	ldrh	r3, [r7, #4]
 800dd36:	4413      	add	r3, r2
 800dd38:	8b3a      	ldrh	r2, [r7, #24]
 800dd3a:	4619      	mov	r1, r3
 800dd3c:	f008 fb05 	bl	801634a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800dd40:	8afa      	ldrh	r2, [r7, #22]
 800dd42:	8b3b      	ldrh	r3, [r7, #24]
 800dd44:	4413      	add	r3, r2
 800dd46:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800dd48:	8b7a      	ldrh	r2, [r7, #26]
 800dd4a:	8b3b      	ldrh	r3, [r7, #24]
 800dd4c:	4413      	add	r3, r2
 800dd4e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800dd50:	88fa      	ldrh	r2, [r7, #6]
 800dd52:	8b3b      	ldrh	r3, [r7, #24]
 800dd54:	1ad3      	subs	r3, r2, r3
 800dd56:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800dd58:	2300      	movs	r3, #0
 800dd5a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800dd5c:	69fb      	ldr	r3, [r7, #28]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	61fb      	str	r3, [r7, #28]
 800dd62:	88fb      	ldrh	r3, [r7, #6]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d002      	beq.n	800dd6e <pbuf_copy_partial+0xca>
 800dd68:	69fb      	ldr	r3, [r7, #28]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d1c4      	bne.n	800dcf8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800dd6e:	8afb      	ldrh	r3, [r7, #22]
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	3720      	adds	r7, #32
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}
 800dd78:	08017cac 	.word	0x08017cac
 800dd7c:	08017ff4 	.word	0x08017ff4
 800dd80:	08017d0c 	.word	0x08017d0c
 800dd84:	08018014 	.word	0x08018014

0800dd88 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b084      	sub	sp, #16
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	4603      	mov	r3, r0
 800dd90:	603a      	str	r2, [r7, #0]
 800dd92:	71fb      	strb	r3, [r7, #7]
 800dd94:	460b      	mov	r3, r1
 800dd96:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800dd98:	683b      	ldr	r3, [r7, #0]
 800dd9a:	8919      	ldrh	r1, [r3, #8]
 800dd9c:	88ba      	ldrh	r2, [r7, #4]
 800dd9e:	79fb      	ldrb	r3, [r7, #7]
 800dda0:	4618      	mov	r0, r3
 800dda2:	f7ff faa1 	bl	800d2e8 <pbuf_alloc>
 800dda6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800dda8:	68fb      	ldr	r3, [r7, #12]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d101      	bne.n	800ddb2 <pbuf_clone+0x2a>
    return NULL;
 800ddae:	2300      	movs	r3, #0
 800ddb0:	e011      	b.n	800ddd6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800ddb2:	6839      	ldr	r1, [r7, #0]
 800ddb4:	68f8      	ldr	r0, [r7, #12]
 800ddb6:	f7ff fea3 	bl	800db00 <pbuf_copy>
 800ddba:	4603      	mov	r3, r0
 800ddbc:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ddbe:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d006      	beq.n	800ddd4 <pbuf_clone+0x4c>
 800ddc6:	4b06      	ldr	r3, [pc, #24]	@ (800dde0 <pbuf_clone+0x58>)
 800ddc8:	f240 5224 	movw	r2, #1316	@ 0x524
 800ddcc:	4905      	ldr	r1, [pc, #20]	@ (800dde4 <pbuf_clone+0x5c>)
 800ddce:	4806      	ldr	r0, [pc, #24]	@ (800dde8 <pbuf_clone+0x60>)
 800ddd0:	f008 f97c 	bl	80160cc <iprintf>
  return q;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
}
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	3710      	adds	r7, #16
 800ddda:	46bd      	mov	sp, r7
 800dddc:	bd80      	pop	{r7, pc}
 800ddde:	bf00      	nop
 800dde0:	08017cac 	.word	0x08017cac
 800dde4:	08018120 	.word	0x08018120
 800dde8:	08017d0c 	.word	0x08017d0c

0800ddec <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800ddf0:	f008 f86c 	bl	8015ecc <rand>
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	b29b      	uxth	r3, r3
 800ddf8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ddfc:	b29b      	uxth	r3, r3
 800ddfe:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800de02:	b29a      	uxth	r2, r3
 800de04:	4b01      	ldr	r3, [pc, #4]	@ (800de0c <tcp_init+0x20>)
 800de06:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800de08:	bf00      	nop
 800de0a:	bd80      	pop	{r7, pc}
 800de0c:	24000028 	.word	0x24000028

0800de10 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b082      	sub	sp, #8
 800de14:	af00      	add	r7, sp, #0
 800de16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	7d1b      	ldrb	r3, [r3, #20]
 800de1c:	2b01      	cmp	r3, #1
 800de1e:	d105      	bne.n	800de2c <tcp_free+0x1c>
 800de20:	4b06      	ldr	r3, [pc, #24]	@ (800de3c <tcp_free+0x2c>)
 800de22:	22d4      	movs	r2, #212	@ 0xd4
 800de24:	4906      	ldr	r1, [pc, #24]	@ (800de40 <tcp_free+0x30>)
 800de26:	4807      	ldr	r0, [pc, #28]	@ (800de44 <tcp_free+0x34>)
 800de28:	f008 f950 	bl	80160cc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800de2c:	6879      	ldr	r1, [r7, #4]
 800de2e:	2001      	movs	r0, #1
 800de30:	f7fe fe9a 	bl	800cb68 <memp_free>
}
 800de34:	bf00      	nop
 800de36:	3708      	adds	r7, #8
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}
 800de3c:	080181ac 	.word	0x080181ac
 800de40:	080181dc 	.word	0x080181dc
 800de44:	080181f0 	.word	0x080181f0

0800de48 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b082      	sub	sp, #8
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	7d1b      	ldrb	r3, [r3, #20]
 800de54:	2b01      	cmp	r3, #1
 800de56:	d105      	bne.n	800de64 <tcp_free_listen+0x1c>
 800de58:	4b06      	ldr	r3, [pc, #24]	@ (800de74 <tcp_free_listen+0x2c>)
 800de5a:	22df      	movs	r2, #223	@ 0xdf
 800de5c:	4906      	ldr	r1, [pc, #24]	@ (800de78 <tcp_free_listen+0x30>)
 800de5e:	4807      	ldr	r0, [pc, #28]	@ (800de7c <tcp_free_listen+0x34>)
 800de60:	f008 f934 	bl	80160cc <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800de64:	6879      	ldr	r1, [r7, #4]
 800de66:	2002      	movs	r0, #2
 800de68:	f7fe fe7e 	bl	800cb68 <memp_free>
}
 800de6c:	bf00      	nop
 800de6e:	3708      	adds	r7, #8
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}
 800de74:	080181ac 	.word	0x080181ac
 800de78:	08018218 	.word	0x08018218
 800de7c:	080181f0 	.word	0x080181f0

0800de80 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800de80:	b580      	push	{r7, lr}
 800de82:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800de84:	f000 fea6 	bl	800ebd4 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800de88:	4b07      	ldr	r3, [pc, #28]	@ (800dea8 <tcp_tmr+0x28>)
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	3301      	adds	r3, #1
 800de8e:	b2da      	uxtb	r2, r3
 800de90:	4b05      	ldr	r3, [pc, #20]	@ (800dea8 <tcp_tmr+0x28>)
 800de92:	701a      	strb	r2, [r3, #0]
 800de94:	4b04      	ldr	r3, [pc, #16]	@ (800dea8 <tcp_tmr+0x28>)
 800de96:	781b      	ldrb	r3, [r3, #0]
 800de98:	f003 0301 	and.w	r3, r3, #1
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d001      	beq.n	800dea4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800dea0:	f000 fb56 	bl	800e550 <tcp_slowtmr>
  }
}
 800dea4:	bf00      	nop
 800dea6:	bd80      	pop	{r7, pc}
 800dea8:	2400c9e1 	.word	0x2400c9e1

0800deac <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b084      	sub	sp, #16
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	6078      	str	r0, [r7, #4]
 800deb4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d105      	bne.n	800dec8 <tcp_remove_listener+0x1c>
 800debc:	4b0d      	ldr	r3, [pc, #52]	@ (800def4 <tcp_remove_listener+0x48>)
 800debe:	22ff      	movs	r2, #255	@ 0xff
 800dec0:	490d      	ldr	r1, [pc, #52]	@ (800def8 <tcp_remove_listener+0x4c>)
 800dec2:	480e      	ldr	r0, [pc, #56]	@ (800defc <tcp_remove_listener+0x50>)
 800dec4:	f008 f902 	bl	80160cc <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	60fb      	str	r3, [r7, #12]
 800decc:	e00a      	b.n	800dee4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ded2:	683a      	ldr	r2, [r7, #0]
 800ded4:	429a      	cmp	r2, r3
 800ded6:	d102      	bne.n	800dede <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	2200      	movs	r2, #0
 800dedc:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	68db      	ldr	r3, [r3, #12]
 800dee2:	60fb      	str	r3, [r7, #12]
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d1f1      	bne.n	800dece <tcp_remove_listener+0x22>
    }
  }
}
 800deea:	bf00      	nop
 800deec:	bf00      	nop
 800deee:	3710      	adds	r7, #16
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}
 800def4:	080181ac 	.word	0x080181ac
 800def8:	08018234 	.word	0x08018234
 800defc:	080181f0 	.word	0x080181f0

0800df00 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b084      	sub	sp, #16
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d106      	bne.n	800df1c <tcp_listen_closed+0x1c>
 800df0e:	4b14      	ldr	r3, [pc, #80]	@ (800df60 <tcp_listen_closed+0x60>)
 800df10:	f240 1211 	movw	r2, #273	@ 0x111
 800df14:	4913      	ldr	r1, [pc, #76]	@ (800df64 <tcp_listen_closed+0x64>)
 800df16:	4814      	ldr	r0, [pc, #80]	@ (800df68 <tcp_listen_closed+0x68>)
 800df18:	f008 f8d8 	bl	80160cc <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	7d1b      	ldrb	r3, [r3, #20]
 800df20:	2b01      	cmp	r3, #1
 800df22:	d006      	beq.n	800df32 <tcp_listen_closed+0x32>
 800df24:	4b0e      	ldr	r3, [pc, #56]	@ (800df60 <tcp_listen_closed+0x60>)
 800df26:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800df2a:	4910      	ldr	r1, [pc, #64]	@ (800df6c <tcp_listen_closed+0x6c>)
 800df2c:	480e      	ldr	r0, [pc, #56]	@ (800df68 <tcp_listen_closed+0x68>)
 800df2e:	f008 f8cd 	bl	80160cc <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800df32:	2301      	movs	r3, #1
 800df34:	60fb      	str	r3, [r7, #12]
 800df36:	e00b      	b.n	800df50 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800df38:	4a0d      	ldr	r2, [pc, #52]	@ (800df70 <tcp_listen_closed+0x70>)
 800df3a:	68fb      	ldr	r3, [r7, #12]
 800df3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	6879      	ldr	r1, [r7, #4]
 800df44:	4618      	mov	r0, r3
 800df46:	f7ff ffb1 	bl	800deac <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	3301      	adds	r3, #1
 800df4e:	60fb      	str	r3, [r7, #12]
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	2b03      	cmp	r3, #3
 800df54:	d9f0      	bls.n	800df38 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800df56:	bf00      	nop
 800df58:	bf00      	nop
 800df5a:	3710      	adds	r7, #16
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bd80      	pop	{r7, pc}
 800df60:	080181ac 	.word	0x080181ac
 800df64:	0801825c 	.word	0x0801825c
 800df68:	080181f0 	.word	0x080181f0
 800df6c:	08018268 	.word	0x08018268
 800df70:	0801a1e8 	.word	0x0801a1e8

0800df74 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800df74:	b5b0      	push	{r4, r5, r7, lr}
 800df76:	b088      	sub	sp, #32
 800df78:	af04      	add	r7, sp, #16
 800df7a:	6078      	str	r0, [r7, #4]
 800df7c:	460b      	mov	r3, r1
 800df7e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2b00      	cmp	r3, #0
 800df84:	d106      	bne.n	800df94 <tcp_close_shutdown+0x20>
 800df86:	4b63      	ldr	r3, [pc, #396]	@ (800e114 <tcp_close_shutdown+0x1a0>)
 800df88:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800df8c:	4962      	ldr	r1, [pc, #392]	@ (800e118 <tcp_close_shutdown+0x1a4>)
 800df8e:	4863      	ldr	r0, [pc, #396]	@ (800e11c <tcp_close_shutdown+0x1a8>)
 800df90:	f008 f89c 	bl	80160cc <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800df94:	78fb      	ldrb	r3, [r7, #3]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d067      	beq.n	800e06a <tcp_close_shutdown+0xf6>
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	7d1b      	ldrb	r3, [r3, #20]
 800df9e:	2b04      	cmp	r3, #4
 800dfa0:	d003      	beq.n	800dfaa <tcp_close_shutdown+0x36>
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	7d1b      	ldrb	r3, [r3, #20]
 800dfa6:	2b07      	cmp	r3, #7
 800dfa8:	d15f      	bne.n	800e06a <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d105      	bne.n	800dfbe <tcp_close_shutdown+0x4a>
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dfb6:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800dfba:	4293      	cmp	r3, r2
 800dfbc:	d055      	beq.n	800e06a <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	8b5b      	ldrh	r3, [r3, #26]
 800dfc2:	f003 0310 	and.w	r3, r3, #16
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d106      	bne.n	800dfd8 <tcp_close_shutdown+0x64>
 800dfca:	4b52      	ldr	r3, [pc, #328]	@ (800e114 <tcp_close_shutdown+0x1a0>)
 800dfcc:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800dfd0:	4953      	ldr	r1, [pc, #332]	@ (800e120 <tcp_close_shutdown+0x1ac>)
 800dfd2:	4852      	ldr	r0, [pc, #328]	@ (800e11c <tcp_close_shutdown+0x1a8>)
 800dfd4:	f008 f87a 	bl	80160cc <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800dfe0:	687d      	ldr	r5, [r7, #4]
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	3304      	adds	r3, #4
 800dfe6:	687a      	ldr	r2, [r7, #4]
 800dfe8:	8ad2      	ldrh	r2, [r2, #22]
 800dfea:	6879      	ldr	r1, [r7, #4]
 800dfec:	8b09      	ldrh	r1, [r1, #24]
 800dfee:	9102      	str	r1, [sp, #8]
 800dff0:	9201      	str	r2, [sp, #4]
 800dff2:	9300      	str	r3, [sp, #0]
 800dff4:	462b      	mov	r3, r5
 800dff6:	4622      	mov	r2, r4
 800dff8:	4601      	mov	r1, r0
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f004 fe92 	bl	8012d24 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f001 f8cb 	bl	800f19c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800e006:	4b47      	ldr	r3, [pc, #284]	@ (800e124 <tcp_close_shutdown+0x1b0>)
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	687a      	ldr	r2, [r7, #4]
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d105      	bne.n	800e01c <tcp_close_shutdown+0xa8>
 800e010:	4b44      	ldr	r3, [pc, #272]	@ (800e124 <tcp_close_shutdown+0x1b0>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	68db      	ldr	r3, [r3, #12]
 800e016:	4a43      	ldr	r2, [pc, #268]	@ (800e124 <tcp_close_shutdown+0x1b0>)
 800e018:	6013      	str	r3, [r2, #0]
 800e01a:	e013      	b.n	800e044 <tcp_close_shutdown+0xd0>
 800e01c:	4b41      	ldr	r3, [pc, #260]	@ (800e124 <tcp_close_shutdown+0x1b0>)
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	60fb      	str	r3, [r7, #12]
 800e022:	e00c      	b.n	800e03e <tcp_close_shutdown+0xca>
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	68db      	ldr	r3, [r3, #12]
 800e028:	687a      	ldr	r2, [r7, #4]
 800e02a:	429a      	cmp	r2, r3
 800e02c:	d104      	bne.n	800e038 <tcp_close_shutdown+0xc4>
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	68da      	ldr	r2, [r3, #12]
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	60da      	str	r2, [r3, #12]
 800e036:	e005      	b.n	800e044 <tcp_close_shutdown+0xd0>
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	68db      	ldr	r3, [r3, #12]
 800e03c:	60fb      	str	r3, [r7, #12]
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d1ef      	bne.n	800e024 <tcp_close_shutdown+0xb0>
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2200      	movs	r2, #0
 800e048:	60da      	str	r2, [r3, #12]
 800e04a:	4b37      	ldr	r3, [pc, #220]	@ (800e128 <tcp_close_shutdown+0x1b4>)
 800e04c:	2201      	movs	r2, #1
 800e04e:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800e050:	4b36      	ldr	r3, [pc, #216]	@ (800e12c <tcp_close_shutdown+0x1b8>)
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	687a      	ldr	r2, [r7, #4]
 800e056:	429a      	cmp	r2, r3
 800e058:	d102      	bne.n	800e060 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800e05a:	f003 fd61 	bl	8011b20 <tcp_trigger_input_pcb_close>
 800e05e:	e002      	b.n	800e066 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 800e060:	6878      	ldr	r0, [r7, #4]
 800e062:	f7ff fed5 	bl	800de10 <tcp_free>
      }
      return ERR_OK;
 800e066:	2300      	movs	r3, #0
 800e068:	e050      	b.n	800e10c <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	7d1b      	ldrb	r3, [r3, #20]
 800e06e:	2b02      	cmp	r3, #2
 800e070:	d03b      	beq.n	800e0ea <tcp_close_shutdown+0x176>
 800e072:	2b02      	cmp	r3, #2
 800e074:	dc44      	bgt.n	800e100 <tcp_close_shutdown+0x18c>
 800e076:	2b00      	cmp	r3, #0
 800e078:	d002      	beq.n	800e080 <tcp_close_shutdown+0x10c>
 800e07a:	2b01      	cmp	r3, #1
 800e07c:	d02a      	beq.n	800e0d4 <tcp_close_shutdown+0x160>
 800e07e:	e03f      	b.n	800e100 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	8adb      	ldrh	r3, [r3, #22]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d021      	beq.n	800e0cc <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e088:	4b29      	ldr	r3, [pc, #164]	@ (800e130 <tcp_close_shutdown+0x1bc>)
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	687a      	ldr	r2, [r7, #4]
 800e08e:	429a      	cmp	r2, r3
 800e090:	d105      	bne.n	800e09e <tcp_close_shutdown+0x12a>
 800e092:	4b27      	ldr	r3, [pc, #156]	@ (800e130 <tcp_close_shutdown+0x1bc>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	68db      	ldr	r3, [r3, #12]
 800e098:	4a25      	ldr	r2, [pc, #148]	@ (800e130 <tcp_close_shutdown+0x1bc>)
 800e09a:	6013      	str	r3, [r2, #0]
 800e09c:	e013      	b.n	800e0c6 <tcp_close_shutdown+0x152>
 800e09e:	4b24      	ldr	r3, [pc, #144]	@ (800e130 <tcp_close_shutdown+0x1bc>)
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	60bb      	str	r3, [r7, #8]
 800e0a4:	e00c      	b.n	800e0c0 <tcp_close_shutdown+0x14c>
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	68db      	ldr	r3, [r3, #12]
 800e0aa:	687a      	ldr	r2, [r7, #4]
 800e0ac:	429a      	cmp	r2, r3
 800e0ae:	d104      	bne.n	800e0ba <tcp_close_shutdown+0x146>
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	68da      	ldr	r2, [r3, #12]
 800e0b4:	68bb      	ldr	r3, [r7, #8]
 800e0b6:	60da      	str	r2, [r3, #12]
 800e0b8:	e005      	b.n	800e0c6 <tcp_close_shutdown+0x152>
 800e0ba:	68bb      	ldr	r3, [r7, #8]
 800e0bc:	68db      	ldr	r3, [r3, #12]
 800e0be:	60bb      	str	r3, [r7, #8]
 800e0c0:	68bb      	ldr	r3, [r7, #8]
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d1ef      	bne.n	800e0a6 <tcp_close_shutdown+0x132>
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800e0cc:	6878      	ldr	r0, [r7, #4]
 800e0ce:	f7ff fe9f 	bl	800de10 <tcp_free>
      break;
 800e0d2:	e01a      	b.n	800e10a <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f7ff ff13 	bl	800df00 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800e0da:	6879      	ldr	r1, [r7, #4]
 800e0dc:	4815      	ldr	r0, [pc, #84]	@ (800e134 <tcp_close_shutdown+0x1c0>)
 800e0de:	f001 f8ad 	bl	800f23c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800e0e2:	6878      	ldr	r0, [r7, #4]
 800e0e4:	f7ff feb0 	bl	800de48 <tcp_free_listen>
      break;
 800e0e8:	e00f      	b.n	800e10a <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e0ea:	6879      	ldr	r1, [r7, #4]
 800e0ec:	480d      	ldr	r0, [pc, #52]	@ (800e124 <tcp_close_shutdown+0x1b0>)
 800e0ee:	f001 f8a5 	bl	800f23c <tcp_pcb_remove>
 800e0f2:	4b0d      	ldr	r3, [pc, #52]	@ (800e128 <tcp_close_shutdown+0x1b4>)
 800e0f4:	2201      	movs	r2, #1
 800e0f6:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800e0f8:	6878      	ldr	r0, [r7, #4]
 800e0fa:	f7ff fe89 	bl	800de10 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800e0fe:	e004      	b.n	800e10a <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 800e100:	6878      	ldr	r0, [r7, #4]
 800e102:	f000 f819 	bl	800e138 <tcp_close_shutdown_fin>
 800e106:	4603      	mov	r3, r0
 800e108:	e000      	b.n	800e10c <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 800e10a:	2300      	movs	r3, #0
}
 800e10c:	4618      	mov	r0, r3
 800e10e:	3710      	adds	r7, #16
 800e110:	46bd      	mov	sp, r7
 800e112:	bdb0      	pop	{r4, r5, r7, pc}
 800e114:	080181ac 	.word	0x080181ac
 800e118:	08018280 	.word	0x08018280
 800e11c:	080181f0 	.word	0x080181f0
 800e120:	080182a0 	.word	0x080182a0
 800e124:	2400c9d8 	.word	0x2400c9d8
 800e128:	2400c9e0 	.word	0x2400c9e0
 800e12c:	2400ca18 	.word	0x2400ca18
 800e130:	2400c9d0 	.word	0x2400c9d0
 800e134:	2400c9d4 	.word	0x2400c9d4

0800e138 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b084      	sub	sp, #16
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d106      	bne.n	800e154 <tcp_close_shutdown_fin+0x1c>
 800e146:	4b2e      	ldr	r3, [pc, #184]	@ (800e200 <tcp_close_shutdown_fin+0xc8>)
 800e148:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800e14c:	492d      	ldr	r1, [pc, #180]	@ (800e204 <tcp_close_shutdown_fin+0xcc>)
 800e14e:	482e      	ldr	r0, [pc, #184]	@ (800e208 <tcp_close_shutdown_fin+0xd0>)
 800e150:	f007 ffbc 	bl	80160cc <iprintf>

  switch (pcb->state) {
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	7d1b      	ldrb	r3, [r3, #20]
 800e158:	2b07      	cmp	r3, #7
 800e15a:	d020      	beq.n	800e19e <tcp_close_shutdown_fin+0x66>
 800e15c:	2b07      	cmp	r3, #7
 800e15e:	dc2b      	bgt.n	800e1b8 <tcp_close_shutdown_fin+0x80>
 800e160:	2b03      	cmp	r3, #3
 800e162:	d002      	beq.n	800e16a <tcp_close_shutdown_fin+0x32>
 800e164:	2b04      	cmp	r3, #4
 800e166:	d00d      	beq.n	800e184 <tcp_close_shutdown_fin+0x4c>
 800e168:	e026      	b.n	800e1b8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800e16a:	6878      	ldr	r0, [r7, #4]
 800e16c:	f003 fee8 	bl	8011f40 <tcp_send_fin>
 800e170:	4603      	mov	r3, r0
 800e172:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d11f      	bne.n	800e1bc <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	2205      	movs	r2, #5
 800e180:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e182:	e01b      	b.n	800e1bc <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f003 fedb 	bl	8011f40 <tcp_send_fin>
 800e18a:	4603      	mov	r3, r0
 800e18c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e18e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d114      	bne.n	800e1c0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	2205      	movs	r2, #5
 800e19a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e19c:	e010      	b.n	800e1c0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f003 fece 	bl	8011f40 <tcp_send_fin>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800e1a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d109      	bne.n	800e1c4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2209      	movs	r2, #9
 800e1b4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e1b6:	e005      	b.n	800e1c4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	e01c      	b.n	800e1f6 <tcp_close_shutdown_fin+0xbe>
      break;
 800e1bc:	bf00      	nop
 800e1be:	e002      	b.n	800e1c6 <tcp_close_shutdown_fin+0x8e>
      break;
 800e1c0:	bf00      	nop
 800e1c2:	e000      	b.n	800e1c6 <tcp_close_shutdown_fin+0x8e>
      break;
 800e1c4:	bf00      	nop
  }

  if (err == ERR_OK) {
 800e1c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d103      	bne.n	800e1d6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800e1ce:	6878      	ldr	r0, [r7, #4]
 800e1d0:	f003 fff4 	bl	80121bc <tcp_output>
 800e1d4:	e00d      	b.n	800e1f2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800e1d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e1da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1de:	d108      	bne.n	800e1f2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	8b5b      	ldrh	r3, [r3, #26]
 800e1e4:	f043 0308 	orr.w	r3, r3, #8
 800e1e8:	b29a      	uxth	r2, r3
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	e001      	b.n	800e1f6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800e1f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e1f6:	4618      	mov	r0, r3
 800e1f8:	3710      	adds	r7, #16
 800e1fa:	46bd      	mov	sp, r7
 800e1fc:	bd80      	pop	{r7, pc}
 800e1fe:	bf00      	nop
 800e200:	080181ac 	.word	0x080181ac
 800e204:	0801825c 	.word	0x0801825c
 800e208:	080181f0 	.word	0x080181f0

0800e20c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b082      	sub	sp, #8
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d109      	bne.n	800e22e <tcp_close+0x22>
 800e21a:	4b0f      	ldr	r3, [pc, #60]	@ (800e258 <tcp_close+0x4c>)
 800e21c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800e220:	490e      	ldr	r1, [pc, #56]	@ (800e25c <tcp_close+0x50>)
 800e222:	480f      	ldr	r0, [pc, #60]	@ (800e260 <tcp_close+0x54>)
 800e224:	f007 ff52 	bl	80160cc <iprintf>
 800e228:	f06f 030f 	mvn.w	r3, #15
 800e22c:	e00f      	b.n	800e24e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	7d1b      	ldrb	r3, [r3, #20]
 800e232:	2b01      	cmp	r3, #1
 800e234:	d006      	beq.n	800e244 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	8b5b      	ldrh	r3, [r3, #26]
 800e23a:	f043 0310 	orr.w	r3, r3, #16
 800e23e:	b29a      	uxth	r2, r3
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800e244:	2101      	movs	r1, #1
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f7ff fe94 	bl	800df74 <tcp_close_shutdown>
 800e24c:	4603      	mov	r3, r0
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3708      	adds	r7, #8
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}
 800e256:	bf00      	nop
 800e258:	080181ac 	.word	0x080181ac
 800e25c:	080182bc 	.word	0x080182bc
 800e260:	080181f0 	.word	0x080181f0

0800e264 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800e264:	b580      	push	{r7, lr}
 800e266:	b08e      	sub	sp, #56	@ 0x38
 800e268:	af04      	add	r7, sp, #16
 800e26a:	6078      	str	r0, [r7, #4]
 800e26c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d107      	bne.n	800e284 <tcp_abandon+0x20>
 800e274:	4b52      	ldr	r3, [pc, #328]	@ (800e3c0 <tcp_abandon+0x15c>)
 800e276:	f240 223d 	movw	r2, #573	@ 0x23d
 800e27a:	4952      	ldr	r1, [pc, #328]	@ (800e3c4 <tcp_abandon+0x160>)
 800e27c:	4852      	ldr	r0, [pc, #328]	@ (800e3c8 <tcp_abandon+0x164>)
 800e27e:	f007 ff25 	bl	80160cc <iprintf>
 800e282:	e099      	b.n	800e3b8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	7d1b      	ldrb	r3, [r3, #20]
 800e288:	2b01      	cmp	r3, #1
 800e28a:	d106      	bne.n	800e29a <tcp_abandon+0x36>
 800e28c:	4b4c      	ldr	r3, [pc, #304]	@ (800e3c0 <tcp_abandon+0x15c>)
 800e28e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800e292:	494e      	ldr	r1, [pc, #312]	@ (800e3cc <tcp_abandon+0x168>)
 800e294:	484c      	ldr	r0, [pc, #304]	@ (800e3c8 <tcp_abandon+0x164>)
 800e296:	f007 ff19 	bl	80160cc <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	7d1b      	ldrb	r3, [r3, #20]
 800e29e:	2b0a      	cmp	r3, #10
 800e2a0:	d107      	bne.n	800e2b2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800e2a2:	6879      	ldr	r1, [r7, #4]
 800e2a4:	484a      	ldr	r0, [pc, #296]	@ (800e3d0 <tcp_abandon+0x16c>)
 800e2a6:	f000 ffc9 	bl	800f23c <tcp_pcb_remove>
    tcp_free(pcb);
 800e2aa:	6878      	ldr	r0, [r7, #4]
 800e2ac:	f7ff fdb0 	bl	800de10 <tcp_free>
 800e2b0:	e082      	b.n	800e3b8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2be:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2c4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2cc:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	691b      	ldr	r3, [r3, #16]
 800e2d2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	7d1b      	ldrb	r3, [r3, #20]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d126      	bne.n	800e32a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	8adb      	ldrh	r3, [r3, #22]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d02e      	beq.n	800e342 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800e2e4:	4b3b      	ldr	r3, [pc, #236]	@ (800e3d4 <tcp_abandon+0x170>)
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	687a      	ldr	r2, [r7, #4]
 800e2ea:	429a      	cmp	r2, r3
 800e2ec:	d105      	bne.n	800e2fa <tcp_abandon+0x96>
 800e2ee:	4b39      	ldr	r3, [pc, #228]	@ (800e3d4 <tcp_abandon+0x170>)
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	68db      	ldr	r3, [r3, #12]
 800e2f4:	4a37      	ldr	r2, [pc, #220]	@ (800e3d4 <tcp_abandon+0x170>)
 800e2f6:	6013      	str	r3, [r2, #0]
 800e2f8:	e013      	b.n	800e322 <tcp_abandon+0xbe>
 800e2fa:	4b36      	ldr	r3, [pc, #216]	@ (800e3d4 <tcp_abandon+0x170>)
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	61fb      	str	r3, [r7, #28]
 800e300:	e00c      	b.n	800e31c <tcp_abandon+0xb8>
 800e302:	69fb      	ldr	r3, [r7, #28]
 800e304:	68db      	ldr	r3, [r3, #12]
 800e306:	687a      	ldr	r2, [r7, #4]
 800e308:	429a      	cmp	r2, r3
 800e30a:	d104      	bne.n	800e316 <tcp_abandon+0xb2>
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	68da      	ldr	r2, [r3, #12]
 800e310:	69fb      	ldr	r3, [r7, #28]
 800e312:	60da      	str	r2, [r3, #12]
 800e314:	e005      	b.n	800e322 <tcp_abandon+0xbe>
 800e316:	69fb      	ldr	r3, [r7, #28]
 800e318:	68db      	ldr	r3, [r3, #12]
 800e31a:	61fb      	str	r3, [r7, #28]
 800e31c:	69fb      	ldr	r3, [r7, #28]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d1ef      	bne.n	800e302 <tcp_abandon+0x9e>
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2200      	movs	r2, #0
 800e326:	60da      	str	r2, [r3, #12]
 800e328:	e00b      	b.n	800e342 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800e32a:	683b      	ldr	r3, [r7, #0]
 800e32c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	8adb      	ldrh	r3, [r3, #22]
 800e332:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800e334:	6879      	ldr	r1, [r7, #4]
 800e336:	4828      	ldr	r0, [pc, #160]	@ (800e3d8 <tcp_abandon+0x174>)
 800e338:	f000 ff80 	bl	800f23c <tcp_pcb_remove>
 800e33c:	4b27      	ldr	r3, [pc, #156]	@ (800e3dc <tcp_abandon+0x178>)
 800e33e:	2201      	movs	r2, #1
 800e340:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e346:	2b00      	cmp	r3, #0
 800e348:	d004      	beq.n	800e354 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e34e:	4618      	mov	r0, r3
 800e350:	f000 fd22 	bl	800ed98 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d004      	beq.n	800e366 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e360:	4618      	mov	r0, r3
 800e362:	f000 fd19 	bl	800ed98 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d004      	beq.n	800e378 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e372:	4618      	mov	r0, r3
 800e374:	f000 fd10 	bl	800ed98 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800e378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d00e      	beq.n	800e39c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800e37e:	6879      	ldr	r1, [r7, #4]
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	3304      	adds	r3, #4
 800e384:	687a      	ldr	r2, [r7, #4]
 800e386:	8b12      	ldrh	r2, [r2, #24]
 800e388:	9202      	str	r2, [sp, #8]
 800e38a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e38c:	9201      	str	r2, [sp, #4]
 800e38e:	9300      	str	r3, [sp, #0]
 800e390:	460b      	mov	r3, r1
 800e392:	697a      	ldr	r2, [r7, #20]
 800e394:	69b9      	ldr	r1, [r7, #24]
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f004 fcc4 	bl	8012d24 <tcp_rst>
    }
    last_state = pcb->state;
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	7d1b      	ldrb	r3, [r3, #20]
 800e3a0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800e3a2:	6878      	ldr	r0, [r7, #4]
 800e3a4:	f7ff fd34 	bl	800de10 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800e3a8:	693b      	ldr	r3, [r7, #16]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d004      	beq.n	800e3b8 <tcp_abandon+0x154>
 800e3ae:	693b      	ldr	r3, [r7, #16]
 800e3b0:	f06f 010c 	mvn.w	r1, #12
 800e3b4:	68f8      	ldr	r0, [r7, #12]
 800e3b6:	4798      	blx	r3
  }
}
 800e3b8:	3728      	adds	r7, #40	@ 0x28
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	080181ac 	.word	0x080181ac
 800e3c4:	080182f0 	.word	0x080182f0
 800e3c8:	080181f0 	.word	0x080181f0
 800e3cc:	0801830c 	.word	0x0801830c
 800e3d0:	2400c9dc 	.word	0x2400c9dc
 800e3d4:	2400c9d0 	.word	0x2400c9d0
 800e3d8:	2400c9d8 	.word	0x2400c9d8
 800e3dc:	2400c9e0 	.word	0x2400c9e0

0800e3e0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b082      	sub	sp, #8
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800e3e8:	2101      	movs	r1, #1
 800e3ea:	6878      	ldr	r0, [r7, #4]
 800e3ec:	f7ff ff3a 	bl	800e264 <tcp_abandon>
}
 800e3f0:	bf00      	nop
 800e3f2:	3708      	adds	r7, #8
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b084      	sub	sp, #16
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d106      	bne.n	800e414 <tcp_update_rcv_ann_wnd+0x1c>
 800e406:	4b25      	ldr	r3, [pc, #148]	@ (800e49c <tcp_update_rcv_ann_wnd+0xa4>)
 800e408:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800e40c:	4924      	ldr	r1, [pc, #144]	@ (800e4a0 <tcp_update_rcv_ann_wnd+0xa8>)
 800e40e:	4825      	ldr	r0, [pc, #148]	@ (800e4a4 <tcp_update_rcv_ann_wnd+0xac>)
 800e410:	f007 fe5c 	bl	80160cc <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e418:	687a      	ldr	r2, [r7, #4]
 800e41a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800e41c:	4413      	add	r3, r2
 800e41e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e424:	687a      	ldr	r2, [r7, #4]
 800e426:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800e428:	f640 3168 	movw	r1, #2920	@ 0xb68
 800e42c:	428a      	cmp	r2, r1
 800e42e:	bf28      	it	cs
 800e430:	460a      	movcs	r2, r1
 800e432:	b292      	uxth	r2, r2
 800e434:	4413      	add	r3, r2
 800e436:	68fa      	ldr	r2, [r7, #12]
 800e438:	1ad3      	subs	r3, r2, r3
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	db08      	blt.n	800e450 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e44a:	68fa      	ldr	r2, [r7, #12]
 800e44c:	1ad3      	subs	r3, r2, r3
 800e44e:	e020      	b.n	800e492 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e458:	1ad3      	subs	r3, r2, r3
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	dd03      	ble.n	800e466 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	2200      	movs	r2, #0
 800e462:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e464:	e014      	b.n	800e490 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e46e:	1ad3      	subs	r3, r2, r3
 800e470:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e478:	d306      	bcc.n	800e488 <tcp_update_rcv_ann_wnd+0x90>
 800e47a:	4b08      	ldr	r3, [pc, #32]	@ (800e49c <tcp_update_rcv_ann_wnd+0xa4>)
 800e47c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800e480:	4909      	ldr	r1, [pc, #36]	@ (800e4a8 <tcp_update_rcv_ann_wnd+0xb0>)
 800e482:	4808      	ldr	r0, [pc, #32]	@ (800e4a4 <tcp_update_rcv_ann_wnd+0xac>)
 800e484:	f007 fe22 	bl	80160cc <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800e488:	68bb      	ldr	r3, [r7, #8]
 800e48a:	b29a      	uxth	r2, r3
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800e490:	2300      	movs	r3, #0
  }
}
 800e492:	4618      	mov	r0, r3
 800e494:	3710      	adds	r7, #16
 800e496:	46bd      	mov	sp, r7
 800e498:	bd80      	pop	{r7, pc}
 800e49a:	bf00      	nop
 800e49c:	080181ac 	.word	0x080181ac
 800e4a0:	08018408 	.word	0x08018408
 800e4a4:	080181f0 	.word	0x080181f0
 800e4a8:	0801842c 	.word	0x0801842c

0800e4ac <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b084      	sub	sp, #16
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
 800e4b4:	460b      	mov	r3, r1
 800e4b6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d107      	bne.n	800e4ce <tcp_recved+0x22>
 800e4be:	4b20      	ldr	r3, [pc, #128]	@ (800e540 <tcp_recved+0x94>)
 800e4c0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800e4c4:	491f      	ldr	r1, [pc, #124]	@ (800e544 <tcp_recved+0x98>)
 800e4c6:	4820      	ldr	r0, [pc, #128]	@ (800e548 <tcp_recved+0x9c>)
 800e4c8:	f007 fe00 	bl	80160cc <iprintf>
 800e4cc:	e034      	b.n	800e538 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	7d1b      	ldrb	r3, [r3, #20]
 800e4d2:	2b01      	cmp	r3, #1
 800e4d4:	d106      	bne.n	800e4e4 <tcp_recved+0x38>
 800e4d6:	4b1a      	ldr	r3, [pc, #104]	@ (800e540 <tcp_recved+0x94>)
 800e4d8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800e4dc:	491b      	ldr	r1, [pc, #108]	@ (800e54c <tcp_recved+0xa0>)
 800e4de:	481a      	ldr	r0, [pc, #104]	@ (800e548 <tcp_recved+0x9c>)
 800e4e0:	f007 fdf4 	bl	80160cc <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800e4e8:	887b      	ldrh	r3, [r7, #2]
 800e4ea:	4413      	add	r3, r2
 800e4ec:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800e4ee:	89fb      	ldrh	r3, [r7, #14]
 800e4f0:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800e4f4:	4293      	cmp	r3, r2
 800e4f6:	d804      	bhi.n	800e502 <tcp_recved+0x56>
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e4fc:	89fa      	ldrh	r2, [r7, #14]
 800e4fe:	429a      	cmp	r2, r3
 800e500:	d204      	bcs.n	800e50c <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800e508:	851a      	strh	r2, [r3, #40]	@ 0x28
 800e50a:	e002      	b.n	800e512 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	89fa      	ldrh	r2, [r7, #14]
 800e510:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800e512:	6878      	ldr	r0, [r7, #4]
 800e514:	f7ff ff70 	bl	800e3f8 <tcp_update_rcv_ann_wnd>
 800e518:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800e51a:	68bb      	ldr	r3, [r7, #8]
 800e51c:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800e520:	4293      	cmp	r3, r2
 800e522:	d909      	bls.n	800e538 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	8b5b      	ldrh	r3, [r3, #26]
 800e528:	f043 0302 	orr.w	r3, r3, #2
 800e52c:	b29a      	uxth	r2, r3
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	f003 fe42 	bl	80121bc <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800e538:	3710      	adds	r7, #16
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop
 800e540:	080181ac 	.word	0x080181ac
 800e544:	08018448 	.word	0x08018448
 800e548:	080181f0 	.word	0x080181f0
 800e54c:	08018460 	.word	0x08018460

0800e550 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800e550:	b5b0      	push	{r4, r5, r7, lr}
 800e552:	b090      	sub	sp, #64	@ 0x40
 800e554:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800e556:	2300      	movs	r3, #0
 800e558:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800e55c:	4b95      	ldr	r3, [pc, #596]	@ (800e7b4 <tcp_slowtmr+0x264>)
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	3301      	adds	r3, #1
 800e562:	4a94      	ldr	r2, [pc, #592]	@ (800e7b4 <tcp_slowtmr+0x264>)
 800e564:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800e566:	4b94      	ldr	r3, [pc, #592]	@ (800e7b8 <tcp_slowtmr+0x268>)
 800e568:	781b      	ldrb	r3, [r3, #0]
 800e56a:	3301      	adds	r3, #1
 800e56c:	b2da      	uxtb	r2, r3
 800e56e:	4b92      	ldr	r3, [pc, #584]	@ (800e7b8 <tcp_slowtmr+0x268>)
 800e570:	701a      	strb	r2, [r3, #0]
 800e572:	e000      	b.n	800e576 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800e574:	bf00      	nop
  prev = NULL;
 800e576:	2300      	movs	r3, #0
 800e578:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800e57a:	4b90      	ldr	r3, [pc, #576]	@ (800e7bc <tcp_slowtmr+0x26c>)
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800e580:	e29d      	b.n	800eabe <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800e582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e584:	7d1b      	ldrb	r3, [r3, #20]
 800e586:	2b00      	cmp	r3, #0
 800e588:	d106      	bne.n	800e598 <tcp_slowtmr+0x48>
 800e58a:	4b8d      	ldr	r3, [pc, #564]	@ (800e7c0 <tcp_slowtmr+0x270>)
 800e58c:	f240 42be 	movw	r2, #1214	@ 0x4be
 800e590:	498c      	ldr	r1, [pc, #560]	@ (800e7c4 <tcp_slowtmr+0x274>)
 800e592:	488d      	ldr	r0, [pc, #564]	@ (800e7c8 <tcp_slowtmr+0x278>)
 800e594:	f007 fd9a 	bl	80160cc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800e598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e59a:	7d1b      	ldrb	r3, [r3, #20]
 800e59c:	2b01      	cmp	r3, #1
 800e59e:	d106      	bne.n	800e5ae <tcp_slowtmr+0x5e>
 800e5a0:	4b87      	ldr	r3, [pc, #540]	@ (800e7c0 <tcp_slowtmr+0x270>)
 800e5a2:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800e5a6:	4989      	ldr	r1, [pc, #548]	@ (800e7cc <tcp_slowtmr+0x27c>)
 800e5a8:	4887      	ldr	r0, [pc, #540]	@ (800e7c8 <tcp_slowtmr+0x278>)
 800e5aa:	f007 fd8f 	bl	80160cc <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800e5ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5b0:	7d1b      	ldrb	r3, [r3, #20]
 800e5b2:	2b0a      	cmp	r3, #10
 800e5b4:	d106      	bne.n	800e5c4 <tcp_slowtmr+0x74>
 800e5b6:	4b82      	ldr	r3, [pc, #520]	@ (800e7c0 <tcp_slowtmr+0x270>)
 800e5b8:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800e5bc:	4984      	ldr	r1, [pc, #528]	@ (800e7d0 <tcp_slowtmr+0x280>)
 800e5be:	4882      	ldr	r0, [pc, #520]	@ (800e7c8 <tcp_slowtmr+0x278>)
 800e5c0:	f007 fd84 	bl	80160cc <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800e5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5c6:	7f9a      	ldrb	r2, [r3, #30]
 800e5c8:	4b7b      	ldr	r3, [pc, #492]	@ (800e7b8 <tcp_slowtmr+0x268>)
 800e5ca:	781b      	ldrb	r3, [r3, #0]
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d105      	bne.n	800e5dc <tcp_slowtmr+0x8c>
      prev = pcb;
 800e5d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800e5d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5d6:	68db      	ldr	r3, [r3, #12]
 800e5d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800e5da:	e270      	b.n	800eabe <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800e5dc:	4b76      	ldr	r3, [pc, #472]	@ (800e7b8 <tcp_slowtmr+0x268>)
 800e5de:	781a      	ldrb	r2, [r3, #0]
 800e5e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5e2:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800e5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5f2:	7d1b      	ldrb	r3, [r3, #20]
 800e5f4:	2b02      	cmp	r3, #2
 800e5f6:	d10a      	bne.n	800e60e <tcp_slowtmr+0xbe>
 800e5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e5fe:	2b05      	cmp	r3, #5
 800e600:	d905      	bls.n	800e60e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800e602:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e606:	3301      	adds	r3, #1
 800e608:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e60c:	e11e      	b.n	800e84c <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800e60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e610:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e614:	2b0b      	cmp	r3, #11
 800e616:	d905      	bls.n	800e624 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800e618:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e61c:	3301      	adds	r3, #1
 800e61e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e622:	e113      	b.n	800e84c <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800e624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e626:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d075      	beq.n	800e71a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800e62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e632:	2b00      	cmp	r3, #0
 800e634:	d006      	beq.n	800e644 <tcp_slowtmr+0xf4>
 800e636:	4b62      	ldr	r3, [pc, #392]	@ (800e7c0 <tcp_slowtmr+0x270>)
 800e638:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800e63c:	4965      	ldr	r1, [pc, #404]	@ (800e7d4 <tcp_slowtmr+0x284>)
 800e63e:	4862      	ldr	r0, [pc, #392]	@ (800e7c8 <tcp_slowtmr+0x278>)
 800e640:	f007 fd44 	bl	80160cc <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800e644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e646:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d106      	bne.n	800e65a <tcp_slowtmr+0x10a>
 800e64c:	4b5c      	ldr	r3, [pc, #368]	@ (800e7c0 <tcp_slowtmr+0x270>)
 800e64e:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800e652:	4961      	ldr	r1, [pc, #388]	@ (800e7d8 <tcp_slowtmr+0x288>)
 800e654:	485c      	ldr	r0, [pc, #368]	@ (800e7c8 <tcp_slowtmr+0x278>)
 800e656:	f007 fd39 	bl	80160cc <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800e65a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e65c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800e660:	2b0b      	cmp	r3, #11
 800e662:	d905      	bls.n	800e670 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800e664:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e668:	3301      	adds	r3, #1
 800e66a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e66e:	e0ed      	b.n	800e84c <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800e670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e672:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e676:	3b01      	subs	r3, #1
 800e678:	4a58      	ldr	r2, [pc, #352]	@ (800e7dc <tcp_slowtmr+0x28c>)
 800e67a:	5cd3      	ldrb	r3, [r2, r3]
 800e67c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800e67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e680:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e684:	7c7a      	ldrb	r2, [r7, #17]
 800e686:	429a      	cmp	r2, r3
 800e688:	d907      	bls.n	800e69a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800e68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e68c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e690:	3301      	adds	r3, #1
 800e692:	b2da      	uxtb	r2, r3
 800e694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e696:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800e69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e69c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800e6a0:	7c7a      	ldrb	r2, [r7, #17]
 800e6a2:	429a      	cmp	r2, r3
 800e6a4:	f200 80d2 	bhi.w	800e84c <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800e6ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d108      	bne.n	800e6c8 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800e6b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e6b8:	f004 fc28 	bl	8012f0c <tcp_zero_window_probe>
 800e6bc:	4603      	mov	r3, r0
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d014      	beq.n	800e6ec <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	623b      	str	r3, [r7, #32]
 800e6c6:	e011      	b.n	800e6ec <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800e6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6ca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e6ce:	4619      	mov	r1, r3
 800e6d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e6d2:	f003 faed 	bl	8011cb0 <tcp_split_unsent_seg>
 800e6d6:	4603      	mov	r3, r0
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d107      	bne.n	800e6ec <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800e6dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e6de:	f003 fd6d 	bl	80121bc <tcp_output>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d101      	bne.n	800e6ec <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800e6e8:	2300      	movs	r3, #0
 800e6ea:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800e6ec:	6a3b      	ldr	r3, [r7, #32]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	f000 80ac 	beq.w	800e84c <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800e6f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800e6fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6fe:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e702:	2b06      	cmp	r3, #6
 800e704:	f200 80a2 	bhi.w	800e84c <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800e708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e70a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800e70e:	3301      	adds	r3, #1
 800e710:	b2da      	uxtb	r2, r3
 800e712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e714:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800e718:	e098      	b.n	800e84c <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800e71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e71c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e720:	2b00      	cmp	r3, #0
 800e722:	db0f      	blt.n	800e744 <tcp_slowtmr+0x1f4>
 800e724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e726:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e72a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e72e:	4293      	cmp	r3, r2
 800e730:	d008      	beq.n	800e744 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800e732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e734:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800e738:	b29b      	uxth	r3, r3
 800e73a:	3301      	adds	r3, #1
 800e73c:	b29b      	uxth	r3, r3
 800e73e:	b21a      	sxth	r2, r3
 800e740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e742:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800e744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e746:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800e74a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e74c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e750:	429a      	cmp	r2, r3
 800e752:	db7b      	blt.n	800e84c <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800e754:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e756:	f004 f825 	bl	80127a4 <tcp_rexmit_rto_prepare>
 800e75a:	4603      	mov	r3, r0
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d007      	beq.n	800e770 <tcp_slowtmr+0x220>
 800e760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e764:	2b00      	cmp	r3, #0
 800e766:	d171      	bne.n	800e84c <tcp_slowtmr+0x2fc>
 800e768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e76a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d06d      	beq.n	800e84c <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800e770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e772:	7d1b      	ldrb	r3, [r3, #20]
 800e774:	2b02      	cmp	r3, #2
 800e776:	d03a      	beq.n	800e7ee <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800e778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e77a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800e77e:	2b0c      	cmp	r3, #12
 800e780:	bf28      	it	cs
 800e782:	230c      	movcs	r3, #12
 800e784:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800e786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e788:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800e78c:	10db      	asrs	r3, r3, #3
 800e78e:	b21b      	sxth	r3, r3
 800e790:	461a      	mov	r2, r3
 800e792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e794:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800e798:	4413      	add	r3, r2
 800e79a:	7efa      	ldrb	r2, [r7, #27]
 800e79c:	4910      	ldr	r1, [pc, #64]	@ (800e7e0 <tcp_slowtmr+0x290>)
 800e79e:	5c8a      	ldrb	r2, [r1, r2]
 800e7a0:	4093      	lsls	r3, r2
 800e7a2:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800e7a4:	697b      	ldr	r3, [r7, #20]
 800e7a6:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	dc1a      	bgt.n	800e7e4 <tcp_slowtmr+0x294>
 800e7ae:	697b      	ldr	r3, [r7, #20]
 800e7b0:	b21a      	sxth	r2, r3
 800e7b2:	e019      	b.n	800e7e8 <tcp_slowtmr+0x298>
 800e7b4:	2400c9cc 	.word	0x2400c9cc
 800e7b8:	2400c9e2 	.word	0x2400c9e2
 800e7bc:	2400c9d8 	.word	0x2400c9d8
 800e7c0:	080181ac 	.word	0x080181ac
 800e7c4:	080184f0 	.word	0x080184f0
 800e7c8:	080181f0 	.word	0x080181f0
 800e7cc:	0801851c 	.word	0x0801851c
 800e7d0:	08018548 	.word	0x08018548
 800e7d4:	08018578 	.word	0x08018578
 800e7d8:	080185ac 	.word	0x080185ac
 800e7dc:	0801a1e0 	.word	0x0801a1e0
 800e7e0:	0801a1d0 	.word	0x0801a1d0
 800e7e4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800e7e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7ea:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800e7ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800e7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800e7fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7fc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800e800:	4293      	cmp	r3, r2
 800e802:	bf28      	it	cs
 800e804:	4613      	movcs	r3, r2
 800e806:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800e808:	8a7b      	ldrh	r3, [r7, #18]
 800e80a:	085b      	lsrs	r3, r3, #1
 800e80c:	b29a      	uxth	r2, r3
 800e80e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e810:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800e814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e816:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800e81a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e81c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e81e:	005b      	lsls	r3, r3, #1
 800e820:	b29b      	uxth	r3, r3
 800e822:	429a      	cmp	r2, r3
 800e824:	d206      	bcs.n	800e834 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800e826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e828:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800e82a:	005b      	lsls	r3, r3, #1
 800e82c:	b29a      	uxth	r2, r3
 800e82e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e830:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800e834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e836:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800e838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e83a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800e83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e840:	2200      	movs	r2, #0
 800e842:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800e846:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e848:	f004 f81c 	bl	8012884 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800e84c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e84e:	7d1b      	ldrb	r3, [r3, #20]
 800e850:	2b06      	cmp	r3, #6
 800e852:	d111      	bne.n	800e878 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800e854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e856:	8b5b      	ldrh	r3, [r3, #26]
 800e858:	f003 0310 	and.w	r3, r3, #16
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d00b      	beq.n	800e878 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e860:	4b9c      	ldr	r3, [pc, #624]	@ (800ead4 <tcp_slowtmr+0x584>)
 800e862:	681a      	ldr	r2, [r3, #0]
 800e864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e866:	6a1b      	ldr	r3, [r3, #32]
 800e868:	1ad3      	subs	r3, r2, r3
 800e86a:	2b28      	cmp	r3, #40	@ 0x28
 800e86c:	d904      	bls.n	800e878 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800e86e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e872:	3301      	adds	r3, #1
 800e874:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e87a:	7a5b      	ldrb	r3, [r3, #9]
 800e87c:	f003 0308 	and.w	r3, r3, #8
 800e880:	2b00      	cmp	r3, #0
 800e882:	d04a      	beq.n	800e91a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800e884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e886:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800e888:	2b04      	cmp	r3, #4
 800e88a:	d003      	beq.n	800e894 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800e88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e88e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800e890:	2b07      	cmp	r3, #7
 800e892:	d142      	bne.n	800e91a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e894:	4b8f      	ldr	r3, [pc, #572]	@ (800ead4 <tcp_slowtmr+0x584>)
 800e896:	681a      	ldr	r2, [r3, #0]
 800e898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e89a:	6a1b      	ldr	r3, [r3, #32]
 800e89c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800e89e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8a0:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e8a4:	4b8c      	ldr	r3, [pc, #560]	@ (800ead8 <tcp_slowtmr+0x588>)
 800e8a6:	440b      	add	r3, r1
 800e8a8:	498c      	ldr	r1, [pc, #560]	@ (800eadc <tcp_slowtmr+0x58c>)
 800e8aa:	fba1 1303 	umull	r1, r3, r1, r3
 800e8ae:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e8b0:	429a      	cmp	r2, r3
 800e8b2:	d90a      	bls.n	800e8ca <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800e8b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e8b8:	3301      	adds	r3, #1
 800e8ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800e8be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e8c2:	3301      	adds	r3, #1
 800e8c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800e8c8:	e027      	b.n	800e91a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e8ca:	4b82      	ldr	r3, [pc, #520]	@ (800ead4 <tcp_slowtmr+0x584>)
 800e8cc:	681a      	ldr	r2, [r3, #0]
 800e8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8d0:	6a1b      	ldr	r3, [r3, #32]
 800e8d2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800e8d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8d6:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800e8da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8dc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	4b7f      	ldr	r3, [pc, #508]	@ (800eae0 <tcp_slowtmr+0x590>)
 800e8e4:	fb00 f303 	mul.w	r3, r0, r3
 800e8e8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800e8ea:	497c      	ldr	r1, [pc, #496]	@ (800eadc <tcp_slowtmr+0x58c>)
 800e8ec:	fba1 1303 	umull	r1, r3, r1, r3
 800e8f0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e8f2:	429a      	cmp	r2, r3
 800e8f4:	d911      	bls.n	800e91a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800e8f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e8f8:	f004 fac8 	bl	8012e8c <tcp_keepalive>
 800e8fc:	4603      	mov	r3, r0
 800e8fe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800e902:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800e906:	2b00      	cmp	r3, #0
 800e908:	d107      	bne.n	800e91a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800e90a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e90c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800e910:	3301      	adds	r3, #1
 800e912:	b2da      	uxtb	r2, r3
 800e914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e916:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800e91a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e91c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d011      	beq.n	800e946 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800e922:	4b6c      	ldr	r3, [pc, #432]	@ (800ead4 <tcp_slowtmr+0x584>)
 800e924:	681a      	ldr	r2, [r3, #0]
 800e926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e928:	6a1b      	ldr	r3, [r3, #32]
 800e92a:	1ad2      	subs	r2, r2, r3
 800e92c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e92e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800e932:	4619      	mov	r1, r3
 800e934:	460b      	mov	r3, r1
 800e936:	005b      	lsls	r3, r3, #1
 800e938:	440b      	add	r3, r1
 800e93a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800e93c:	429a      	cmp	r2, r3
 800e93e:	d302      	bcc.n	800e946 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800e940:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e942:	f000 fddf 	bl	800f504 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800e946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e948:	7d1b      	ldrb	r3, [r3, #20]
 800e94a:	2b03      	cmp	r3, #3
 800e94c:	d10b      	bne.n	800e966 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800e94e:	4b61      	ldr	r3, [pc, #388]	@ (800ead4 <tcp_slowtmr+0x584>)
 800e950:	681a      	ldr	r2, [r3, #0]
 800e952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e954:	6a1b      	ldr	r3, [r3, #32]
 800e956:	1ad3      	subs	r3, r2, r3
 800e958:	2b28      	cmp	r3, #40	@ 0x28
 800e95a:	d904      	bls.n	800e966 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800e95c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e960:	3301      	adds	r3, #1
 800e962:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800e966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e968:	7d1b      	ldrb	r3, [r3, #20]
 800e96a:	2b09      	cmp	r3, #9
 800e96c:	d10b      	bne.n	800e986 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800e96e:	4b59      	ldr	r3, [pc, #356]	@ (800ead4 <tcp_slowtmr+0x584>)
 800e970:	681a      	ldr	r2, [r3, #0]
 800e972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e974:	6a1b      	ldr	r3, [r3, #32]
 800e976:	1ad3      	subs	r3, r2, r3
 800e978:	2bf0      	cmp	r3, #240	@ 0xf0
 800e97a:	d904      	bls.n	800e986 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800e97c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e980:	3301      	adds	r3, #1
 800e982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800e986:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d060      	beq.n	800ea50 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800e98e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e990:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e994:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800e996:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800e998:	f000 fc00 	bl	800f19c <tcp_pcb_purge>
      if (prev != NULL) {
 800e99c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d010      	beq.n	800e9c4 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800e9a2:	4b50      	ldr	r3, [pc, #320]	@ (800eae4 <tcp_slowtmr+0x594>)
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9a8:	429a      	cmp	r2, r3
 800e9aa:	d106      	bne.n	800e9ba <tcp_slowtmr+0x46a>
 800e9ac:	4b4e      	ldr	r3, [pc, #312]	@ (800eae8 <tcp_slowtmr+0x598>)
 800e9ae:	f240 526d 	movw	r2, #1389	@ 0x56d
 800e9b2:	494e      	ldr	r1, [pc, #312]	@ (800eaec <tcp_slowtmr+0x59c>)
 800e9b4:	484e      	ldr	r0, [pc, #312]	@ (800eaf0 <tcp_slowtmr+0x5a0>)
 800e9b6:	f007 fb89 	bl	80160cc <iprintf>
        prev->next = pcb->next;
 800e9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9bc:	68da      	ldr	r2, [r3, #12]
 800e9be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9c0:	60da      	str	r2, [r3, #12]
 800e9c2:	e00f      	b.n	800e9e4 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800e9c4:	4b47      	ldr	r3, [pc, #284]	@ (800eae4 <tcp_slowtmr+0x594>)
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9ca:	429a      	cmp	r2, r3
 800e9cc:	d006      	beq.n	800e9dc <tcp_slowtmr+0x48c>
 800e9ce:	4b46      	ldr	r3, [pc, #280]	@ (800eae8 <tcp_slowtmr+0x598>)
 800e9d0:	f240 5271 	movw	r2, #1393	@ 0x571
 800e9d4:	4947      	ldr	r1, [pc, #284]	@ (800eaf4 <tcp_slowtmr+0x5a4>)
 800e9d6:	4846      	ldr	r0, [pc, #280]	@ (800eaf0 <tcp_slowtmr+0x5a0>)
 800e9d8:	f007 fb78 	bl	80160cc <iprintf>
        tcp_active_pcbs = pcb->next;
 800e9dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9de:	68db      	ldr	r3, [r3, #12]
 800e9e0:	4a40      	ldr	r2, [pc, #256]	@ (800eae4 <tcp_slowtmr+0x594>)
 800e9e2:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800e9e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d013      	beq.n	800ea14 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800e9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ee:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800e9f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9f2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800e9f4:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800e9f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9f8:	3304      	adds	r3, #4
 800e9fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9fc:	8ad2      	ldrh	r2, [r2, #22]
 800e9fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ea00:	8b09      	ldrh	r1, [r1, #24]
 800ea02:	9102      	str	r1, [sp, #8]
 800ea04:	9201      	str	r2, [sp, #4]
 800ea06:	9300      	str	r3, [sp, #0]
 800ea08:	462b      	mov	r3, r5
 800ea0a:	4622      	mov	r2, r4
 800ea0c:	4601      	mov	r1, r0
 800ea0e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ea10:	f004 f988 	bl	8012d24 <tcp_rst>
      err_arg = pcb->callback_arg;
 800ea14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea16:	691b      	ldr	r3, [r3, #16]
 800ea18:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800ea1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea1c:	7d1b      	ldrb	r3, [r3, #20]
 800ea1e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800ea20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea22:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800ea24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea26:	68db      	ldr	r3, [r3, #12]
 800ea28:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800ea2a:	6838      	ldr	r0, [r7, #0]
 800ea2c:	f7ff f9f0 	bl	800de10 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800ea30:	4b31      	ldr	r3, [pc, #196]	@ (800eaf8 <tcp_slowtmr+0x5a8>)
 800ea32:	2200      	movs	r2, #0
 800ea34:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d004      	beq.n	800ea46 <tcp_slowtmr+0x4f6>
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	f06f 010c 	mvn.w	r1, #12
 800ea42:	68b8      	ldr	r0, [r7, #8]
 800ea44:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800ea46:	4b2c      	ldr	r3, [pc, #176]	@ (800eaf8 <tcp_slowtmr+0x5a8>)
 800ea48:	781b      	ldrb	r3, [r3, #0]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d037      	beq.n	800eabe <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800ea4e:	e592      	b.n	800e576 <tcp_slowtmr+0x26>
      prev = pcb;
 800ea50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea52:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800ea54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea56:	68db      	ldr	r3, [r3, #12]
 800ea58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800ea5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea5c:	7f1b      	ldrb	r3, [r3, #28]
 800ea5e:	3301      	adds	r3, #1
 800ea60:	b2da      	uxtb	r2, r3
 800ea62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea64:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800ea66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea68:	7f1a      	ldrb	r2, [r3, #28]
 800ea6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea6c:	7f5b      	ldrb	r3, [r3, #29]
 800ea6e:	429a      	cmp	r2, r3
 800ea70:	d325      	bcc.n	800eabe <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800ea72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea74:	2200      	movs	r2, #0
 800ea76:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800ea78:	4b1f      	ldr	r3, [pc, #124]	@ (800eaf8 <tcp_slowtmr+0x5a8>)
 800ea7a:	2200      	movs	r2, #0
 800ea7c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800ea7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d00b      	beq.n	800eaa0 <tcp_slowtmr+0x550>
 800ea88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ea8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea90:	6912      	ldr	r2, [r2, #16]
 800ea92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ea94:	4610      	mov	r0, r2
 800ea96:	4798      	blx	r3
 800ea98:	4603      	mov	r3, r0
 800ea9a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800ea9e:	e002      	b.n	800eaa6 <tcp_slowtmr+0x556>
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800eaa6:	4b14      	ldr	r3, [pc, #80]	@ (800eaf8 <tcp_slowtmr+0x5a8>)
 800eaa8:	781b      	ldrb	r3, [r3, #0]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	f47f ad62 	bne.w	800e574 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800eab0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d102      	bne.n	800eabe <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800eab8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eaba:	f003 fb7f 	bl	80121bc <tcp_output>
  while (pcb != NULL) {
 800eabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	f47f ad5e 	bne.w	800e582 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800eac6:	2300      	movs	r3, #0
 800eac8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800eaca:	4b0c      	ldr	r3, [pc, #48]	@ (800eafc <tcp_slowtmr+0x5ac>)
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800ead0:	e069      	b.n	800eba6 <tcp_slowtmr+0x656>
 800ead2:	bf00      	nop
 800ead4:	2400c9cc 	.word	0x2400c9cc
 800ead8:	000a4cb8 	.word	0x000a4cb8
 800eadc:	10624dd3 	.word	0x10624dd3
 800eae0:	000124f8 	.word	0x000124f8
 800eae4:	2400c9d8 	.word	0x2400c9d8
 800eae8:	080181ac 	.word	0x080181ac
 800eaec:	080185e4 	.word	0x080185e4
 800eaf0:	080181f0 	.word	0x080181f0
 800eaf4:	08018610 	.word	0x08018610
 800eaf8:	2400c9e0 	.word	0x2400c9e0
 800eafc:	2400c9dc 	.word	0x2400c9dc
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800eb00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb02:	7d1b      	ldrb	r3, [r3, #20]
 800eb04:	2b0a      	cmp	r3, #10
 800eb06:	d006      	beq.n	800eb16 <tcp_slowtmr+0x5c6>
 800eb08:	4b2b      	ldr	r3, [pc, #172]	@ (800ebb8 <tcp_slowtmr+0x668>)
 800eb0a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800eb0e:	492b      	ldr	r1, [pc, #172]	@ (800ebbc <tcp_slowtmr+0x66c>)
 800eb10:	482b      	ldr	r0, [pc, #172]	@ (800ebc0 <tcp_slowtmr+0x670>)
 800eb12:	f007 fadb 	bl	80160cc <iprintf>
    pcb_remove = 0;
 800eb16:	2300      	movs	r3, #0
 800eb18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800eb1c:	4b29      	ldr	r3, [pc, #164]	@ (800ebc4 <tcp_slowtmr+0x674>)
 800eb1e:	681a      	ldr	r2, [r3, #0]
 800eb20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb22:	6a1b      	ldr	r3, [r3, #32]
 800eb24:	1ad3      	subs	r3, r2, r3
 800eb26:	2bf0      	cmp	r3, #240	@ 0xf0
 800eb28:	d904      	bls.n	800eb34 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800eb2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb2e:	3301      	adds	r3, #1
 800eb30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800eb34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d02f      	beq.n	800eb9c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800eb3c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eb3e:	f000 fb2d 	bl	800f19c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800eb42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d010      	beq.n	800eb6a <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800eb48:	4b1f      	ldr	r3, [pc, #124]	@ (800ebc8 <tcp_slowtmr+0x678>)
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eb4e:	429a      	cmp	r2, r3
 800eb50:	d106      	bne.n	800eb60 <tcp_slowtmr+0x610>
 800eb52:	4b19      	ldr	r3, [pc, #100]	@ (800ebb8 <tcp_slowtmr+0x668>)
 800eb54:	f240 52af 	movw	r2, #1455	@ 0x5af
 800eb58:	491c      	ldr	r1, [pc, #112]	@ (800ebcc <tcp_slowtmr+0x67c>)
 800eb5a:	4819      	ldr	r0, [pc, #100]	@ (800ebc0 <tcp_slowtmr+0x670>)
 800eb5c:	f007 fab6 	bl	80160cc <iprintf>
        prev->next = pcb->next;
 800eb60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb62:	68da      	ldr	r2, [r3, #12]
 800eb64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb66:	60da      	str	r2, [r3, #12]
 800eb68:	e00f      	b.n	800eb8a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800eb6a:	4b17      	ldr	r3, [pc, #92]	@ (800ebc8 <tcp_slowtmr+0x678>)
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eb70:	429a      	cmp	r2, r3
 800eb72:	d006      	beq.n	800eb82 <tcp_slowtmr+0x632>
 800eb74:	4b10      	ldr	r3, [pc, #64]	@ (800ebb8 <tcp_slowtmr+0x668>)
 800eb76:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800eb7a:	4915      	ldr	r1, [pc, #84]	@ (800ebd0 <tcp_slowtmr+0x680>)
 800eb7c:	4810      	ldr	r0, [pc, #64]	@ (800ebc0 <tcp_slowtmr+0x670>)
 800eb7e:	f007 faa5 	bl	80160cc <iprintf>
        tcp_tw_pcbs = pcb->next;
 800eb82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb84:	68db      	ldr	r3, [r3, #12]
 800eb86:	4a10      	ldr	r2, [pc, #64]	@ (800ebc8 <tcp_slowtmr+0x678>)
 800eb88:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800eb8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb8c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800eb8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb90:	68db      	ldr	r3, [r3, #12]
 800eb92:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800eb94:	69f8      	ldr	r0, [r7, #28]
 800eb96:	f7ff f93b 	bl	800de10 <tcp_free>
 800eb9a:	e004      	b.n	800eba6 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800eb9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb9e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800eba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eba2:	68db      	ldr	r3, [r3, #12]
 800eba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800eba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d1a9      	bne.n	800eb00 <tcp_slowtmr+0x5b0>
    }
  }
}
 800ebac:	bf00      	nop
 800ebae:	bf00      	nop
 800ebb0:	3730      	adds	r7, #48	@ 0x30
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	bdb0      	pop	{r4, r5, r7, pc}
 800ebb6:	bf00      	nop
 800ebb8:	080181ac 	.word	0x080181ac
 800ebbc:	0801863c 	.word	0x0801863c
 800ebc0:	080181f0 	.word	0x080181f0
 800ebc4:	2400c9cc 	.word	0x2400c9cc
 800ebc8:	2400c9dc 	.word	0x2400c9dc
 800ebcc:	0801866c 	.word	0x0801866c
 800ebd0:	08018694 	.word	0x08018694

0800ebd4 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b082      	sub	sp, #8
 800ebd8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800ebda:	4b2d      	ldr	r3, [pc, #180]	@ (800ec90 <tcp_fasttmr+0xbc>)
 800ebdc:	781b      	ldrb	r3, [r3, #0]
 800ebde:	3301      	adds	r3, #1
 800ebe0:	b2da      	uxtb	r2, r3
 800ebe2:	4b2b      	ldr	r3, [pc, #172]	@ (800ec90 <tcp_fasttmr+0xbc>)
 800ebe4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800ebe6:	4b2b      	ldr	r3, [pc, #172]	@ (800ec94 <tcp_fasttmr+0xc0>)
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800ebec:	e048      	b.n	800ec80 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	7f9a      	ldrb	r2, [r3, #30]
 800ebf2:	4b27      	ldr	r3, [pc, #156]	@ (800ec90 <tcp_fasttmr+0xbc>)
 800ebf4:	781b      	ldrb	r3, [r3, #0]
 800ebf6:	429a      	cmp	r2, r3
 800ebf8:	d03f      	beq.n	800ec7a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800ebfa:	4b25      	ldr	r3, [pc, #148]	@ (800ec90 <tcp_fasttmr+0xbc>)
 800ebfc:	781a      	ldrb	r2, [r3, #0]
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	8b5b      	ldrh	r3, [r3, #26]
 800ec06:	f003 0301 	and.w	r3, r3, #1
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d010      	beq.n	800ec30 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	8b5b      	ldrh	r3, [r3, #26]
 800ec12:	f043 0302 	orr.w	r3, r3, #2
 800ec16:	b29a      	uxth	r2, r3
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800ec1c:	6878      	ldr	r0, [r7, #4]
 800ec1e:	f003 facd 	bl	80121bc <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	8b5b      	ldrh	r3, [r3, #26]
 800ec26:	f023 0303 	bic.w	r3, r3, #3
 800ec2a:	b29a      	uxth	r2, r3
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	8b5b      	ldrh	r3, [r3, #26]
 800ec34:	f003 0308 	and.w	r3, r3, #8
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d009      	beq.n	800ec50 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	8b5b      	ldrh	r3, [r3, #26]
 800ec40:	f023 0308 	bic.w	r3, r3, #8
 800ec44:	b29a      	uxth	r2, r3
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	f7ff fa74 	bl	800e138 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	68db      	ldr	r3, [r3, #12]
 800ec54:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d00a      	beq.n	800ec74 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800ec5e:	4b0e      	ldr	r3, [pc, #56]	@ (800ec98 <tcp_fasttmr+0xc4>)
 800ec60:	2200      	movs	r2, #0
 800ec62:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800ec64:	6878      	ldr	r0, [r7, #4]
 800ec66:	f000 f819 	bl	800ec9c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800ec6a:	4b0b      	ldr	r3, [pc, #44]	@ (800ec98 <tcp_fasttmr+0xc4>)
 800ec6c:	781b      	ldrb	r3, [r3, #0]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	d000      	beq.n	800ec74 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800ec72:	e7b8      	b.n	800ebe6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	607b      	str	r3, [r7, #4]
 800ec78:	e002      	b.n	800ec80 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	68db      	ldr	r3, [r3, #12]
 800ec7e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d1b3      	bne.n	800ebee <tcp_fasttmr+0x1a>
    }
  }
}
 800ec86:	bf00      	nop
 800ec88:	bf00      	nop
 800ec8a:	3708      	adds	r7, #8
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	2400c9e2 	.word	0x2400c9e2
 800ec94:	2400c9d8 	.word	0x2400c9d8
 800ec98:	2400c9e0 	.word	0x2400c9e0

0800ec9c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800ec9c:	b590      	push	{r4, r7, lr}
 800ec9e:	b085      	sub	sp, #20
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d109      	bne.n	800ecbe <tcp_process_refused_data+0x22>
 800ecaa:	4b38      	ldr	r3, [pc, #224]	@ (800ed8c <tcp_process_refused_data+0xf0>)
 800ecac:	f240 6209 	movw	r2, #1545	@ 0x609
 800ecb0:	4937      	ldr	r1, [pc, #220]	@ (800ed90 <tcp_process_refused_data+0xf4>)
 800ecb2:	4838      	ldr	r0, [pc, #224]	@ (800ed94 <tcp_process_refused_data+0xf8>)
 800ecb4:	f007 fa0a 	bl	80160cc <iprintf>
 800ecb8:	f06f 030f 	mvn.w	r3, #15
 800ecbc:	e061      	b.n	800ed82 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ecc2:	7b5b      	ldrb	r3, [r3, #13]
 800ecc4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ecca:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2200      	movs	r2, #0
 800ecd0:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d00b      	beq.n	800ecf4 <tcp_process_refused_data+0x58>
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	6918      	ldr	r0, [r3, #16]
 800ece6:	2300      	movs	r3, #0
 800ece8:	68ba      	ldr	r2, [r7, #8]
 800ecea:	6879      	ldr	r1, [r7, #4]
 800ecec:	47a0      	blx	r4
 800ecee:	4603      	mov	r3, r0
 800ecf0:	73fb      	strb	r3, [r7, #15]
 800ecf2:	e007      	b.n	800ed04 <tcp_process_refused_data+0x68>
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	68ba      	ldr	r2, [r7, #8]
 800ecf8:	6879      	ldr	r1, [r7, #4]
 800ecfa:	2000      	movs	r0, #0
 800ecfc:	f000 f8a6 	bl	800ee4c <tcp_recv_null>
 800ed00:	4603      	mov	r3, r0
 800ed02:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800ed04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d12b      	bne.n	800ed64 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800ed0c:	7bbb      	ldrb	r3, [r7, #14]
 800ed0e:	f003 0320 	and.w	r3, r3, #32
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d034      	beq.n	800ed80 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ed1a:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800ed1e:	4293      	cmp	r3, r2
 800ed20:	d005      	beq.n	800ed2e <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ed26:	3301      	adds	r3, #1
 800ed28:	b29a      	uxth	r2, r3
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d00b      	beq.n	800ed50 <tcp_process_refused_data+0xb4>
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	6918      	ldr	r0, [r3, #16]
 800ed42:	2300      	movs	r3, #0
 800ed44:	2200      	movs	r2, #0
 800ed46:	6879      	ldr	r1, [r7, #4]
 800ed48:	47a0      	blx	r4
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	73fb      	strb	r3, [r7, #15]
 800ed4e:	e001      	b.n	800ed54 <tcp_process_refused_data+0xb8>
 800ed50:	2300      	movs	r3, #0
 800ed52:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800ed54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed58:	f113 0f0d 	cmn.w	r3, #13
 800ed5c:	d110      	bne.n	800ed80 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 800ed5e:	f06f 030c 	mvn.w	r3, #12
 800ed62:	e00e      	b.n	800ed82 <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 800ed64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed68:	f113 0f0d 	cmn.w	r3, #13
 800ed6c:	d102      	bne.n	800ed74 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800ed6e:	f06f 030c 	mvn.w	r3, #12
 800ed72:	e006      	b.n	800ed82 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	68ba      	ldr	r2, [r7, #8]
 800ed78:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800ed7a:	f06f 0304 	mvn.w	r3, #4
 800ed7e:	e000      	b.n	800ed82 <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 800ed80:	2300      	movs	r3, #0
}
 800ed82:	4618      	mov	r0, r3
 800ed84:	3714      	adds	r7, #20
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd90      	pop	{r4, r7, pc}
 800ed8a:	bf00      	nop
 800ed8c:	080181ac 	.word	0x080181ac
 800ed90:	080186bc 	.word	0x080186bc
 800ed94:	080181f0 	.word	0x080181f0

0800ed98 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b084      	sub	sp, #16
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800eda0:	e007      	b.n	800edb2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800eda8:	6878      	ldr	r0, [r7, #4]
 800edaa:	f000 f80a 	bl	800edc2 <tcp_seg_free>
    seg = next;
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d1f4      	bne.n	800eda2 <tcp_segs_free+0xa>
  }
}
 800edb8:	bf00      	nop
 800edba:	bf00      	nop
 800edbc:	3710      	adds	r7, #16
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}

0800edc2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800edc2:	b580      	push	{r7, lr}
 800edc4:	b082      	sub	sp, #8
 800edc6:	af00      	add	r7, sp, #0
 800edc8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d00c      	beq.n	800edea <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	685b      	ldr	r3, [r3, #4]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d004      	beq.n	800ede2 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	685b      	ldr	r3, [r3, #4]
 800eddc:	4618      	mov	r0, r3
 800edde:	f7fe fd6b 	bl	800d8b8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800ede2:	6879      	ldr	r1, [r7, #4]
 800ede4:	2003      	movs	r0, #3
 800ede6:	f7fd febf 	bl	800cb68 <memp_free>
  }
}
 800edea:	bf00      	nop
 800edec:	3708      	adds	r7, #8
 800edee:	46bd      	mov	sp, r7
 800edf0:	bd80      	pop	{r7, pc}
	...

0800edf4 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b084      	sub	sp, #16
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d106      	bne.n	800ee10 <tcp_seg_copy+0x1c>
 800ee02:	4b0f      	ldr	r3, [pc, #60]	@ (800ee40 <tcp_seg_copy+0x4c>)
 800ee04:	f240 6282 	movw	r2, #1666	@ 0x682
 800ee08:	490e      	ldr	r1, [pc, #56]	@ (800ee44 <tcp_seg_copy+0x50>)
 800ee0a:	480f      	ldr	r0, [pc, #60]	@ (800ee48 <tcp_seg_copy+0x54>)
 800ee0c:	f007 f95e 	bl	80160cc <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800ee10:	2003      	movs	r0, #3
 800ee12:	f7fd fe33 	bl	800ca7c <memp_malloc>
 800ee16:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	2b00      	cmp	r3, #0
 800ee1c:	d101      	bne.n	800ee22 <tcp_seg_copy+0x2e>
    return NULL;
 800ee1e:	2300      	movs	r3, #0
 800ee20:	e00a      	b.n	800ee38 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800ee22:	2210      	movs	r2, #16
 800ee24:	6879      	ldr	r1, [r7, #4]
 800ee26:	68f8      	ldr	r0, [r7, #12]
 800ee28:	f007 fa8f 	bl	801634a <memcpy>
  pbuf_ref(cseg->p);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	685b      	ldr	r3, [r3, #4]
 800ee30:	4618      	mov	r0, r3
 800ee32:	f7fe fde7 	bl	800da04 <pbuf_ref>
  return cseg;
 800ee36:	68fb      	ldr	r3, [r7, #12]
}
 800ee38:	4618      	mov	r0, r3
 800ee3a:	3710      	adds	r7, #16
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	bd80      	pop	{r7, pc}
 800ee40:	080181ac 	.word	0x080181ac
 800ee44:	08018700 	.word	0x08018700
 800ee48:	080181f0 	.word	0x080181f0

0800ee4c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ee4c:	b580      	push	{r7, lr}
 800ee4e:	b084      	sub	sp, #16
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	60f8      	str	r0, [r7, #12]
 800ee54:	60b9      	str	r1, [r7, #8]
 800ee56:	607a      	str	r2, [r7, #4]
 800ee58:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d109      	bne.n	800ee74 <tcp_recv_null+0x28>
 800ee60:	4b12      	ldr	r3, [pc, #72]	@ (800eeac <tcp_recv_null+0x60>)
 800ee62:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800ee66:	4912      	ldr	r1, [pc, #72]	@ (800eeb0 <tcp_recv_null+0x64>)
 800ee68:	4812      	ldr	r0, [pc, #72]	@ (800eeb4 <tcp_recv_null+0x68>)
 800ee6a:	f007 f92f 	bl	80160cc <iprintf>
 800ee6e:	f06f 030f 	mvn.w	r3, #15
 800ee72:	e016      	b.n	800eea2 <tcp_recv_null+0x56>

  if (p != NULL) {
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d009      	beq.n	800ee8e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	891b      	ldrh	r3, [r3, #8]
 800ee7e:	4619      	mov	r1, r3
 800ee80:	68b8      	ldr	r0, [r7, #8]
 800ee82:	f7ff fb13 	bl	800e4ac <tcp_recved>
    pbuf_free(p);
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	f7fe fd16 	bl	800d8b8 <pbuf_free>
 800ee8c:	e008      	b.n	800eea0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800ee8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d104      	bne.n	800eea0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800ee96:	68b8      	ldr	r0, [r7, #8]
 800ee98:	f7ff f9b8 	bl	800e20c <tcp_close>
 800ee9c:	4603      	mov	r3, r0
 800ee9e:	e000      	b.n	800eea2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800eea0:	2300      	movs	r3, #0
}
 800eea2:	4618      	mov	r0, r3
 800eea4:	3710      	adds	r7, #16
 800eea6:	46bd      	mov	sp, r7
 800eea8:	bd80      	pop	{r7, pc}
 800eeaa:	bf00      	nop
 800eeac:	080181ac 	.word	0x080181ac
 800eeb0:	0801871c 	.word	0x0801871c
 800eeb4:	080181f0 	.word	0x080181f0

0800eeb8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b086      	sub	sp, #24
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	4603      	mov	r3, r0
 800eec0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800eec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	db01      	blt.n	800eece <tcp_kill_prio+0x16>
 800eeca:	79fb      	ldrb	r3, [r7, #7]
 800eecc:	e000      	b.n	800eed0 <tcp_kill_prio+0x18>
 800eece:	237f      	movs	r3, #127	@ 0x7f
 800eed0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800eed2:	7afb      	ldrb	r3, [r7, #11]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d034      	beq.n	800ef42 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800eed8:	7afb      	ldrb	r3, [r7, #11]
 800eeda:	3b01      	subs	r3, #1
 800eedc:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800eede:	2300      	movs	r3, #0
 800eee0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800eee2:	2300      	movs	r3, #0
 800eee4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800eee6:	4b19      	ldr	r3, [pc, #100]	@ (800ef4c <tcp_kill_prio+0x94>)
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	617b      	str	r3, [r7, #20]
 800eeec:	e01f      	b.n	800ef2e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800eeee:	697b      	ldr	r3, [r7, #20]
 800eef0:	7d5b      	ldrb	r3, [r3, #21]
 800eef2:	7afa      	ldrb	r2, [r7, #11]
 800eef4:	429a      	cmp	r2, r3
 800eef6:	d80c      	bhi.n	800ef12 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800eef8:	697b      	ldr	r3, [r7, #20]
 800eefa:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800eefc:	7afa      	ldrb	r2, [r7, #11]
 800eefe:	429a      	cmp	r2, r3
 800ef00:	d112      	bne.n	800ef28 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ef02:	4b13      	ldr	r3, [pc, #76]	@ (800ef50 <tcp_kill_prio+0x98>)
 800ef04:	681a      	ldr	r2, [r3, #0]
 800ef06:	697b      	ldr	r3, [r7, #20]
 800ef08:	6a1b      	ldr	r3, [r3, #32]
 800ef0a:	1ad3      	subs	r3, r2, r3
 800ef0c:	68fa      	ldr	r2, [r7, #12]
 800ef0e:	429a      	cmp	r2, r3
 800ef10:	d80a      	bhi.n	800ef28 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800ef12:	4b0f      	ldr	r3, [pc, #60]	@ (800ef50 <tcp_kill_prio+0x98>)
 800ef14:	681a      	ldr	r2, [r3, #0]
 800ef16:	697b      	ldr	r3, [r7, #20]
 800ef18:	6a1b      	ldr	r3, [r3, #32]
 800ef1a:	1ad3      	subs	r3, r2, r3
 800ef1c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800ef1e:	697b      	ldr	r3, [r7, #20]
 800ef20:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800ef22:	697b      	ldr	r3, [r7, #20]
 800ef24:	7d5b      	ldrb	r3, [r3, #21]
 800ef26:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef28:	697b      	ldr	r3, [r7, #20]
 800ef2a:	68db      	ldr	r3, [r3, #12]
 800ef2c:	617b      	str	r3, [r7, #20]
 800ef2e:	697b      	ldr	r3, [r7, #20]
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d1dc      	bne.n	800eeee <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800ef34:	693b      	ldr	r3, [r7, #16]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d004      	beq.n	800ef44 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ef3a:	6938      	ldr	r0, [r7, #16]
 800ef3c:	f7ff fa50 	bl	800e3e0 <tcp_abort>
 800ef40:	e000      	b.n	800ef44 <tcp_kill_prio+0x8c>
    return;
 800ef42:	bf00      	nop
  }
}
 800ef44:	3718      	adds	r7, #24
 800ef46:	46bd      	mov	sp, r7
 800ef48:	bd80      	pop	{r7, pc}
 800ef4a:	bf00      	nop
 800ef4c:	2400c9d8 	.word	0x2400c9d8
 800ef50:	2400c9cc 	.word	0x2400c9cc

0800ef54 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b086      	sub	sp, #24
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800ef5e:	79fb      	ldrb	r3, [r7, #7]
 800ef60:	2b08      	cmp	r3, #8
 800ef62:	d009      	beq.n	800ef78 <tcp_kill_state+0x24>
 800ef64:	79fb      	ldrb	r3, [r7, #7]
 800ef66:	2b09      	cmp	r3, #9
 800ef68:	d006      	beq.n	800ef78 <tcp_kill_state+0x24>
 800ef6a:	4b1a      	ldr	r3, [pc, #104]	@ (800efd4 <tcp_kill_state+0x80>)
 800ef6c:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800ef70:	4919      	ldr	r1, [pc, #100]	@ (800efd8 <tcp_kill_state+0x84>)
 800ef72:	481a      	ldr	r0, [pc, #104]	@ (800efdc <tcp_kill_state+0x88>)
 800ef74:	f007 f8aa 	bl	80160cc <iprintf>

  inactivity = 0;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef80:	4b17      	ldr	r3, [pc, #92]	@ (800efe0 <tcp_kill_state+0x8c>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	617b      	str	r3, [r7, #20]
 800ef86:	e017      	b.n	800efb8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800ef88:	697b      	ldr	r3, [r7, #20]
 800ef8a:	7d1b      	ldrb	r3, [r3, #20]
 800ef8c:	79fa      	ldrb	r2, [r7, #7]
 800ef8e:	429a      	cmp	r2, r3
 800ef90:	d10f      	bne.n	800efb2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ef92:	4b14      	ldr	r3, [pc, #80]	@ (800efe4 <tcp_kill_state+0x90>)
 800ef94:	681a      	ldr	r2, [r3, #0]
 800ef96:	697b      	ldr	r3, [r7, #20]
 800ef98:	6a1b      	ldr	r3, [r3, #32]
 800ef9a:	1ad3      	subs	r3, r2, r3
 800ef9c:	68fa      	ldr	r2, [r7, #12]
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	d807      	bhi.n	800efb2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800efa2:	4b10      	ldr	r3, [pc, #64]	@ (800efe4 <tcp_kill_state+0x90>)
 800efa4:	681a      	ldr	r2, [r3, #0]
 800efa6:	697b      	ldr	r3, [r7, #20]
 800efa8:	6a1b      	ldr	r3, [r3, #32]
 800efaa:	1ad3      	subs	r3, r2, r3
 800efac:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800efae:	697b      	ldr	r3, [r7, #20]
 800efb0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800efb2:	697b      	ldr	r3, [r7, #20]
 800efb4:	68db      	ldr	r3, [r3, #12]
 800efb6:	617b      	str	r3, [r7, #20]
 800efb8:	697b      	ldr	r3, [r7, #20]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d1e4      	bne.n	800ef88 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800efbe:	693b      	ldr	r3, [r7, #16]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d003      	beq.n	800efcc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800efc4:	2100      	movs	r1, #0
 800efc6:	6938      	ldr	r0, [r7, #16]
 800efc8:	f7ff f94c 	bl	800e264 <tcp_abandon>
  }
}
 800efcc:	bf00      	nop
 800efce:	3718      	adds	r7, #24
 800efd0:	46bd      	mov	sp, r7
 800efd2:	bd80      	pop	{r7, pc}
 800efd4:	080181ac 	.word	0x080181ac
 800efd8:	08018738 	.word	0x08018738
 800efdc:	080181f0 	.word	0x080181f0
 800efe0:	2400c9d8 	.word	0x2400c9d8
 800efe4:	2400c9cc 	.word	0x2400c9cc

0800efe8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	b084      	sub	sp, #16
 800efec:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800efee:	2300      	movs	r3, #0
 800eff0:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800eff2:	2300      	movs	r3, #0
 800eff4:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800eff6:	4b12      	ldr	r3, [pc, #72]	@ (800f040 <tcp_kill_timewait+0x58>)
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	60fb      	str	r3, [r7, #12]
 800effc:	e012      	b.n	800f024 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800effe:	4b11      	ldr	r3, [pc, #68]	@ (800f044 <tcp_kill_timewait+0x5c>)
 800f000:	681a      	ldr	r2, [r3, #0]
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	6a1b      	ldr	r3, [r3, #32]
 800f006:	1ad3      	subs	r3, r2, r3
 800f008:	687a      	ldr	r2, [r7, #4]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d807      	bhi.n	800f01e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800f00e:	4b0d      	ldr	r3, [pc, #52]	@ (800f044 <tcp_kill_timewait+0x5c>)
 800f010:	681a      	ldr	r2, [r3, #0]
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	6a1b      	ldr	r3, [r3, #32]
 800f016:	1ad3      	subs	r3, r2, r3
 800f018:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f01e:	68fb      	ldr	r3, [r7, #12]
 800f020:	68db      	ldr	r3, [r3, #12]
 800f022:	60fb      	str	r3, [r7, #12]
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d1e9      	bne.n	800effe <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800f02a:	68bb      	ldr	r3, [r7, #8]
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d002      	beq.n	800f036 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800f030:	68b8      	ldr	r0, [r7, #8]
 800f032:	f7ff f9d5 	bl	800e3e0 <tcp_abort>
  }
}
 800f036:	bf00      	nop
 800f038:	3710      	adds	r7, #16
 800f03a:	46bd      	mov	sp, r7
 800f03c:	bd80      	pop	{r7, pc}
 800f03e:	bf00      	nop
 800f040:	2400c9dc 	.word	0x2400c9dc
 800f044:	2400c9cc 	.word	0x2400c9cc

0800f048 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b082      	sub	sp, #8
 800f04c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800f04e:	4b10      	ldr	r3, [pc, #64]	@ (800f090 <tcp_handle_closepend+0x48>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800f054:	e014      	b.n	800f080 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	68db      	ldr	r3, [r3, #12]
 800f05a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	8b5b      	ldrh	r3, [r3, #26]
 800f060:	f003 0308 	and.w	r3, r3, #8
 800f064:	2b00      	cmp	r3, #0
 800f066:	d009      	beq.n	800f07c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	8b5b      	ldrh	r3, [r3, #26]
 800f06c:	f023 0308 	bic.w	r3, r3, #8
 800f070:	b29a      	uxth	r2, r3
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	f7ff f85e 	bl	800e138 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d1e7      	bne.n	800f056 <tcp_handle_closepend+0xe>
  }
}
 800f086:	bf00      	nop
 800f088:	bf00      	nop
 800f08a:	3708      	adds	r7, #8
 800f08c:	46bd      	mov	sp, r7
 800f08e:	bd80      	pop	{r7, pc}
 800f090:	2400c9d8 	.word	0x2400c9d8

0800f094 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800f094:	b580      	push	{r7, lr}
 800f096:	b084      	sub	sp, #16
 800f098:	af00      	add	r7, sp, #0
 800f09a:	4603      	mov	r3, r0
 800f09c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f09e:	2001      	movs	r0, #1
 800f0a0:	f7fd fcec 	bl	800ca7c <memp_malloc>
 800f0a4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d126      	bne.n	800f0fa <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800f0ac:	f7ff ffcc 	bl	800f048 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800f0b0:	f7ff ff9a 	bl	800efe8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f0b4:	2001      	movs	r0, #1
 800f0b6:	f7fd fce1 	bl	800ca7c <memp_malloc>
 800f0ba:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d11b      	bne.n	800f0fa <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800f0c2:	2009      	movs	r0, #9
 800f0c4:	f7ff ff46 	bl	800ef54 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f0c8:	2001      	movs	r0, #1
 800f0ca:	f7fd fcd7 	bl	800ca7c <memp_malloc>
 800f0ce:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d111      	bne.n	800f0fa <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800f0d6:	2008      	movs	r0, #8
 800f0d8:	f7ff ff3c 	bl	800ef54 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f0dc:	2001      	movs	r0, #1
 800f0de:	f7fd fccd 	bl	800ca7c <memp_malloc>
 800f0e2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d107      	bne.n	800f0fa <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800f0ea:	79fb      	ldrb	r3, [r7, #7]
 800f0ec:	4618      	mov	r0, r3
 800f0ee:	f7ff fee3 	bl	800eeb8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800f0f2:	2001      	movs	r0, #1
 800f0f4:	f7fd fcc2 	bl	800ca7c <memp_malloc>
 800f0f8:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d03f      	beq.n	800f180 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800f100:	229c      	movs	r2, #156	@ 0x9c
 800f102:	2100      	movs	r1, #0
 800f104:	68f8      	ldr	r0, [r7, #12]
 800f106:	f007 f846 	bl	8016196 <memset>
    pcb->prio = prio;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	79fa      	ldrb	r2, [r7, #7]
 800f10e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800f116:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800f11a:	68fb      	ldr	r3, [r7, #12]
 800f11c:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800f120:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800f126:	68fb      	ldr	r3, [r7, #12]
 800f128:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	22ff      	movs	r2, #255	@ 0xff
 800f12e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800f136:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	2206      	movs	r2, #6
 800f13c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	2206      	movs	r2, #6
 800f144:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f14c:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	2201      	movs	r2, #1
 800f152:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800f156:	4b0d      	ldr	r3, [pc, #52]	@ (800f18c <tcp_alloc+0xf8>)
 800f158:	681a      	ldr	r2, [r3, #0]
 800f15a:	68fb      	ldr	r3, [r7, #12]
 800f15c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800f15e:	4b0c      	ldr	r3, [pc, #48]	@ (800f190 <tcp_alloc+0xfc>)
 800f160:	781a      	ldrb	r2, [r3, #0]
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800f16c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	4a08      	ldr	r2, [pc, #32]	@ (800f194 <tcp_alloc+0x100>)
 800f174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	4a07      	ldr	r2, [pc, #28]	@ (800f198 <tcp_alloc+0x104>)
 800f17c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800f180:	68fb      	ldr	r3, [r7, #12]
}
 800f182:	4618      	mov	r0, r3
 800f184:	3710      	adds	r7, #16
 800f186:	46bd      	mov	sp, r7
 800f188:	bd80      	pop	{r7, pc}
 800f18a:	bf00      	nop
 800f18c:	2400c9cc 	.word	0x2400c9cc
 800f190:	2400c9e2 	.word	0x2400c9e2
 800f194:	0800ee4d 	.word	0x0800ee4d
 800f198:	006ddd00 	.word	0x006ddd00

0800f19c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800f19c:	b580      	push	{r7, lr}
 800f19e:	b082      	sub	sp, #8
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d107      	bne.n	800f1ba <tcp_pcb_purge+0x1e>
 800f1aa:	4b21      	ldr	r3, [pc, #132]	@ (800f230 <tcp_pcb_purge+0x94>)
 800f1ac:	f640 0251 	movw	r2, #2129	@ 0x851
 800f1b0:	4920      	ldr	r1, [pc, #128]	@ (800f234 <tcp_pcb_purge+0x98>)
 800f1b2:	4821      	ldr	r0, [pc, #132]	@ (800f238 <tcp_pcb_purge+0x9c>)
 800f1b4:	f006 ff8a 	bl	80160cc <iprintf>
 800f1b8:	e037      	b.n	800f22a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	7d1b      	ldrb	r3, [r3, #20]
 800f1be:	2b00      	cmp	r3, #0
 800f1c0:	d033      	beq.n	800f22a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800f1c6:	2b0a      	cmp	r3, #10
 800f1c8:	d02f      	beq.n	800f22a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d02b      	beq.n	800f22a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d007      	beq.n	800f1ea <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f1de:	4618      	mov	r0, r3
 800f1e0:	f7fe fb6a 	bl	800d8b8 <pbuf_free>
      pcb->refused_data = NULL;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d002      	beq.n	800f1f8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800f1f2:	6878      	ldr	r0, [r7, #4]
 800f1f4:	f000 f986 	bl	800f504 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f1fe:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f204:	4618      	mov	r0, r3
 800f206:	f7ff fdc7 	bl	800ed98 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f20e:	4618      	mov	r0, r3
 800f210:	f7ff fdc2 	bl	800ed98 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	2200      	movs	r2, #0
 800f218:	66da      	str	r2, [r3, #108]	@ 0x6c
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	2200      	movs	r2, #0
 800f226:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800f22a:	3708      	adds	r7, #8
 800f22c:	46bd      	mov	sp, r7
 800f22e:	bd80      	pop	{r7, pc}
 800f230:	080181ac 	.word	0x080181ac
 800f234:	080187f8 	.word	0x080187f8
 800f238:	080181f0 	.word	0x080181f0

0800f23c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	b084      	sub	sp, #16
 800f240:	af00      	add	r7, sp, #0
 800f242:	6078      	str	r0, [r7, #4]
 800f244:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d106      	bne.n	800f25a <tcp_pcb_remove+0x1e>
 800f24c:	4b3e      	ldr	r3, [pc, #248]	@ (800f348 <tcp_pcb_remove+0x10c>)
 800f24e:	f640 0283 	movw	r2, #2179	@ 0x883
 800f252:	493e      	ldr	r1, [pc, #248]	@ (800f34c <tcp_pcb_remove+0x110>)
 800f254:	483e      	ldr	r0, [pc, #248]	@ (800f350 <tcp_pcb_remove+0x114>)
 800f256:	f006 ff39 	bl	80160cc <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d106      	bne.n	800f26e <tcp_pcb_remove+0x32>
 800f260:	4b39      	ldr	r3, [pc, #228]	@ (800f348 <tcp_pcb_remove+0x10c>)
 800f262:	f640 0284 	movw	r2, #2180	@ 0x884
 800f266:	493b      	ldr	r1, [pc, #236]	@ (800f354 <tcp_pcb_remove+0x118>)
 800f268:	4839      	ldr	r0, [pc, #228]	@ (800f350 <tcp_pcb_remove+0x114>)
 800f26a:	f006 ff2f 	bl	80160cc <iprintf>

  TCP_RMV(pcblist, pcb);
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	683a      	ldr	r2, [r7, #0]
 800f274:	429a      	cmp	r2, r3
 800f276:	d105      	bne.n	800f284 <tcp_pcb_remove+0x48>
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	68da      	ldr	r2, [r3, #12]
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	601a      	str	r2, [r3, #0]
 800f282:	e013      	b.n	800f2ac <tcp_pcb_remove+0x70>
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	60fb      	str	r3, [r7, #12]
 800f28a:	e00c      	b.n	800f2a6 <tcp_pcb_remove+0x6a>
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	68db      	ldr	r3, [r3, #12]
 800f290:	683a      	ldr	r2, [r7, #0]
 800f292:	429a      	cmp	r2, r3
 800f294:	d104      	bne.n	800f2a0 <tcp_pcb_remove+0x64>
 800f296:	683b      	ldr	r3, [r7, #0]
 800f298:	68da      	ldr	r2, [r3, #12]
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	60da      	str	r2, [r3, #12]
 800f29e:	e005      	b.n	800f2ac <tcp_pcb_remove+0x70>
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	68db      	ldr	r3, [r3, #12]
 800f2a4:	60fb      	str	r3, [r7, #12]
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d1ef      	bne.n	800f28c <tcp_pcb_remove+0x50>
 800f2ac:	683b      	ldr	r3, [r7, #0]
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800f2b2:	6838      	ldr	r0, [r7, #0]
 800f2b4:	f7ff ff72 	bl	800f19c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800f2b8:	683b      	ldr	r3, [r7, #0]
 800f2ba:	7d1b      	ldrb	r3, [r3, #20]
 800f2bc:	2b0a      	cmp	r3, #10
 800f2be:	d013      	beq.n	800f2e8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800f2c0:	683b      	ldr	r3, [r7, #0]
 800f2c2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800f2c4:	2b01      	cmp	r3, #1
 800f2c6:	d00f      	beq.n	800f2e8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	8b5b      	ldrh	r3, [r3, #26]
 800f2cc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d009      	beq.n	800f2e8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	8b5b      	ldrh	r3, [r3, #26]
 800f2d8:	f043 0302 	orr.w	r3, r3, #2
 800f2dc:	b29a      	uxth	r2, r3
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f2e2:	6838      	ldr	r0, [r7, #0]
 800f2e4:	f002 ff6a 	bl	80121bc <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800f2e8:	683b      	ldr	r3, [r7, #0]
 800f2ea:	7d1b      	ldrb	r3, [r3, #20]
 800f2ec:	2b01      	cmp	r3, #1
 800f2ee:	d020      	beq.n	800f332 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d006      	beq.n	800f306 <tcp_pcb_remove+0xca>
 800f2f8:	4b13      	ldr	r3, [pc, #76]	@ (800f348 <tcp_pcb_remove+0x10c>)
 800f2fa:	f640 0293 	movw	r2, #2195	@ 0x893
 800f2fe:	4916      	ldr	r1, [pc, #88]	@ (800f358 <tcp_pcb_remove+0x11c>)
 800f300:	4813      	ldr	r0, [pc, #76]	@ (800f350 <tcp_pcb_remove+0x114>)
 800f302:	f006 fee3 	bl	80160cc <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800f306:	683b      	ldr	r3, [r7, #0]
 800f308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d006      	beq.n	800f31c <tcp_pcb_remove+0xe0>
 800f30e:	4b0e      	ldr	r3, [pc, #56]	@ (800f348 <tcp_pcb_remove+0x10c>)
 800f310:	f640 0294 	movw	r2, #2196	@ 0x894
 800f314:	4911      	ldr	r1, [pc, #68]	@ (800f35c <tcp_pcb_remove+0x120>)
 800f316:	480e      	ldr	r0, [pc, #56]	@ (800f350 <tcp_pcb_remove+0x114>)
 800f318:	f006 fed8 	bl	80160cc <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f320:	2b00      	cmp	r3, #0
 800f322:	d006      	beq.n	800f332 <tcp_pcb_remove+0xf6>
 800f324:	4b08      	ldr	r3, [pc, #32]	@ (800f348 <tcp_pcb_remove+0x10c>)
 800f326:	f640 0296 	movw	r2, #2198	@ 0x896
 800f32a:	490d      	ldr	r1, [pc, #52]	@ (800f360 <tcp_pcb_remove+0x124>)
 800f32c:	4808      	ldr	r0, [pc, #32]	@ (800f350 <tcp_pcb_remove+0x114>)
 800f32e:	f006 fecd 	bl	80160cc <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800f332:	683b      	ldr	r3, [r7, #0]
 800f334:	2200      	movs	r2, #0
 800f336:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	2200      	movs	r2, #0
 800f33c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800f33e:	bf00      	nop
 800f340:	3710      	adds	r7, #16
 800f342:	46bd      	mov	sp, r7
 800f344:	bd80      	pop	{r7, pc}
 800f346:	bf00      	nop
 800f348:	080181ac 	.word	0x080181ac
 800f34c:	08018814 	.word	0x08018814
 800f350:	080181f0 	.word	0x080181f0
 800f354:	08018830 	.word	0x08018830
 800f358:	08018850 	.word	0x08018850
 800f35c:	08018868 	.word	0x08018868
 800f360:	08018884 	.word	0x08018884

0800f364 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800f364:	b580      	push	{r7, lr}
 800f366:	b082      	sub	sp, #8
 800f368:	af00      	add	r7, sp, #0
 800f36a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d106      	bne.n	800f380 <tcp_next_iss+0x1c>
 800f372:	4b0a      	ldr	r3, [pc, #40]	@ (800f39c <tcp_next_iss+0x38>)
 800f374:	f640 02af 	movw	r2, #2223	@ 0x8af
 800f378:	4909      	ldr	r1, [pc, #36]	@ (800f3a0 <tcp_next_iss+0x3c>)
 800f37a:	480a      	ldr	r0, [pc, #40]	@ (800f3a4 <tcp_next_iss+0x40>)
 800f37c:	f006 fea6 	bl	80160cc <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800f380:	4b09      	ldr	r3, [pc, #36]	@ (800f3a8 <tcp_next_iss+0x44>)
 800f382:	681a      	ldr	r2, [r3, #0]
 800f384:	4b09      	ldr	r3, [pc, #36]	@ (800f3ac <tcp_next_iss+0x48>)
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	4413      	add	r3, r2
 800f38a:	4a07      	ldr	r2, [pc, #28]	@ (800f3a8 <tcp_next_iss+0x44>)
 800f38c:	6013      	str	r3, [r2, #0]
  return iss;
 800f38e:	4b06      	ldr	r3, [pc, #24]	@ (800f3a8 <tcp_next_iss+0x44>)
 800f390:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800f392:	4618      	mov	r0, r3
 800f394:	3708      	adds	r7, #8
 800f396:	46bd      	mov	sp, r7
 800f398:	bd80      	pop	{r7, pc}
 800f39a:	bf00      	nop
 800f39c:	080181ac 	.word	0x080181ac
 800f3a0:	0801889c 	.word	0x0801889c
 800f3a4:	080181f0 	.word	0x080181f0
 800f3a8:	2400002c 	.word	0x2400002c
 800f3ac:	2400c9cc 	.word	0x2400c9cc

0800f3b0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800f3b0:	b580      	push	{r7, lr}
 800f3b2:	b086      	sub	sp, #24
 800f3b4:	af00      	add	r7, sp, #0
 800f3b6:	4603      	mov	r3, r0
 800f3b8:	60b9      	str	r1, [r7, #8]
 800f3ba:	607a      	str	r2, [r7, #4]
 800f3bc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d106      	bne.n	800f3d2 <tcp_eff_send_mss_netif+0x22>
 800f3c4:	4b14      	ldr	r3, [pc, #80]	@ (800f418 <tcp_eff_send_mss_netif+0x68>)
 800f3c6:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800f3ca:	4914      	ldr	r1, [pc, #80]	@ (800f41c <tcp_eff_send_mss_netif+0x6c>)
 800f3cc:	4814      	ldr	r0, [pc, #80]	@ (800f420 <tcp_eff_send_mss_netif+0x70>)
 800f3ce:	f006 fe7d 	bl	80160cc <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800f3d2:	68bb      	ldr	r3, [r7, #8]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d101      	bne.n	800f3dc <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800f3d8:	89fb      	ldrh	r3, [r7, #14]
 800f3da:	e019      	b.n	800f410 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800f3dc:	68bb      	ldr	r3, [r7, #8]
 800f3de:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f3e0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800f3e2:	8afb      	ldrh	r3, [r7, #22]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d012      	beq.n	800f40e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800f3e8:	2328      	movs	r3, #40	@ 0x28
 800f3ea:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800f3ec:	8afa      	ldrh	r2, [r7, #22]
 800f3ee:	8abb      	ldrh	r3, [r7, #20]
 800f3f0:	429a      	cmp	r2, r3
 800f3f2:	d904      	bls.n	800f3fe <tcp_eff_send_mss_netif+0x4e>
 800f3f4:	8afa      	ldrh	r2, [r7, #22]
 800f3f6:	8abb      	ldrh	r3, [r7, #20]
 800f3f8:	1ad3      	subs	r3, r2, r3
 800f3fa:	b29b      	uxth	r3, r3
 800f3fc:	e000      	b.n	800f400 <tcp_eff_send_mss_netif+0x50>
 800f3fe:	2300      	movs	r3, #0
 800f400:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800f402:	8a7a      	ldrh	r2, [r7, #18]
 800f404:	89fb      	ldrh	r3, [r7, #14]
 800f406:	4293      	cmp	r3, r2
 800f408:	bf28      	it	cs
 800f40a:	4613      	movcs	r3, r2
 800f40c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800f40e:	89fb      	ldrh	r3, [r7, #14]
}
 800f410:	4618      	mov	r0, r3
 800f412:	3718      	adds	r7, #24
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}
 800f418:	080181ac 	.word	0x080181ac
 800f41c:	080188b8 	.word	0x080188b8
 800f420:	080181f0 	.word	0x080181f0

0800f424 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b084      	sub	sp, #16
 800f428:	af00      	add	r7, sp, #0
 800f42a:	6078      	str	r0, [r7, #4]
 800f42c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800f432:	687b      	ldr	r3, [r7, #4]
 800f434:	2b00      	cmp	r3, #0
 800f436:	d119      	bne.n	800f46c <tcp_netif_ip_addr_changed_pcblist+0x48>
 800f438:	4b10      	ldr	r3, [pc, #64]	@ (800f47c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800f43a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800f43e:	4910      	ldr	r1, [pc, #64]	@ (800f480 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800f440:	4810      	ldr	r0, [pc, #64]	@ (800f484 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800f442:	f006 fe43 	bl	80160cc <iprintf>

  while (pcb != NULL) {
 800f446:	e011      	b.n	800f46c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	681a      	ldr	r2, [r3, #0]
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	429a      	cmp	r2, r3
 800f452:	d108      	bne.n	800f466 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	68db      	ldr	r3, [r3, #12]
 800f458:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800f45a:	68f8      	ldr	r0, [r7, #12]
 800f45c:	f7fe ffc0 	bl	800e3e0 <tcp_abort>
      pcb = next;
 800f460:	68bb      	ldr	r3, [r7, #8]
 800f462:	60fb      	str	r3, [r7, #12]
 800f464:	e002      	b.n	800f46c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	68db      	ldr	r3, [r3, #12]
 800f46a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d1ea      	bne.n	800f448 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800f472:	bf00      	nop
 800f474:	bf00      	nop
 800f476:	3710      	adds	r7, #16
 800f478:	46bd      	mov	sp, r7
 800f47a:	bd80      	pop	{r7, pc}
 800f47c:	080181ac 	.word	0x080181ac
 800f480:	080188e0 	.word	0x080188e0
 800f484:	080181f0 	.word	0x080181f0

0800f488 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b084      	sub	sp, #16
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
 800f490:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d02a      	beq.n	800f4ee <tcp_netif_ip_addr_changed+0x66>
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d026      	beq.n	800f4ee <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800f4a0:	4b15      	ldr	r3, [pc, #84]	@ (800f4f8 <tcp_netif_ip_addr_changed+0x70>)
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	4619      	mov	r1, r3
 800f4a6:	6878      	ldr	r0, [r7, #4]
 800f4a8:	f7ff ffbc 	bl	800f424 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800f4ac:	4b13      	ldr	r3, [pc, #76]	@ (800f4fc <tcp_netif_ip_addr_changed+0x74>)
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	4619      	mov	r1, r3
 800f4b2:	6878      	ldr	r0, [r7, #4]
 800f4b4:	f7ff ffb6 	bl	800f424 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d017      	beq.n	800f4ee <tcp_netif_ip_addr_changed+0x66>
 800f4be:	683b      	ldr	r3, [r7, #0]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d013      	beq.n	800f4ee <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f4c6:	4b0e      	ldr	r3, [pc, #56]	@ (800f500 <tcp_netif_ip_addr_changed+0x78>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	60fb      	str	r3, [r7, #12]
 800f4cc:	e00c      	b.n	800f4e8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	681a      	ldr	r2, [r3, #0]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	d103      	bne.n	800f4e2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800f4da:	683b      	ldr	r3, [r7, #0]
 800f4dc:	681a      	ldr	r2, [r3, #0]
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	68db      	ldr	r3, [r3, #12]
 800f4e6:	60fb      	str	r3, [r7, #12]
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d1ef      	bne.n	800f4ce <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800f4ee:	bf00      	nop
 800f4f0:	3710      	adds	r7, #16
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
 800f4f6:	bf00      	nop
 800f4f8:	2400c9d8 	.word	0x2400c9d8
 800f4fc:	2400c9d0 	.word	0x2400c9d0
 800f500:	2400c9d4 	.word	0x2400c9d4

0800f504 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b082      	sub	sp, #8
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f510:	2b00      	cmp	r3, #0
 800f512:	d007      	beq.n	800f524 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f518:	4618      	mov	r0, r3
 800f51a:	f7ff fc3d 	bl	800ed98 <tcp_segs_free>
    pcb->ooseq = NULL;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2200      	movs	r2, #0
 800f522:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800f524:	bf00      	nop
 800f526:	3708      	adds	r7, #8
 800f528:	46bd      	mov	sp, r7
 800f52a:	bd80      	pop	{r7, pc}

0800f52c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800f52c:	b590      	push	{r4, r7, lr}
 800f52e:	b08d      	sub	sp, #52	@ 0x34
 800f530:	af04      	add	r7, sp, #16
 800f532:	6078      	str	r0, [r7, #4]
 800f534:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d105      	bne.n	800f548 <tcp_input+0x1c>
 800f53c:	4b9b      	ldr	r3, [pc, #620]	@ (800f7ac <tcp_input+0x280>)
 800f53e:	2283      	movs	r2, #131	@ 0x83
 800f540:	499b      	ldr	r1, [pc, #620]	@ (800f7b0 <tcp_input+0x284>)
 800f542:	489c      	ldr	r0, [pc, #624]	@ (800f7b4 <tcp_input+0x288>)
 800f544:	f006 fdc2 	bl	80160cc <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	685b      	ldr	r3, [r3, #4]
 800f54c:	4a9a      	ldr	r2, [pc, #616]	@ (800f7b8 <tcp_input+0x28c>)
 800f54e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	895b      	ldrh	r3, [r3, #10]
 800f554:	2b13      	cmp	r3, #19
 800f556:	f240 83d1 	bls.w	800fcfc <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f55a:	4b98      	ldr	r3, [pc, #608]	@ (800f7bc <tcp_input+0x290>)
 800f55c:	695b      	ldr	r3, [r3, #20]
 800f55e:	4a97      	ldr	r2, [pc, #604]	@ (800f7bc <tcp_input+0x290>)
 800f560:	6812      	ldr	r2, [r2, #0]
 800f562:	4611      	mov	r1, r2
 800f564:	4618      	mov	r0, r3
 800f566:	f005 fc69 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 800f56a:	4603      	mov	r3, r0
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	f040 83c7 	bne.w	800fd00 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800f572:	4b92      	ldr	r3, [pc, #584]	@ (800f7bc <tcp_input+0x290>)
 800f574:	695b      	ldr	r3, [r3, #20]
 800f576:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800f57a:	2be0      	cmp	r3, #224	@ 0xe0
 800f57c:	f000 83c0 	beq.w	800fd00 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800f580:	4b8d      	ldr	r3, [pc, #564]	@ (800f7b8 <tcp_input+0x28c>)
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	899b      	ldrh	r3, [r3, #12]
 800f586:	b29b      	uxth	r3, r3
 800f588:	4618      	mov	r0, r3
 800f58a:	f7fc fcd7 	bl	800bf3c <lwip_htons>
 800f58e:	4603      	mov	r3, r0
 800f590:	0b1b      	lsrs	r3, r3, #12
 800f592:	b29b      	uxth	r3, r3
 800f594:	b2db      	uxtb	r3, r3
 800f596:	009b      	lsls	r3, r3, #2
 800f598:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800f59a:	7cbb      	ldrb	r3, [r7, #18]
 800f59c:	2b13      	cmp	r3, #19
 800f59e:	f240 83b1 	bls.w	800fd04 <tcp_input+0x7d8>
 800f5a2:	7cbb      	ldrb	r3, [r7, #18]
 800f5a4:	b29a      	uxth	r2, r3
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	891b      	ldrh	r3, [r3, #8]
 800f5aa:	429a      	cmp	r2, r3
 800f5ac:	f200 83aa 	bhi.w	800fd04 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800f5b0:	7cbb      	ldrb	r3, [r7, #18]
 800f5b2:	b29b      	uxth	r3, r3
 800f5b4:	3b14      	subs	r3, #20
 800f5b6:	b29a      	uxth	r2, r3
 800f5b8:	4b81      	ldr	r3, [pc, #516]	@ (800f7c0 <tcp_input+0x294>)
 800f5ba:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800f5bc:	4b81      	ldr	r3, [pc, #516]	@ (800f7c4 <tcp_input+0x298>)
 800f5be:	2200      	movs	r2, #0
 800f5c0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	895a      	ldrh	r2, [r3, #10]
 800f5c6:	7cbb      	ldrb	r3, [r7, #18]
 800f5c8:	b29b      	uxth	r3, r3
 800f5ca:	429a      	cmp	r2, r3
 800f5cc:	d309      	bcc.n	800f5e2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800f5ce:	4b7c      	ldr	r3, [pc, #496]	@ (800f7c0 <tcp_input+0x294>)
 800f5d0:	881a      	ldrh	r2, [r3, #0]
 800f5d2:	4b7d      	ldr	r3, [pc, #500]	@ (800f7c8 <tcp_input+0x29c>)
 800f5d4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800f5d6:	7cbb      	ldrb	r3, [r7, #18]
 800f5d8:	4619      	mov	r1, r3
 800f5da:	6878      	ldr	r0, [r7, #4]
 800f5dc:	f7fe f8e6 	bl	800d7ac <pbuf_remove_header>
 800f5e0:	e04e      	b.n	800f680 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d105      	bne.n	800f5f6 <tcp_input+0xca>
 800f5ea:	4b70      	ldr	r3, [pc, #448]	@ (800f7ac <tcp_input+0x280>)
 800f5ec:	22c2      	movs	r2, #194	@ 0xc2
 800f5ee:	4977      	ldr	r1, [pc, #476]	@ (800f7cc <tcp_input+0x2a0>)
 800f5f0:	4870      	ldr	r0, [pc, #448]	@ (800f7b4 <tcp_input+0x288>)
 800f5f2:	f006 fd6b 	bl	80160cc <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800f5f6:	2114      	movs	r1, #20
 800f5f8:	6878      	ldr	r0, [r7, #4]
 800f5fa:	f7fe f8d7 	bl	800d7ac <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	895a      	ldrh	r2, [r3, #10]
 800f602:	4b71      	ldr	r3, [pc, #452]	@ (800f7c8 <tcp_input+0x29c>)
 800f604:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800f606:	4b6e      	ldr	r3, [pc, #440]	@ (800f7c0 <tcp_input+0x294>)
 800f608:	881a      	ldrh	r2, [r3, #0]
 800f60a:	4b6f      	ldr	r3, [pc, #444]	@ (800f7c8 <tcp_input+0x29c>)
 800f60c:	881b      	ldrh	r3, [r3, #0]
 800f60e:	1ad3      	subs	r3, r2, r3
 800f610:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800f612:	4b6d      	ldr	r3, [pc, #436]	@ (800f7c8 <tcp_input+0x29c>)
 800f614:	881b      	ldrh	r3, [r3, #0]
 800f616:	4619      	mov	r1, r3
 800f618:	6878      	ldr	r0, [r7, #4]
 800f61a:	f7fe f8c7 	bl	800d7ac <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	895b      	ldrh	r3, [r3, #10]
 800f624:	8a3a      	ldrh	r2, [r7, #16]
 800f626:	429a      	cmp	r2, r3
 800f628:	f200 836e 	bhi.w	800fd08 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	685b      	ldr	r3, [r3, #4]
 800f632:	4a64      	ldr	r2, [pc, #400]	@ (800f7c4 <tcp_input+0x298>)
 800f634:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	8a3a      	ldrh	r2, [r7, #16]
 800f63c:	4611      	mov	r1, r2
 800f63e:	4618      	mov	r0, r3
 800f640:	f7fe f8b4 	bl	800d7ac <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	891a      	ldrh	r2, [r3, #8]
 800f648:	8a3b      	ldrh	r3, [r7, #16]
 800f64a:	1ad3      	subs	r3, r2, r3
 800f64c:	b29a      	uxth	r2, r3
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	895b      	ldrh	r3, [r3, #10]
 800f656:	2b00      	cmp	r3, #0
 800f658:	d005      	beq.n	800f666 <tcp_input+0x13a>
 800f65a:	4b54      	ldr	r3, [pc, #336]	@ (800f7ac <tcp_input+0x280>)
 800f65c:	22df      	movs	r2, #223	@ 0xdf
 800f65e:	495c      	ldr	r1, [pc, #368]	@ (800f7d0 <tcp_input+0x2a4>)
 800f660:	4854      	ldr	r0, [pc, #336]	@ (800f7b4 <tcp_input+0x288>)
 800f662:	f006 fd33 	bl	80160cc <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	891a      	ldrh	r2, [r3, #8]
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	891b      	ldrh	r3, [r3, #8]
 800f670:	429a      	cmp	r2, r3
 800f672:	d005      	beq.n	800f680 <tcp_input+0x154>
 800f674:	4b4d      	ldr	r3, [pc, #308]	@ (800f7ac <tcp_input+0x280>)
 800f676:	22e0      	movs	r2, #224	@ 0xe0
 800f678:	4956      	ldr	r1, [pc, #344]	@ (800f7d4 <tcp_input+0x2a8>)
 800f67a:	484e      	ldr	r0, [pc, #312]	@ (800f7b4 <tcp_input+0x288>)
 800f67c:	f006 fd26 	bl	80160cc <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800f680:	4b4d      	ldr	r3, [pc, #308]	@ (800f7b8 <tcp_input+0x28c>)
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	881b      	ldrh	r3, [r3, #0]
 800f686:	b29b      	uxth	r3, r3
 800f688:	4a4b      	ldr	r2, [pc, #300]	@ (800f7b8 <tcp_input+0x28c>)
 800f68a:	6814      	ldr	r4, [r2, #0]
 800f68c:	4618      	mov	r0, r3
 800f68e:	f7fc fc55 	bl	800bf3c <lwip_htons>
 800f692:	4603      	mov	r3, r0
 800f694:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800f696:	4b48      	ldr	r3, [pc, #288]	@ (800f7b8 <tcp_input+0x28c>)
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	885b      	ldrh	r3, [r3, #2]
 800f69c:	b29b      	uxth	r3, r3
 800f69e:	4a46      	ldr	r2, [pc, #280]	@ (800f7b8 <tcp_input+0x28c>)
 800f6a0:	6814      	ldr	r4, [r2, #0]
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	f7fc fc4a 	bl	800bf3c <lwip_htons>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800f6ac:	4b42      	ldr	r3, [pc, #264]	@ (800f7b8 <tcp_input+0x28c>)
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	685b      	ldr	r3, [r3, #4]
 800f6b2:	4a41      	ldr	r2, [pc, #260]	@ (800f7b8 <tcp_input+0x28c>)
 800f6b4:	6814      	ldr	r4, [r2, #0]
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	f7fc fc56 	bl	800bf68 <lwip_htonl>
 800f6bc:	4603      	mov	r3, r0
 800f6be:	6063      	str	r3, [r4, #4]
 800f6c0:	6863      	ldr	r3, [r4, #4]
 800f6c2:	4a45      	ldr	r2, [pc, #276]	@ (800f7d8 <tcp_input+0x2ac>)
 800f6c4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800f6c6:	4b3c      	ldr	r3, [pc, #240]	@ (800f7b8 <tcp_input+0x28c>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	689b      	ldr	r3, [r3, #8]
 800f6cc:	4a3a      	ldr	r2, [pc, #232]	@ (800f7b8 <tcp_input+0x28c>)
 800f6ce:	6814      	ldr	r4, [r2, #0]
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	f7fc fc49 	bl	800bf68 <lwip_htonl>
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	60a3      	str	r3, [r4, #8]
 800f6da:	68a3      	ldr	r3, [r4, #8]
 800f6dc:	4a3f      	ldr	r2, [pc, #252]	@ (800f7dc <tcp_input+0x2b0>)
 800f6de:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800f6e0:	4b35      	ldr	r3, [pc, #212]	@ (800f7b8 <tcp_input+0x28c>)
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	89db      	ldrh	r3, [r3, #14]
 800f6e6:	b29b      	uxth	r3, r3
 800f6e8:	4a33      	ldr	r2, [pc, #204]	@ (800f7b8 <tcp_input+0x28c>)
 800f6ea:	6814      	ldr	r4, [r2, #0]
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f7fc fc25 	bl	800bf3c <lwip_htons>
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800f6f6:	4b30      	ldr	r3, [pc, #192]	@ (800f7b8 <tcp_input+0x28c>)
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	899b      	ldrh	r3, [r3, #12]
 800f6fc:	b29b      	uxth	r3, r3
 800f6fe:	4618      	mov	r0, r3
 800f700:	f7fc fc1c 	bl	800bf3c <lwip_htons>
 800f704:	4603      	mov	r3, r0
 800f706:	b2db      	uxtb	r3, r3
 800f708:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f70c:	b2da      	uxtb	r2, r3
 800f70e:	4b34      	ldr	r3, [pc, #208]	@ (800f7e0 <tcp_input+0x2b4>)
 800f710:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	891a      	ldrh	r2, [r3, #8]
 800f716:	4b33      	ldr	r3, [pc, #204]	@ (800f7e4 <tcp_input+0x2b8>)
 800f718:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800f71a:	4b31      	ldr	r3, [pc, #196]	@ (800f7e0 <tcp_input+0x2b4>)
 800f71c:	781b      	ldrb	r3, [r3, #0]
 800f71e:	f003 0303 	and.w	r3, r3, #3
 800f722:	2b00      	cmp	r3, #0
 800f724:	d00c      	beq.n	800f740 <tcp_input+0x214>
    tcplen++;
 800f726:	4b2f      	ldr	r3, [pc, #188]	@ (800f7e4 <tcp_input+0x2b8>)
 800f728:	881b      	ldrh	r3, [r3, #0]
 800f72a:	3301      	adds	r3, #1
 800f72c:	b29a      	uxth	r2, r3
 800f72e:	4b2d      	ldr	r3, [pc, #180]	@ (800f7e4 <tcp_input+0x2b8>)
 800f730:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	891a      	ldrh	r2, [r3, #8]
 800f736:	4b2b      	ldr	r3, [pc, #172]	@ (800f7e4 <tcp_input+0x2b8>)
 800f738:	881b      	ldrh	r3, [r3, #0]
 800f73a:	429a      	cmp	r2, r3
 800f73c:	f200 82e6 	bhi.w	800fd0c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800f740:	2300      	movs	r3, #0
 800f742:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f744:	4b28      	ldr	r3, [pc, #160]	@ (800f7e8 <tcp_input+0x2bc>)
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	61fb      	str	r3, [r7, #28]
 800f74a:	e09d      	b.n	800f888 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800f74c:	69fb      	ldr	r3, [r7, #28]
 800f74e:	7d1b      	ldrb	r3, [r3, #20]
 800f750:	2b00      	cmp	r3, #0
 800f752:	d105      	bne.n	800f760 <tcp_input+0x234>
 800f754:	4b15      	ldr	r3, [pc, #84]	@ (800f7ac <tcp_input+0x280>)
 800f756:	22fb      	movs	r2, #251	@ 0xfb
 800f758:	4924      	ldr	r1, [pc, #144]	@ (800f7ec <tcp_input+0x2c0>)
 800f75a:	4816      	ldr	r0, [pc, #88]	@ (800f7b4 <tcp_input+0x288>)
 800f75c:	f006 fcb6 	bl	80160cc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800f760:	69fb      	ldr	r3, [r7, #28]
 800f762:	7d1b      	ldrb	r3, [r3, #20]
 800f764:	2b0a      	cmp	r3, #10
 800f766:	d105      	bne.n	800f774 <tcp_input+0x248>
 800f768:	4b10      	ldr	r3, [pc, #64]	@ (800f7ac <tcp_input+0x280>)
 800f76a:	22fc      	movs	r2, #252	@ 0xfc
 800f76c:	4920      	ldr	r1, [pc, #128]	@ (800f7f0 <tcp_input+0x2c4>)
 800f76e:	4811      	ldr	r0, [pc, #68]	@ (800f7b4 <tcp_input+0x288>)
 800f770:	f006 fcac 	bl	80160cc <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800f774:	69fb      	ldr	r3, [r7, #28]
 800f776:	7d1b      	ldrb	r3, [r3, #20]
 800f778:	2b01      	cmp	r3, #1
 800f77a:	d105      	bne.n	800f788 <tcp_input+0x25c>
 800f77c:	4b0b      	ldr	r3, [pc, #44]	@ (800f7ac <tcp_input+0x280>)
 800f77e:	22fd      	movs	r2, #253	@ 0xfd
 800f780:	491c      	ldr	r1, [pc, #112]	@ (800f7f4 <tcp_input+0x2c8>)
 800f782:	480c      	ldr	r0, [pc, #48]	@ (800f7b4 <tcp_input+0x288>)
 800f784:	f006 fca2 	bl	80160cc <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f788:	69fb      	ldr	r3, [r7, #28]
 800f78a:	7a1b      	ldrb	r3, [r3, #8]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d033      	beq.n	800f7f8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f790:	69fb      	ldr	r3, [r7, #28]
 800f792:	7a1a      	ldrb	r2, [r3, #8]
 800f794:	4b09      	ldr	r3, [pc, #36]	@ (800f7bc <tcp_input+0x290>)
 800f796:	685b      	ldr	r3, [r3, #4]
 800f798:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f79c:	3301      	adds	r3, #1
 800f79e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f7a0:	429a      	cmp	r2, r3
 800f7a2:	d029      	beq.n	800f7f8 <tcp_input+0x2cc>
      prev = pcb;
 800f7a4:	69fb      	ldr	r3, [r7, #28]
 800f7a6:	61bb      	str	r3, [r7, #24]
      continue;
 800f7a8:	e06b      	b.n	800f882 <tcp_input+0x356>
 800f7aa:	bf00      	nop
 800f7ac:	08018914 	.word	0x08018914
 800f7b0:	08018948 	.word	0x08018948
 800f7b4:	08018960 	.word	0x08018960
 800f7b8:	2400c9f4 	.word	0x2400c9f4
 800f7bc:	24005f0c 	.word	0x24005f0c
 800f7c0:	2400c9f8 	.word	0x2400c9f8
 800f7c4:	2400c9fc 	.word	0x2400c9fc
 800f7c8:	2400c9fa 	.word	0x2400c9fa
 800f7cc:	08018988 	.word	0x08018988
 800f7d0:	08018998 	.word	0x08018998
 800f7d4:	080189a4 	.word	0x080189a4
 800f7d8:	2400ca04 	.word	0x2400ca04
 800f7dc:	2400ca08 	.word	0x2400ca08
 800f7e0:	2400ca10 	.word	0x2400ca10
 800f7e4:	2400ca0e 	.word	0x2400ca0e
 800f7e8:	2400c9d8 	.word	0x2400c9d8
 800f7ec:	080189c4 	.word	0x080189c4
 800f7f0:	080189ec 	.word	0x080189ec
 800f7f4:	08018a18 	.word	0x08018a18
    }

    if (pcb->remote_port == tcphdr->src &&
 800f7f8:	69fb      	ldr	r3, [r7, #28]
 800f7fa:	8b1a      	ldrh	r2, [r3, #24]
 800f7fc:	4b72      	ldr	r3, [pc, #456]	@ (800f9c8 <tcp_input+0x49c>)
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	881b      	ldrh	r3, [r3, #0]
 800f802:	b29b      	uxth	r3, r3
 800f804:	429a      	cmp	r2, r3
 800f806:	d13a      	bne.n	800f87e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800f808:	69fb      	ldr	r3, [r7, #28]
 800f80a:	8ada      	ldrh	r2, [r3, #22]
 800f80c:	4b6e      	ldr	r3, [pc, #440]	@ (800f9c8 <tcp_input+0x49c>)
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	885b      	ldrh	r3, [r3, #2]
 800f812:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800f814:	429a      	cmp	r2, r3
 800f816:	d132      	bne.n	800f87e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f818:	69fb      	ldr	r3, [r7, #28]
 800f81a:	685a      	ldr	r2, [r3, #4]
 800f81c:	4b6b      	ldr	r3, [pc, #428]	@ (800f9cc <tcp_input+0x4a0>)
 800f81e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800f820:	429a      	cmp	r2, r3
 800f822:	d12c      	bne.n	800f87e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f824:	69fb      	ldr	r3, [r7, #28]
 800f826:	681a      	ldr	r2, [r3, #0]
 800f828:	4b68      	ldr	r3, [pc, #416]	@ (800f9cc <tcp_input+0x4a0>)
 800f82a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f82c:	429a      	cmp	r2, r3
 800f82e:	d126      	bne.n	800f87e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800f830:	69fb      	ldr	r3, [r7, #28]
 800f832:	68db      	ldr	r3, [r3, #12]
 800f834:	69fa      	ldr	r2, [r7, #28]
 800f836:	429a      	cmp	r2, r3
 800f838:	d106      	bne.n	800f848 <tcp_input+0x31c>
 800f83a:	4b65      	ldr	r3, [pc, #404]	@ (800f9d0 <tcp_input+0x4a4>)
 800f83c:	f240 120d 	movw	r2, #269	@ 0x10d
 800f840:	4964      	ldr	r1, [pc, #400]	@ (800f9d4 <tcp_input+0x4a8>)
 800f842:	4865      	ldr	r0, [pc, #404]	@ (800f9d8 <tcp_input+0x4ac>)
 800f844:	f006 fc42 	bl	80160cc <iprintf>
      if (prev != NULL) {
 800f848:	69bb      	ldr	r3, [r7, #24]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d00a      	beq.n	800f864 <tcp_input+0x338>
        prev->next = pcb->next;
 800f84e:	69fb      	ldr	r3, [r7, #28]
 800f850:	68da      	ldr	r2, [r3, #12]
 800f852:	69bb      	ldr	r3, [r7, #24]
 800f854:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800f856:	4b61      	ldr	r3, [pc, #388]	@ (800f9dc <tcp_input+0x4b0>)
 800f858:	681a      	ldr	r2, [r3, #0]
 800f85a:	69fb      	ldr	r3, [r7, #28]
 800f85c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800f85e:	4a5f      	ldr	r2, [pc, #380]	@ (800f9dc <tcp_input+0x4b0>)
 800f860:	69fb      	ldr	r3, [r7, #28]
 800f862:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800f864:	69fb      	ldr	r3, [r7, #28]
 800f866:	68db      	ldr	r3, [r3, #12]
 800f868:	69fa      	ldr	r2, [r7, #28]
 800f86a:	429a      	cmp	r2, r3
 800f86c:	d111      	bne.n	800f892 <tcp_input+0x366>
 800f86e:	4b58      	ldr	r3, [pc, #352]	@ (800f9d0 <tcp_input+0x4a4>)
 800f870:	f240 1215 	movw	r2, #277	@ 0x115
 800f874:	495a      	ldr	r1, [pc, #360]	@ (800f9e0 <tcp_input+0x4b4>)
 800f876:	4858      	ldr	r0, [pc, #352]	@ (800f9d8 <tcp_input+0x4ac>)
 800f878:	f006 fc28 	bl	80160cc <iprintf>
      break;
 800f87c:	e009      	b.n	800f892 <tcp_input+0x366>
    }
    prev = pcb;
 800f87e:	69fb      	ldr	r3, [r7, #28]
 800f880:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	68db      	ldr	r3, [r3, #12]
 800f886:	61fb      	str	r3, [r7, #28]
 800f888:	69fb      	ldr	r3, [r7, #28]
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	f47f af5e 	bne.w	800f74c <tcp_input+0x220>
 800f890:	e000      	b.n	800f894 <tcp_input+0x368>
      break;
 800f892:	bf00      	nop
  }

  if (pcb == NULL) {
 800f894:	69fb      	ldr	r3, [r7, #28]
 800f896:	2b00      	cmp	r3, #0
 800f898:	f040 80aa 	bne.w	800f9f0 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f89c:	4b51      	ldr	r3, [pc, #324]	@ (800f9e4 <tcp_input+0x4b8>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	61fb      	str	r3, [r7, #28]
 800f8a2:	e03f      	b.n	800f924 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800f8a4:	69fb      	ldr	r3, [r7, #28]
 800f8a6:	7d1b      	ldrb	r3, [r3, #20]
 800f8a8:	2b0a      	cmp	r3, #10
 800f8aa:	d006      	beq.n	800f8ba <tcp_input+0x38e>
 800f8ac:	4b48      	ldr	r3, [pc, #288]	@ (800f9d0 <tcp_input+0x4a4>)
 800f8ae:	f240 121f 	movw	r2, #287	@ 0x11f
 800f8b2:	494d      	ldr	r1, [pc, #308]	@ (800f9e8 <tcp_input+0x4bc>)
 800f8b4:	4848      	ldr	r0, [pc, #288]	@ (800f9d8 <tcp_input+0x4ac>)
 800f8b6:	f006 fc09 	bl	80160cc <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f8ba:	69fb      	ldr	r3, [r7, #28]
 800f8bc:	7a1b      	ldrb	r3, [r3, #8]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d009      	beq.n	800f8d6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f8c2:	69fb      	ldr	r3, [r7, #28]
 800f8c4:	7a1a      	ldrb	r2, [r3, #8]
 800f8c6:	4b41      	ldr	r3, [pc, #260]	@ (800f9cc <tcp_input+0x4a0>)
 800f8c8:	685b      	ldr	r3, [r3, #4]
 800f8ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f8ce:	3301      	adds	r3, #1
 800f8d0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800f8d2:	429a      	cmp	r2, r3
 800f8d4:	d122      	bne.n	800f91c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	8b1a      	ldrh	r2, [r3, #24]
 800f8da:	4b3b      	ldr	r3, [pc, #236]	@ (800f9c8 <tcp_input+0x49c>)
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	881b      	ldrh	r3, [r3, #0]
 800f8e0:	b29b      	uxth	r3, r3
 800f8e2:	429a      	cmp	r2, r3
 800f8e4:	d11b      	bne.n	800f91e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800f8e6:	69fb      	ldr	r3, [r7, #28]
 800f8e8:	8ada      	ldrh	r2, [r3, #22]
 800f8ea:	4b37      	ldr	r3, [pc, #220]	@ (800f9c8 <tcp_input+0x49c>)
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	885b      	ldrh	r3, [r3, #2]
 800f8f0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800f8f2:	429a      	cmp	r2, r3
 800f8f4:	d113      	bne.n	800f91e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f8f6:	69fb      	ldr	r3, [r7, #28]
 800f8f8:	685a      	ldr	r2, [r3, #4]
 800f8fa:	4b34      	ldr	r3, [pc, #208]	@ (800f9cc <tcp_input+0x4a0>)
 800f8fc:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800f8fe:	429a      	cmp	r2, r3
 800f900:	d10d      	bne.n	800f91e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800f902:	69fb      	ldr	r3, [r7, #28]
 800f904:	681a      	ldr	r2, [r3, #0]
 800f906:	4b31      	ldr	r3, [pc, #196]	@ (800f9cc <tcp_input+0x4a0>)
 800f908:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800f90a:	429a      	cmp	r2, r3
 800f90c:	d107      	bne.n	800f91e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800f90e:	69f8      	ldr	r0, [r7, #28]
 800f910:	f000 fb56 	bl	800ffc0 <tcp_timewait_input>
        }
        pbuf_free(p);
 800f914:	6878      	ldr	r0, [r7, #4]
 800f916:	f7fd ffcf 	bl	800d8b8 <pbuf_free>
        return;
 800f91a:	e1fd      	b.n	800fd18 <tcp_input+0x7ec>
        continue;
 800f91c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800f91e:	69fb      	ldr	r3, [r7, #28]
 800f920:	68db      	ldr	r3, [r3, #12]
 800f922:	61fb      	str	r3, [r7, #28]
 800f924:	69fb      	ldr	r3, [r7, #28]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d1bc      	bne.n	800f8a4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800f92a:	2300      	movs	r3, #0
 800f92c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f92e:	4b2f      	ldr	r3, [pc, #188]	@ (800f9ec <tcp_input+0x4c0>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	617b      	str	r3, [r7, #20]
 800f934:	e02a      	b.n	800f98c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f936:	697b      	ldr	r3, [r7, #20]
 800f938:	7a1b      	ldrb	r3, [r3, #8]
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d00c      	beq.n	800f958 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800f93e:	697b      	ldr	r3, [r7, #20]
 800f940:	7a1a      	ldrb	r2, [r3, #8]
 800f942:	4b22      	ldr	r3, [pc, #136]	@ (800f9cc <tcp_input+0x4a0>)
 800f944:	685b      	ldr	r3, [r3, #4]
 800f946:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f94a:	3301      	adds	r3, #1
 800f94c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800f94e:	429a      	cmp	r2, r3
 800f950:	d002      	beq.n	800f958 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800f952:	697b      	ldr	r3, [r7, #20]
 800f954:	61bb      	str	r3, [r7, #24]
        continue;
 800f956:	e016      	b.n	800f986 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800f958:	697b      	ldr	r3, [r7, #20]
 800f95a:	8ada      	ldrh	r2, [r3, #22]
 800f95c:	4b1a      	ldr	r3, [pc, #104]	@ (800f9c8 <tcp_input+0x49c>)
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	885b      	ldrh	r3, [r3, #2]
 800f962:	b29b      	uxth	r3, r3
 800f964:	429a      	cmp	r2, r3
 800f966:	d10c      	bne.n	800f982 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800f968:	697b      	ldr	r3, [r7, #20]
 800f96a:	681a      	ldr	r2, [r3, #0]
 800f96c:	4b17      	ldr	r3, [pc, #92]	@ (800f9cc <tcp_input+0x4a0>)
 800f96e:	695b      	ldr	r3, [r3, #20]
 800f970:	429a      	cmp	r2, r3
 800f972:	d00f      	beq.n	800f994 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800f974:	697b      	ldr	r3, [r7, #20]
 800f976:	2b00      	cmp	r3, #0
 800f978:	d00d      	beq.n	800f996 <tcp_input+0x46a>
 800f97a:	697b      	ldr	r3, [r7, #20]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d009      	beq.n	800f996 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800f982:	697b      	ldr	r3, [r7, #20]
 800f984:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800f986:	697b      	ldr	r3, [r7, #20]
 800f988:	68db      	ldr	r3, [r3, #12]
 800f98a:	617b      	str	r3, [r7, #20]
 800f98c:	697b      	ldr	r3, [r7, #20]
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d1d1      	bne.n	800f936 <tcp_input+0x40a>
 800f992:	e000      	b.n	800f996 <tcp_input+0x46a>
            break;
 800f994:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800f996:	697b      	ldr	r3, [r7, #20]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d029      	beq.n	800f9f0 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800f99c:	69bb      	ldr	r3, [r7, #24]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d00a      	beq.n	800f9b8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800f9a2:	697b      	ldr	r3, [r7, #20]
 800f9a4:	68da      	ldr	r2, [r3, #12]
 800f9a6:	69bb      	ldr	r3, [r7, #24]
 800f9a8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800f9aa:	4b10      	ldr	r3, [pc, #64]	@ (800f9ec <tcp_input+0x4c0>)
 800f9ac:	681a      	ldr	r2, [r3, #0]
 800f9ae:	697b      	ldr	r3, [r7, #20]
 800f9b0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800f9b2:	4a0e      	ldr	r2, [pc, #56]	@ (800f9ec <tcp_input+0x4c0>)
 800f9b4:	697b      	ldr	r3, [r7, #20]
 800f9b6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800f9b8:	6978      	ldr	r0, [r7, #20]
 800f9ba:	f000 fa03 	bl	800fdc4 <tcp_listen_input>
      }
      pbuf_free(p);
 800f9be:	6878      	ldr	r0, [r7, #4]
 800f9c0:	f7fd ff7a 	bl	800d8b8 <pbuf_free>
      return;
 800f9c4:	e1a8      	b.n	800fd18 <tcp_input+0x7ec>
 800f9c6:	bf00      	nop
 800f9c8:	2400c9f4 	.word	0x2400c9f4
 800f9cc:	24005f0c 	.word	0x24005f0c
 800f9d0:	08018914 	.word	0x08018914
 800f9d4:	08018a40 	.word	0x08018a40
 800f9d8:	08018960 	.word	0x08018960
 800f9dc:	2400c9d8 	.word	0x2400c9d8
 800f9e0:	08018a6c 	.word	0x08018a6c
 800f9e4:	2400c9dc 	.word	0x2400c9dc
 800f9e8:	08018a98 	.word	0x08018a98
 800f9ec:	2400c9d4 	.word	0x2400c9d4
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800f9f0:	69fb      	ldr	r3, [r7, #28]
 800f9f2:	2b00      	cmp	r3, #0
 800f9f4:	f000 8158 	beq.w	800fca8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800f9f8:	4b95      	ldr	r3, [pc, #596]	@ (800fc50 <tcp_input+0x724>)
 800f9fa:	2200      	movs	r2, #0
 800f9fc:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	891a      	ldrh	r2, [r3, #8]
 800fa02:	4b93      	ldr	r3, [pc, #588]	@ (800fc50 <tcp_input+0x724>)
 800fa04:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800fa06:	4a92      	ldr	r2, [pc, #584]	@ (800fc50 <tcp_input+0x724>)
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800fa0c:	4b91      	ldr	r3, [pc, #580]	@ (800fc54 <tcp_input+0x728>)
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	4a8f      	ldr	r2, [pc, #572]	@ (800fc50 <tcp_input+0x724>)
 800fa12:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800fa14:	4b90      	ldr	r3, [pc, #576]	@ (800fc58 <tcp_input+0x72c>)
 800fa16:	2200      	movs	r2, #0
 800fa18:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800fa1a:	4b90      	ldr	r3, [pc, #576]	@ (800fc5c <tcp_input+0x730>)
 800fa1c:	2200      	movs	r2, #0
 800fa1e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800fa20:	4b8f      	ldr	r3, [pc, #572]	@ (800fc60 <tcp_input+0x734>)
 800fa22:	2200      	movs	r2, #0
 800fa24:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800fa26:	4b8f      	ldr	r3, [pc, #572]	@ (800fc64 <tcp_input+0x738>)
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	f003 0308 	and.w	r3, r3, #8
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d006      	beq.n	800fa40 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	7b5b      	ldrb	r3, [r3, #13]
 800fa36:	f043 0301 	orr.w	r3, r3, #1
 800fa3a:	b2da      	uxtb	r2, r3
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800fa40:	69fb      	ldr	r3, [r7, #28]
 800fa42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d017      	beq.n	800fa78 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800fa48:	69f8      	ldr	r0, [r7, #28]
 800fa4a:	f7ff f927 	bl	800ec9c <tcp_process_refused_data>
 800fa4e:	4603      	mov	r3, r0
 800fa50:	f113 0f0d 	cmn.w	r3, #13
 800fa54:	d007      	beq.n	800fa66 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800fa56:	69fb      	ldr	r3, [r7, #28]
 800fa58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d00c      	beq.n	800fa78 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800fa5e:	4b82      	ldr	r3, [pc, #520]	@ (800fc68 <tcp_input+0x73c>)
 800fa60:	881b      	ldrh	r3, [r3, #0]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d008      	beq.n	800fa78 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800fa66:	69fb      	ldr	r3, [r7, #28]
 800fa68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	f040 80e4 	bne.w	800fc38 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800fa70:	69f8      	ldr	r0, [r7, #28]
 800fa72:	f003 f9a9 	bl	8012dc8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800fa76:	e0df      	b.n	800fc38 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 800fa78:	4a7c      	ldr	r2, [pc, #496]	@ (800fc6c <tcp_input+0x740>)
 800fa7a:	69fb      	ldr	r3, [r7, #28]
 800fa7c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800fa7e:	69f8      	ldr	r0, [r7, #28]
 800fa80:	f000 fb18 	bl	80100b4 <tcp_process>
 800fa84:	4603      	mov	r3, r0
 800fa86:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800fa88:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fa8c:	f113 0f0d 	cmn.w	r3, #13
 800fa90:	f000 80d4 	beq.w	800fc3c <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 800fa94:	4b71      	ldr	r3, [pc, #452]	@ (800fc5c <tcp_input+0x730>)
 800fa96:	781b      	ldrb	r3, [r3, #0]
 800fa98:	f003 0308 	and.w	r3, r3, #8
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d015      	beq.n	800facc <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800faa0:	69fb      	ldr	r3, [r7, #28]
 800faa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d008      	beq.n	800fabc <tcp_input+0x590>
 800faaa:	69fb      	ldr	r3, [r7, #28]
 800faac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fab0:	69fa      	ldr	r2, [r7, #28]
 800fab2:	6912      	ldr	r2, [r2, #16]
 800fab4:	f06f 010d 	mvn.w	r1, #13
 800fab8:	4610      	mov	r0, r2
 800faba:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fabc:	69f9      	ldr	r1, [r7, #28]
 800fabe:	486c      	ldr	r0, [pc, #432]	@ (800fc70 <tcp_input+0x744>)
 800fac0:	f7ff fbbc 	bl	800f23c <tcp_pcb_remove>
        tcp_free(pcb);
 800fac4:	69f8      	ldr	r0, [r7, #28]
 800fac6:	f7fe f9a3 	bl	800de10 <tcp_free>
 800faca:	e0da      	b.n	800fc82 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800facc:	2300      	movs	r3, #0
 800face:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800fad0:	4b63      	ldr	r3, [pc, #396]	@ (800fc60 <tcp_input+0x734>)
 800fad2:	881b      	ldrh	r3, [r3, #0]
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d01d      	beq.n	800fb14 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800fad8:	4b61      	ldr	r3, [pc, #388]	@ (800fc60 <tcp_input+0x734>)
 800fada:	881b      	ldrh	r3, [r3, #0]
 800fadc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800fade:	69fb      	ldr	r3, [r7, #28]
 800fae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d00a      	beq.n	800fafe <tcp_input+0x5d2>
 800fae8:	69fb      	ldr	r3, [r7, #28]
 800faea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800faee:	69fa      	ldr	r2, [r7, #28]
 800faf0:	6910      	ldr	r0, [r2, #16]
 800faf2:	89fa      	ldrh	r2, [r7, #14]
 800faf4:	69f9      	ldr	r1, [r7, #28]
 800faf6:	4798      	blx	r3
 800faf8:	4603      	mov	r3, r0
 800fafa:	74fb      	strb	r3, [r7, #19]
 800fafc:	e001      	b.n	800fb02 <tcp_input+0x5d6>
 800fafe:	2300      	movs	r3, #0
 800fb00:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fb02:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb06:	f113 0f0d 	cmn.w	r3, #13
 800fb0a:	f000 8099 	beq.w	800fc40 <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 800fb0e:	4b54      	ldr	r3, [pc, #336]	@ (800fc60 <tcp_input+0x734>)
 800fb10:	2200      	movs	r2, #0
 800fb12:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800fb14:	69f8      	ldr	r0, [r7, #28]
 800fb16:	f000 f915 	bl	800fd44 <tcp_input_delayed_close>
 800fb1a:	4603      	mov	r3, r0
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	f040 8091 	bne.w	800fc44 <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800fb22:	4b4d      	ldr	r3, [pc, #308]	@ (800fc58 <tcp_input+0x72c>)
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d041      	beq.n	800fbae <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800fb2a:	69fb      	ldr	r3, [r7, #28]
 800fb2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d006      	beq.n	800fb40 <tcp_input+0x614>
 800fb32:	4b50      	ldr	r3, [pc, #320]	@ (800fc74 <tcp_input+0x748>)
 800fb34:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800fb38:	494f      	ldr	r1, [pc, #316]	@ (800fc78 <tcp_input+0x74c>)
 800fb3a:	4850      	ldr	r0, [pc, #320]	@ (800fc7c <tcp_input+0x750>)
 800fb3c:	f006 fac6 	bl	80160cc <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800fb40:	69fb      	ldr	r3, [r7, #28]
 800fb42:	8b5b      	ldrh	r3, [r3, #26]
 800fb44:	f003 0310 	and.w	r3, r3, #16
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d008      	beq.n	800fb5e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800fb4c:	4b42      	ldr	r3, [pc, #264]	@ (800fc58 <tcp_input+0x72c>)
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	4618      	mov	r0, r3
 800fb52:	f7fd feb1 	bl	800d8b8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800fb56:	69f8      	ldr	r0, [r7, #28]
 800fb58:	f7fe fc42 	bl	800e3e0 <tcp_abort>
            goto aborted;
 800fb5c:	e091      	b.n	800fc82 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800fb5e:	69fb      	ldr	r3, [r7, #28]
 800fb60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d00c      	beq.n	800fb82 <tcp_input+0x656>
 800fb68:	69fb      	ldr	r3, [r7, #28]
 800fb6a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800fb6e:	69fb      	ldr	r3, [r7, #28]
 800fb70:	6918      	ldr	r0, [r3, #16]
 800fb72:	4b39      	ldr	r3, [pc, #228]	@ (800fc58 <tcp_input+0x72c>)
 800fb74:	681a      	ldr	r2, [r3, #0]
 800fb76:	2300      	movs	r3, #0
 800fb78:	69f9      	ldr	r1, [r7, #28]
 800fb7a:	47a0      	blx	r4
 800fb7c:	4603      	mov	r3, r0
 800fb7e:	74fb      	strb	r3, [r7, #19]
 800fb80:	e008      	b.n	800fb94 <tcp_input+0x668>
 800fb82:	4b35      	ldr	r3, [pc, #212]	@ (800fc58 <tcp_input+0x72c>)
 800fb84:	681a      	ldr	r2, [r3, #0]
 800fb86:	2300      	movs	r3, #0
 800fb88:	69f9      	ldr	r1, [r7, #28]
 800fb8a:	2000      	movs	r0, #0
 800fb8c:	f7ff f95e 	bl	800ee4c <tcp_recv_null>
 800fb90:	4603      	mov	r3, r0
 800fb92:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800fb94:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fb98:	f113 0f0d 	cmn.w	r3, #13
 800fb9c:	d054      	beq.n	800fc48 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800fb9e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	d003      	beq.n	800fbae <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800fba6:	4b2c      	ldr	r3, [pc, #176]	@ (800fc58 <tcp_input+0x72c>)
 800fba8:	681a      	ldr	r2, [r3, #0]
 800fbaa:	69fb      	ldr	r3, [r7, #28]
 800fbac:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800fbae:	4b2b      	ldr	r3, [pc, #172]	@ (800fc5c <tcp_input+0x730>)
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	f003 0320 	and.w	r3, r3, #32
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d031      	beq.n	800fc1e <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 800fbba:	69fb      	ldr	r3, [r7, #28]
 800fbbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d009      	beq.n	800fbd6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800fbc2:	69fb      	ldr	r3, [r7, #28]
 800fbc4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fbc6:	7b5a      	ldrb	r2, [r3, #13]
 800fbc8:	69fb      	ldr	r3, [r7, #28]
 800fbca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800fbcc:	f042 0220 	orr.w	r2, r2, #32
 800fbd0:	b2d2      	uxtb	r2, r2
 800fbd2:	735a      	strb	r2, [r3, #13]
 800fbd4:	e023      	b.n	800fc1e <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800fbd6:	69fb      	ldr	r3, [r7, #28]
 800fbd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fbda:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 800fbde:	4293      	cmp	r3, r2
 800fbe0:	d005      	beq.n	800fbee <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 800fbe2:	69fb      	ldr	r3, [r7, #28]
 800fbe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fbe6:	3301      	adds	r3, #1
 800fbe8:	b29a      	uxth	r2, r3
 800fbea:	69fb      	ldr	r3, [r7, #28]
 800fbec:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800fbee:	69fb      	ldr	r3, [r7, #28]
 800fbf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d00b      	beq.n	800fc10 <tcp_input+0x6e4>
 800fbf8:	69fb      	ldr	r3, [r7, #28]
 800fbfa:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800fbfe:	69fb      	ldr	r3, [r7, #28]
 800fc00:	6918      	ldr	r0, [r3, #16]
 800fc02:	2300      	movs	r3, #0
 800fc04:	2200      	movs	r2, #0
 800fc06:	69f9      	ldr	r1, [r7, #28]
 800fc08:	47a0      	blx	r4
 800fc0a:	4603      	mov	r3, r0
 800fc0c:	74fb      	strb	r3, [r7, #19]
 800fc0e:	e001      	b.n	800fc14 <tcp_input+0x6e8>
 800fc10:	2300      	movs	r3, #0
 800fc12:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800fc14:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fc18:	f113 0f0d 	cmn.w	r3, #13
 800fc1c:	d016      	beq.n	800fc4c <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800fc1e:	4b13      	ldr	r3, [pc, #76]	@ (800fc6c <tcp_input+0x740>)
 800fc20:	2200      	movs	r2, #0
 800fc22:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800fc24:	69f8      	ldr	r0, [r7, #28]
 800fc26:	f000 f88d 	bl	800fd44 <tcp_input_delayed_close>
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d127      	bne.n	800fc80 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800fc30:	69f8      	ldr	r0, [r7, #28]
 800fc32:	f002 fac3 	bl	80121bc <tcp_output>
 800fc36:	e024      	b.n	800fc82 <tcp_input+0x756>
        goto aborted;
 800fc38:	bf00      	nop
 800fc3a:	e022      	b.n	800fc82 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800fc3c:	bf00      	nop
 800fc3e:	e020      	b.n	800fc82 <tcp_input+0x756>
              goto aborted;
 800fc40:	bf00      	nop
 800fc42:	e01e      	b.n	800fc82 <tcp_input+0x756>
          goto aborted;
 800fc44:	bf00      	nop
 800fc46:	e01c      	b.n	800fc82 <tcp_input+0x756>
            goto aborted;
 800fc48:	bf00      	nop
 800fc4a:	e01a      	b.n	800fc82 <tcp_input+0x756>
              goto aborted;
 800fc4c:	bf00      	nop
 800fc4e:	e018      	b.n	800fc82 <tcp_input+0x756>
 800fc50:	2400c9e4 	.word	0x2400c9e4
 800fc54:	2400c9f4 	.word	0x2400c9f4
 800fc58:	2400ca14 	.word	0x2400ca14
 800fc5c:	2400ca11 	.word	0x2400ca11
 800fc60:	2400ca0c 	.word	0x2400ca0c
 800fc64:	2400ca10 	.word	0x2400ca10
 800fc68:	2400ca0e 	.word	0x2400ca0e
 800fc6c:	2400ca18 	.word	0x2400ca18
 800fc70:	2400c9d8 	.word	0x2400c9d8
 800fc74:	08018914 	.word	0x08018914
 800fc78:	08018ac8 	.word	0x08018ac8
 800fc7c:	08018960 	.word	0x08018960
          goto aborted;
 800fc80:	bf00      	nop
    tcp_input_pcb = NULL;
 800fc82:	4b27      	ldr	r3, [pc, #156]	@ (800fd20 <tcp_input+0x7f4>)
 800fc84:	2200      	movs	r2, #0
 800fc86:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800fc88:	4b26      	ldr	r3, [pc, #152]	@ (800fd24 <tcp_input+0x7f8>)
 800fc8a:	2200      	movs	r2, #0
 800fc8c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800fc8e:	4b26      	ldr	r3, [pc, #152]	@ (800fd28 <tcp_input+0x7fc>)
 800fc90:	685b      	ldr	r3, [r3, #4]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d03f      	beq.n	800fd16 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800fc96:	4b24      	ldr	r3, [pc, #144]	@ (800fd28 <tcp_input+0x7fc>)
 800fc98:	685b      	ldr	r3, [r3, #4]
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	f7fd fe0c 	bl	800d8b8 <pbuf_free>
      inseg.p = NULL;
 800fca0:	4b21      	ldr	r3, [pc, #132]	@ (800fd28 <tcp_input+0x7fc>)
 800fca2:	2200      	movs	r2, #0
 800fca4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800fca6:	e036      	b.n	800fd16 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800fca8:	4b20      	ldr	r3, [pc, #128]	@ (800fd2c <tcp_input+0x800>)
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	899b      	ldrh	r3, [r3, #12]
 800fcae:	b29b      	uxth	r3, r3
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f7fc f943 	bl	800bf3c <lwip_htons>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	b2db      	uxtb	r3, r3
 800fcba:	f003 0304 	and.w	r3, r3, #4
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d118      	bne.n	800fcf4 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fcc2:	4b1b      	ldr	r3, [pc, #108]	@ (800fd30 <tcp_input+0x804>)
 800fcc4:	6819      	ldr	r1, [r3, #0]
 800fcc6:	4b1b      	ldr	r3, [pc, #108]	@ (800fd34 <tcp_input+0x808>)
 800fcc8:	881b      	ldrh	r3, [r3, #0]
 800fcca:	461a      	mov	r2, r3
 800fccc:	4b1a      	ldr	r3, [pc, #104]	@ (800fd38 <tcp_input+0x80c>)
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fcd2:	4b16      	ldr	r3, [pc, #88]	@ (800fd2c <tcp_input+0x800>)
 800fcd4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fcd6:	885b      	ldrh	r3, [r3, #2]
 800fcd8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fcda:	4a14      	ldr	r2, [pc, #80]	@ (800fd2c <tcp_input+0x800>)
 800fcdc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fcde:	8812      	ldrh	r2, [r2, #0]
 800fce0:	b292      	uxth	r2, r2
 800fce2:	9202      	str	r2, [sp, #8]
 800fce4:	9301      	str	r3, [sp, #4]
 800fce6:	4b15      	ldr	r3, [pc, #84]	@ (800fd3c <tcp_input+0x810>)
 800fce8:	9300      	str	r3, [sp, #0]
 800fcea:	4b15      	ldr	r3, [pc, #84]	@ (800fd40 <tcp_input+0x814>)
 800fcec:	4602      	mov	r2, r0
 800fcee:	2000      	movs	r0, #0
 800fcf0:	f003 f818 	bl	8012d24 <tcp_rst>
    pbuf_free(p);
 800fcf4:	6878      	ldr	r0, [r7, #4]
 800fcf6:	f7fd fddf 	bl	800d8b8 <pbuf_free>
  return;
 800fcfa:	e00c      	b.n	800fd16 <tcp_input+0x7ea>
    goto dropped;
 800fcfc:	bf00      	nop
 800fcfe:	e006      	b.n	800fd0e <tcp_input+0x7e2>
    goto dropped;
 800fd00:	bf00      	nop
 800fd02:	e004      	b.n	800fd0e <tcp_input+0x7e2>
    goto dropped;
 800fd04:	bf00      	nop
 800fd06:	e002      	b.n	800fd0e <tcp_input+0x7e2>
      goto dropped;
 800fd08:	bf00      	nop
 800fd0a:	e000      	b.n	800fd0e <tcp_input+0x7e2>
      goto dropped;
 800fd0c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800fd0e:	6878      	ldr	r0, [r7, #4]
 800fd10:	f7fd fdd2 	bl	800d8b8 <pbuf_free>
 800fd14:	e000      	b.n	800fd18 <tcp_input+0x7ec>
  return;
 800fd16:	bf00      	nop
}
 800fd18:	3724      	adds	r7, #36	@ 0x24
 800fd1a:	46bd      	mov	sp, r7
 800fd1c:	bd90      	pop	{r4, r7, pc}
 800fd1e:	bf00      	nop
 800fd20:	2400ca18 	.word	0x2400ca18
 800fd24:	2400ca14 	.word	0x2400ca14
 800fd28:	2400c9e4 	.word	0x2400c9e4
 800fd2c:	2400c9f4 	.word	0x2400c9f4
 800fd30:	2400ca08 	.word	0x2400ca08
 800fd34:	2400ca0e 	.word	0x2400ca0e
 800fd38:	2400ca04 	.word	0x2400ca04
 800fd3c:	24005f1c 	.word	0x24005f1c
 800fd40:	24005f20 	.word	0x24005f20

0800fd44 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b082      	sub	sp, #8
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d106      	bne.n	800fd60 <tcp_input_delayed_close+0x1c>
 800fd52:	4b17      	ldr	r3, [pc, #92]	@ (800fdb0 <tcp_input_delayed_close+0x6c>)
 800fd54:	f240 225a 	movw	r2, #602	@ 0x25a
 800fd58:	4916      	ldr	r1, [pc, #88]	@ (800fdb4 <tcp_input_delayed_close+0x70>)
 800fd5a:	4817      	ldr	r0, [pc, #92]	@ (800fdb8 <tcp_input_delayed_close+0x74>)
 800fd5c:	f006 f9b6 	bl	80160cc <iprintf>

  if (recv_flags & TF_CLOSED) {
 800fd60:	4b16      	ldr	r3, [pc, #88]	@ (800fdbc <tcp_input_delayed_close+0x78>)
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	f003 0310 	and.w	r3, r3, #16
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d01c      	beq.n	800fda6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	8b5b      	ldrh	r3, [r3, #26]
 800fd70:	f003 0310 	and.w	r3, r3, #16
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d10d      	bne.n	800fd94 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d008      	beq.n	800fd94 <tcp_input_delayed_close+0x50>
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fd88:	687a      	ldr	r2, [r7, #4]
 800fd8a:	6912      	ldr	r2, [r2, #16]
 800fd8c:	f06f 010e 	mvn.w	r1, #14
 800fd90:	4610      	mov	r0, r2
 800fd92:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800fd94:	6879      	ldr	r1, [r7, #4]
 800fd96:	480a      	ldr	r0, [pc, #40]	@ (800fdc0 <tcp_input_delayed_close+0x7c>)
 800fd98:	f7ff fa50 	bl	800f23c <tcp_pcb_remove>
    tcp_free(pcb);
 800fd9c:	6878      	ldr	r0, [r7, #4]
 800fd9e:	f7fe f837 	bl	800de10 <tcp_free>
    return 1;
 800fda2:	2301      	movs	r3, #1
 800fda4:	e000      	b.n	800fda8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800fda6:	2300      	movs	r3, #0
}
 800fda8:	4618      	mov	r0, r3
 800fdaa:	3708      	adds	r7, #8
 800fdac:	46bd      	mov	sp, r7
 800fdae:	bd80      	pop	{r7, pc}
 800fdb0:	08018914 	.word	0x08018914
 800fdb4:	08018ae4 	.word	0x08018ae4
 800fdb8:	08018960 	.word	0x08018960
 800fdbc:	2400ca11 	.word	0x2400ca11
 800fdc0:	2400c9d8 	.word	0x2400c9d8

0800fdc4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800fdc4:	b590      	push	{r4, r7, lr}
 800fdc6:	b08b      	sub	sp, #44	@ 0x2c
 800fdc8:	af04      	add	r7, sp, #16
 800fdca:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800fdcc:	4b6f      	ldr	r3, [pc, #444]	@ (800ff8c <tcp_listen_input+0x1c8>)
 800fdce:	781b      	ldrb	r3, [r3, #0]
 800fdd0:	f003 0304 	and.w	r3, r3, #4
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	f040 80d2 	bne.w	800ff7e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d106      	bne.n	800fdee <tcp_listen_input+0x2a>
 800fde0:	4b6b      	ldr	r3, [pc, #428]	@ (800ff90 <tcp_listen_input+0x1cc>)
 800fde2:	f240 2281 	movw	r2, #641	@ 0x281
 800fde6:	496b      	ldr	r1, [pc, #428]	@ (800ff94 <tcp_listen_input+0x1d0>)
 800fde8:	486b      	ldr	r0, [pc, #428]	@ (800ff98 <tcp_listen_input+0x1d4>)
 800fdea:	f006 f96f 	bl	80160cc <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800fdee:	4b67      	ldr	r3, [pc, #412]	@ (800ff8c <tcp_listen_input+0x1c8>)
 800fdf0:	781b      	ldrb	r3, [r3, #0]
 800fdf2:	f003 0310 	and.w	r3, r3, #16
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d019      	beq.n	800fe2e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fdfa:	4b68      	ldr	r3, [pc, #416]	@ (800ff9c <tcp_listen_input+0x1d8>)
 800fdfc:	6819      	ldr	r1, [r3, #0]
 800fdfe:	4b68      	ldr	r3, [pc, #416]	@ (800ffa0 <tcp_listen_input+0x1dc>)
 800fe00:	881b      	ldrh	r3, [r3, #0]
 800fe02:	461a      	mov	r2, r3
 800fe04:	4b67      	ldr	r3, [pc, #412]	@ (800ffa4 <tcp_listen_input+0x1e0>)
 800fe06:	681b      	ldr	r3, [r3, #0]
 800fe08:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fe0a:	4b67      	ldr	r3, [pc, #412]	@ (800ffa8 <tcp_listen_input+0x1e4>)
 800fe0c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fe0e:	885b      	ldrh	r3, [r3, #2]
 800fe10:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800fe12:	4a65      	ldr	r2, [pc, #404]	@ (800ffa8 <tcp_listen_input+0x1e4>)
 800fe14:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800fe16:	8812      	ldrh	r2, [r2, #0]
 800fe18:	b292      	uxth	r2, r2
 800fe1a:	9202      	str	r2, [sp, #8]
 800fe1c:	9301      	str	r3, [sp, #4]
 800fe1e:	4b63      	ldr	r3, [pc, #396]	@ (800ffac <tcp_listen_input+0x1e8>)
 800fe20:	9300      	str	r3, [sp, #0]
 800fe22:	4b63      	ldr	r3, [pc, #396]	@ (800ffb0 <tcp_listen_input+0x1ec>)
 800fe24:	4602      	mov	r2, r0
 800fe26:	6878      	ldr	r0, [r7, #4]
 800fe28:	f002 ff7c 	bl	8012d24 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800fe2c:	e0a9      	b.n	800ff82 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800fe2e:	4b57      	ldr	r3, [pc, #348]	@ (800ff8c <tcp_listen_input+0x1c8>)
 800fe30:	781b      	ldrb	r3, [r3, #0]
 800fe32:	f003 0302 	and.w	r3, r3, #2
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	f000 80a3 	beq.w	800ff82 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	7d5b      	ldrb	r3, [r3, #21]
 800fe40:	4618      	mov	r0, r3
 800fe42:	f7ff f927 	bl	800f094 <tcp_alloc>
 800fe46:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800fe48:	697b      	ldr	r3, [r7, #20]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d111      	bne.n	800fe72 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	699b      	ldr	r3, [r3, #24]
 800fe52:	2b00      	cmp	r3, #0
 800fe54:	d00a      	beq.n	800fe6c <tcp_listen_input+0xa8>
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	699b      	ldr	r3, [r3, #24]
 800fe5a:	687a      	ldr	r2, [r7, #4]
 800fe5c:	6910      	ldr	r0, [r2, #16]
 800fe5e:	f04f 32ff 	mov.w	r2, #4294967295
 800fe62:	2100      	movs	r1, #0
 800fe64:	4798      	blx	r3
 800fe66:	4603      	mov	r3, r0
 800fe68:	73bb      	strb	r3, [r7, #14]
      return;
 800fe6a:	e08b      	b.n	800ff84 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800fe6c:	23f0      	movs	r3, #240	@ 0xf0
 800fe6e:	73bb      	strb	r3, [r7, #14]
      return;
 800fe70:	e088      	b.n	800ff84 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800fe72:	4b50      	ldr	r3, [pc, #320]	@ (800ffb4 <tcp_listen_input+0x1f0>)
 800fe74:	695a      	ldr	r2, [r3, #20]
 800fe76:	697b      	ldr	r3, [r7, #20]
 800fe78:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800fe7a:	4b4e      	ldr	r3, [pc, #312]	@ (800ffb4 <tcp_listen_input+0x1f0>)
 800fe7c:	691a      	ldr	r2, [r3, #16]
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	8ada      	ldrh	r2, [r3, #22]
 800fe86:	697b      	ldr	r3, [r7, #20]
 800fe88:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800fe8a:	4b47      	ldr	r3, [pc, #284]	@ (800ffa8 <tcp_listen_input+0x1e4>)
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	881b      	ldrh	r3, [r3, #0]
 800fe90:	b29a      	uxth	r2, r3
 800fe92:	697b      	ldr	r3, [r7, #20]
 800fe94:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800fe96:	697b      	ldr	r3, [r7, #20]
 800fe98:	2203      	movs	r2, #3
 800fe9a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800fe9c:	4b41      	ldr	r3, [pc, #260]	@ (800ffa4 <tcp_listen_input+0x1e0>)
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	1c5a      	adds	r2, r3, #1
 800fea2:	697b      	ldr	r3, [r7, #20]
 800fea4:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800fea6:	697b      	ldr	r3, [r7, #20]
 800fea8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800feaa:	697b      	ldr	r3, [r7, #20]
 800feac:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800feae:	6978      	ldr	r0, [r7, #20]
 800feb0:	f7ff fa58 	bl	800f364 <tcp_next_iss>
 800feb4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800feb6:	697b      	ldr	r3, [r7, #20]
 800feb8:	693a      	ldr	r2, [r7, #16]
 800feba:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	693a      	ldr	r2, [r7, #16]
 800fec0:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800fec2:	697b      	ldr	r3, [r7, #20]
 800fec4:	693a      	ldr	r2, [r7, #16]
 800fec6:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800fec8:	697b      	ldr	r3, [r7, #20]
 800feca:	693a      	ldr	r2, [r7, #16]
 800fecc:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800fece:	4b35      	ldr	r3, [pc, #212]	@ (800ffa4 <tcp_listen_input+0x1e0>)
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	1e5a      	subs	r2, r3, #1
 800fed4:	697b      	ldr	r3, [r7, #20]
 800fed6:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	691a      	ldr	r2, [r3, #16]
 800fedc:	697b      	ldr	r3, [r7, #20]
 800fede:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800fee0:	697b      	ldr	r3, [r7, #20]
 800fee2:	687a      	ldr	r2, [r7, #4]
 800fee4:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	7a5b      	ldrb	r3, [r3, #9]
 800feea:	f003 030c 	and.w	r3, r3, #12
 800feee:	b2da      	uxtb	r2, r3
 800fef0:	697b      	ldr	r3, [r7, #20]
 800fef2:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	7a1a      	ldrb	r2, [r3, #8]
 800fef8:	697b      	ldr	r3, [r7, #20]
 800fefa:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800fefc:	4b2e      	ldr	r3, [pc, #184]	@ (800ffb8 <tcp_listen_input+0x1f4>)
 800fefe:	681a      	ldr	r2, [r3, #0]
 800ff00:	697b      	ldr	r3, [r7, #20]
 800ff02:	60da      	str	r2, [r3, #12]
 800ff04:	4a2c      	ldr	r2, [pc, #176]	@ (800ffb8 <tcp_listen_input+0x1f4>)
 800ff06:	697b      	ldr	r3, [r7, #20]
 800ff08:	6013      	str	r3, [r2, #0]
 800ff0a:	f003 f8cd 	bl	80130a8 <tcp_timer_needed>
 800ff0e:	4b2b      	ldr	r3, [pc, #172]	@ (800ffbc <tcp_listen_input+0x1f8>)
 800ff10:	2201      	movs	r2, #1
 800ff12:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800ff14:	6978      	ldr	r0, [r7, #20]
 800ff16:	f001 fd8b 	bl	8011a30 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800ff1a:	4b23      	ldr	r3, [pc, #140]	@ (800ffa8 <tcp_listen_input+0x1e4>)
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	89db      	ldrh	r3, [r3, #14]
 800ff20:	b29a      	uxth	r2, r3
 800ff22:	697b      	ldr	r3, [r7, #20]
 800ff24:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ff28:	697b      	ldr	r3, [r7, #20]
 800ff2a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ff34:	697b      	ldr	r3, [r7, #20]
 800ff36:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ff38:	697b      	ldr	r3, [r7, #20]
 800ff3a:	3304      	adds	r3, #4
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	f004 fce7 	bl	8014910 <ip4_route>
 800ff42:	4601      	mov	r1, r0
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	3304      	adds	r3, #4
 800ff48:	461a      	mov	r2, r3
 800ff4a:	4620      	mov	r0, r4
 800ff4c:	f7ff fa30 	bl	800f3b0 <tcp_eff_send_mss_netif>
 800ff50:	4603      	mov	r3, r0
 800ff52:	461a      	mov	r2, r3
 800ff54:	697b      	ldr	r3, [r7, #20]
 800ff56:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800ff58:	2112      	movs	r1, #18
 800ff5a:	6978      	ldr	r0, [r7, #20]
 800ff5c:	f002 f840 	bl	8011fe0 <tcp_enqueue_flags>
 800ff60:	4603      	mov	r3, r0
 800ff62:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800ff64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d004      	beq.n	800ff76 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ff6c:	2100      	movs	r1, #0
 800ff6e:	6978      	ldr	r0, [r7, #20]
 800ff70:	f7fe f978 	bl	800e264 <tcp_abandon>
      return;
 800ff74:	e006      	b.n	800ff84 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800ff76:	6978      	ldr	r0, [r7, #20]
 800ff78:	f002 f920 	bl	80121bc <tcp_output>
  return;
 800ff7c:	e001      	b.n	800ff82 <tcp_listen_input+0x1be>
    return;
 800ff7e:	bf00      	nop
 800ff80:	e000      	b.n	800ff84 <tcp_listen_input+0x1c0>
  return;
 800ff82:	bf00      	nop
}
 800ff84:	371c      	adds	r7, #28
 800ff86:	46bd      	mov	sp, r7
 800ff88:	bd90      	pop	{r4, r7, pc}
 800ff8a:	bf00      	nop
 800ff8c:	2400ca10 	.word	0x2400ca10
 800ff90:	08018914 	.word	0x08018914
 800ff94:	08018b0c 	.word	0x08018b0c
 800ff98:	08018960 	.word	0x08018960
 800ff9c:	2400ca08 	.word	0x2400ca08
 800ffa0:	2400ca0e 	.word	0x2400ca0e
 800ffa4:	2400ca04 	.word	0x2400ca04
 800ffa8:	2400c9f4 	.word	0x2400c9f4
 800ffac:	24005f1c 	.word	0x24005f1c
 800ffb0:	24005f20 	.word	0x24005f20
 800ffb4:	24005f0c 	.word	0x24005f0c
 800ffb8:	2400c9d8 	.word	0x2400c9d8
 800ffbc:	2400c9e0 	.word	0x2400c9e0

0800ffc0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b086      	sub	sp, #24
 800ffc4:	af04      	add	r7, sp, #16
 800ffc6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800ffc8:	4b2f      	ldr	r3, [pc, #188]	@ (8010088 <tcp_timewait_input+0xc8>)
 800ffca:	781b      	ldrb	r3, [r3, #0]
 800ffcc:	f003 0304 	and.w	r3, r3, #4
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d153      	bne.n	801007c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d106      	bne.n	800ffe8 <tcp_timewait_input+0x28>
 800ffda:	4b2c      	ldr	r3, [pc, #176]	@ (801008c <tcp_timewait_input+0xcc>)
 800ffdc:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800ffe0:	492b      	ldr	r1, [pc, #172]	@ (8010090 <tcp_timewait_input+0xd0>)
 800ffe2:	482c      	ldr	r0, [pc, #176]	@ (8010094 <tcp_timewait_input+0xd4>)
 800ffe4:	f006 f872 	bl	80160cc <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800ffe8:	4b27      	ldr	r3, [pc, #156]	@ (8010088 <tcp_timewait_input+0xc8>)
 800ffea:	781b      	ldrb	r3, [r3, #0]
 800ffec:	f003 0302 	and.w	r3, r3, #2
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d02a      	beq.n	801004a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800fff4:	4b28      	ldr	r3, [pc, #160]	@ (8010098 <tcp_timewait_input+0xd8>)
 800fff6:	681a      	ldr	r2, [r3, #0]
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fffc:	1ad3      	subs	r3, r2, r3
 800fffe:	2b00      	cmp	r3, #0
 8010000:	db2d      	blt.n	801005e <tcp_timewait_input+0x9e>
 8010002:	4b25      	ldr	r3, [pc, #148]	@ (8010098 <tcp_timewait_input+0xd8>)
 8010004:	681a      	ldr	r2, [r3, #0]
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801000a:	6879      	ldr	r1, [r7, #4]
 801000c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801000e:	440b      	add	r3, r1
 8010010:	1ad3      	subs	r3, r2, r3
 8010012:	2b00      	cmp	r3, #0
 8010014:	dc23      	bgt.n	801005e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010016:	4b21      	ldr	r3, [pc, #132]	@ (801009c <tcp_timewait_input+0xdc>)
 8010018:	6819      	ldr	r1, [r3, #0]
 801001a:	4b21      	ldr	r3, [pc, #132]	@ (80100a0 <tcp_timewait_input+0xe0>)
 801001c:	881b      	ldrh	r3, [r3, #0]
 801001e:	461a      	mov	r2, r3
 8010020:	4b1d      	ldr	r3, [pc, #116]	@ (8010098 <tcp_timewait_input+0xd8>)
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010026:	4b1f      	ldr	r3, [pc, #124]	@ (80100a4 <tcp_timewait_input+0xe4>)
 8010028:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801002a:	885b      	ldrh	r3, [r3, #2]
 801002c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801002e:	4a1d      	ldr	r2, [pc, #116]	@ (80100a4 <tcp_timewait_input+0xe4>)
 8010030:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010032:	8812      	ldrh	r2, [r2, #0]
 8010034:	b292      	uxth	r2, r2
 8010036:	9202      	str	r2, [sp, #8]
 8010038:	9301      	str	r3, [sp, #4]
 801003a:	4b1b      	ldr	r3, [pc, #108]	@ (80100a8 <tcp_timewait_input+0xe8>)
 801003c:	9300      	str	r3, [sp, #0]
 801003e:	4b1b      	ldr	r3, [pc, #108]	@ (80100ac <tcp_timewait_input+0xec>)
 8010040:	4602      	mov	r2, r0
 8010042:	6878      	ldr	r0, [r7, #4]
 8010044:	f002 fe6e 	bl	8012d24 <tcp_rst>
      return;
 8010048:	e01b      	b.n	8010082 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801004a:	4b0f      	ldr	r3, [pc, #60]	@ (8010088 <tcp_timewait_input+0xc8>)
 801004c:	781b      	ldrb	r3, [r3, #0]
 801004e:	f003 0301 	and.w	r3, r3, #1
 8010052:	2b00      	cmp	r3, #0
 8010054:	d003      	beq.n	801005e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8010056:	4b16      	ldr	r3, [pc, #88]	@ (80100b0 <tcp_timewait_input+0xf0>)
 8010058:	681a      	ldr	r2, [r3, #0]
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801005e:	4b10      	ldr	r3, [pc, #64]	@ (80100a0 <tcp_timewait_input+0xe0>)
 8010060:	881b      	ldrh	r3, [r3, #0]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d00c      	beq.n	8010080 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	8b5b      	ldrh	r3, [r3, #26]
 801006a:	f043 0302 	orr.w	r3, r3, #2
 801006e:	b29a      	uxth	r2, r3
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8010074:	6878      	ldr	r0, [r7, #4]
 8010076:	f002 f8a1 	bl	80121bc <tcp_output>
  }
  return;
 801007a:	e001      	b.n	8010080 <tcp_timewait_input+0xc0>
    return;
 801007c:	bf00      	nop
 801007e:	e000      	b.n	8010082 <tcp_timewait_input+0xc2>
  return;
 8010080:	bf00      	nop
}
 8010082:	3708      	adds	r7, #8
 8010084:	46bd      	mov	sp, r7
 8010086:	bd80      	pop	{r7, pc}
 8010088:	2400ca10 	.word	0x2400ca10
 801008c:	08018914 	.word	0x08018914
 8010090:	08018b2c 	.word	0x08018b2c
 8010094:	08018960 	.word	0x08018960
 8010098:	2400ca04 	.word	0x2400ca04
 801009c:	2400ca08 	.word	0x2400ca08
 80100a0:	2400ca0e 	.word	0x2400ca0e
 80100a4:	2400c9f4 	.word	0x2400c9f4
 80100a8:	24005f1c 	.word	0x24005f1c
 80100ac:	24005f20 	.word	0x24005f20
 80100b0:	2400c9cc 	.word	0x2400c9cc

080100b4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80100b4:	b590      	push	{r4, r7, lr}
 80100b6:	b08d      	sub	sp, #52	@ 0x34
 80100b8:	af04      	add	r7, sp, #16
 80100ba:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80100bc:	2300      	movs	r3, #0
 80100be:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80100c0:	2300      	movs	r3, #0
 80100c2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d106      	bne.n	80100d8 <tcp_process+0x24>
 80100ca:	4b9d      	ldr	r3, [pc, #628]	@ (8010340 <tcp_process+0x28c>)
 80100cc:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80100d0:	499c      	ldr	r1, [pc, #624]	@ (8010344 <tcp_process+0x290>)
 80100d2:	489d      	ldr	r0, [pc, #628]	@ (8010348 <tcp_process+0x294>)
 80100d4:	f005 fffa 	bl	80160cc <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80100d8:	4b9c      	ldr	r3, [pc, #624]	@ (801034c <tcp_process+0x298>)
 80100da:	781b      	ldrb	r3, [r3, #0]
 80100dc:	f003 0304 	and.w	r3, r3, #4
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d04e      	beq.n	8010182 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	7d1b      	ldrb	r3, [r3, #20]
 80100e8:	2b02      	cmp	r3, #2
 80100ea:	d108      	bne.n	80100fe <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80100f0:	4b97      	ldr	r3, [pc, #604]	@ (8010350 <tcp_process+0x29c>)
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	429a      	cmp	r2, r3
 80100f6:	d123      	bne.n	8010140 <tcp_process+0x8c>
        acceptable = 1;
 80100f8:	2301      	movs	r3, #1
 80100fa:	76fb      	strb	r3, [r7, #27]
 80100fc:	e020      	b.n	8010140 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010102:	4b94      	ldr	r3, [pc, #592]	@ (8010354 <tcp_process+0x2a0>)
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	429a      	cmp	r2, r3
 8010108:	d102      	bne.n	8010110 <tcp_process+0x5c>
        acceptable = 1;
 801010a:	2301      	movs	r3, #1
 801010c:	76fb      	strb	r3, [r7, #27]
 801010e:	e017      	b.n	8010140 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010110:	4b90      	ldr	r3, [pc, #576]	@ (8010354 <tcp_process+0x2a0>)
 8010112:	681a      	ldr	r2, [r3, #0]
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010118:	1ad3      	subs	r3, r2, r3
 801011a:	2b00      	cmp	r3, #0
 801011c:	db10      	blt.n	8010140 <tcp_process+0x8c>
 801011e:	4b8d      	ldr	r3, [pc, #564]	@ (8010354 <tcp_process+0x2a0>)
 8010120:	681a      	ldr	r2, [r3, #0]
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010126:	6879      	ldr	r1, [r7, #4]
 8010128:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801012a:	440b      	add	r3, r1
 801012c:	1ad3      	subs	r3, r2, r3
 801012e:	2b00      	cmp	r3, #0
 8010130:	dc06      	bgt.n	8010140 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	8b5b      	ldrh	r3, [r3, #26]
 8010136:	f043 0302 	orr.w	r3, r3, #2
 801013a:	b29a      	uxth	r2, r3
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8010140:	7efb      	ldrb	r3, [r7, #27]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d01b      	beq.n	801017e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	7d1b      	ldrb	r3, [r3, #20]
 801014a:	2b00      	cmp	r3, #0
 801014c:	d106      	bne.n	801015c <tcp_process+0xa8>
 801014e:	4b7c      	ldr	r3, [pc, #496]	@ (8010340 <tcp_process+0x28c>)
 8010150:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8010154:	4980      	ldr	r1, [pc, #512]	@ (8010358 <tcp_process+0x2a4>)
 8010156:	487c      	ldr	r0, [pc, #496]	@ (8010348 <tcp_process+0x294>)
 8010158:	f005 ffb8 	bl	80160cc <iprintf>
      recv_flags |= TF_RESET;
 801015c:	4b7f      	ldr	r3, [pc, #508]	@ (801035c <tcp_process+0x2a8>)
 801015e:	781b      	ldrb	r3, [r3, #0]
 8010160:	f043 0308 	orr.w	r3, r3, #8
 8010164:	b2da      	uxtb	r2, r3
 8010166:	4b7d      	ldr	r3, [pc, #500]	@ (801035c <tcp_process+0x2a8>)
 8010168:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	8b5b      	ldrh	r3, [r3, #26]
 801016e:	f023 0301 	bic.w	r3, r3, #1
 8010172:	b29a      	uxth	r2, r3
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8010178:	f06f 030d 	mvn.w	r3, #13
 801017c:	e37a      	b.n	8010874 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801017e:	2300      	movs	r3, #0
 8010180:	e378      	b.n	8010874 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8010182:	4b72      	ldr	r3, [pc, #456]	@ (801034c <tcp_process+0x298>)
 8010184:	781b      	ldrb	r3, [r3, #0]
 8010186:	f003 0302 	and.w	r3, r3, #2
 801018a:	2b00      	cmp	r3, #0
 801018c:	d010      	beq.n	80101b0 <tcp_process+0xfc>
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	7d1b      	ldrb	r3, [r3, #20]
 8010192:	2b02      	cmp	r3, #2
 8010194:	d00c      	beq.n	80101b0 <tcp_process+0xfc>
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	7d1b      	ldrb	r3, [r3, #20]
 801019a:	2b03      	cmp	r3, #3
 801019c:	d008      	beq.n	80101b0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	8b5b      	ldrh	r3, [r3, #26]
 80101a2:	f043 0302 	orr.w	r3, r3, #2
 80101a6:	b29a      	uxth	r2, r3
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80101ac:	2300      	movs	r3, #0
 80101ae:	e361      	b.n	8010874 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	8b5b      	ldrh	r3, [r3, #26]
 80101b4:	f003 0310 	and.w	r3, r3, #16
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d103      	bne.n	80101c4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80101bc:	4b68      	ldr	r3, [pc, #416]	@ (8010360 <tcp_process+0x2ac>)
 80101be:	681a      	ldr	r2, [r3, #0]
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	2200      	movs	r2, #0
 80101c8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	2200      	movs	r2, #0
 80101d0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80101d4:	6878      	ldr	r0, [r7, #4]
 80101d6:	f001 fc2b 	bl	8011a30 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	7d1b      	ldrb	r3, [r3, #20]
 80101de:	3b02      	subs	r3, #2
 80101e0:	2b07      	cmp	r3, #7
 80101e2:	f200 8337 	bhi.w	8010854 <tcp_process+0x7a0>
 80101e6:	a201      	add	r2, pc, #4	@ (adr r2, 80101ec <tcp_process+0x138>)
 80101e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101ec:	0801020d 	.word	0x0801020d
 80101f0:	0801043d 	.word	0x0801043d
 80101f4:	080105b5 	.word	0x080105b5
 80101f8:	080105df 	.word	0x080105df
 80101fc:	08010703 	.word	0x08010703
 8010200:	080105b5 	.word	0x080105b5
 8010204:	0801078f 	.word	0x0801078f
 8010208:	0801081f 	.word	0x0801081f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 801020c:	4b4f      	ldr	r3, [pc, #316]	@ (801034c <tcp_process+0x298>)
 801020e:	781b      	ldrb	r3, [r3, #0]
 8010210:	f003 0310 	and.w	r3, r3, #16
 8010214:	2b00      	cmp	r3, #0
 8010216:	f000 80e4 	beq.w	80103e2 <tcp_process+0x32e>
 801021a:	4b4c      	ldr	r3, [pc, #304]	@ (801034c <tcp_process+0x298>)
 801021c:	781b      	ldrb	r3, [r3, #0]
 801021e:	f003 0302 	and.w	r3, r3, #2
 8010222:	2b00      	cmp	r3, #0
 8010224:	f000 80dd 	beq.w	80103e2 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801022c:	1c5a      	adds	r2, r3, #1
 801022e:	4b48      	ldr	r3, [pc, #288]	@ (8010350 <tcp_process+0x29c>)
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	429a      	cmp	r2, r3
 8010234:	f040 80d5 	bne.w	80103e2 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8010238:	4b46      	ldr	r3, [pc, #280]	@ (8010354 <tcp_process+0x2a0>)
 801023a:	681b      	ldr	r3, [r3, #0]
 801023c:	1c5a      	adds	r2, r3, #1
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 801024a:	4b41      	ldr	r3, [pc, #260]	@ (8010350 <tcp_process+0x29c>)
 801024c:	681a      	ldr	r2, [r3, #0]
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8010252:	4b44      	ldr	r3, [pc, #272]	@ (8010364 <tcp_process+0x2b0>)
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	89db      	ldrh	r3, [r3, #14]
 8010258:	b29a      	uxth	r2, r3
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 801026c:	4b39      	ldr	r3, [pc, #228]	@ (8010354 <tcp_process+0x2a0>)
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	1e5a      	subs	r2, r3, #1
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	2204      	movs	r2, #4
 801027a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	3304      	adds	r3, #4
 8010284:	4618      	mov	r0, r3
 8010286:	f004 fb43 	bl	8014910 <ip4_route>
 801028a:	4601      	mov	r1, r0
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	3304      	adds	r3, #4
 8010290:	461a      	mov	r2, r3
 8010292:	4620      	mov	r0, r4
 8010294:	f7ff f88c 	bl	800f3b0 <tcp_eff_send_mss_netif>
 8010298:	4603      	mov	r3, r0
 801029a:	461a      	mov	r2, r3
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80102a4:	009a      	lsls	r2, r3, #2
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80102aa:	005b      	lsls	r3, r3, #1
 80102ac:	f241 111c 	movw	r1, #4380	@ 0x111c
 80102b0:	428b      	cmp	r3, r1
 80102b2:	bf38      	it	cc
 80102b4:	460b      	movcc	r3, r1
 80102b6:	429a      	cmp	r2, r3
 80102b8:	d204      	bcs.n	80102c4 <tcp_process+0x210>
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80102be:	009b      	lsls	r3, r3, #2
 80102c0:	b29b      	uxth	r3, r3
 80102c2:	e00d      	b.n	80102e0 <tcp_process+0x22c>
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80102c8:	005b      	lsls	r3, r3, #1
 80102ca:	f241 121c 	movw	r2, #4380	@ 0x111c
 80102ce:	4293      	cmp	r3, r2
 80102d0:	d904      	bls.n	80102dc <tcp_process+0x228>
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80102d6:	005b      	lsls	r3, r3, #1
 80102d8:	b29b      	uxth	r3, r3
 80102da:	e001      	b.n	80102e0 <tcp_process+0x22c>
 80102dc:	f241 131c 	movw	r3, #4380	@ 0x111c
 80102e0:	687a      	ldr	r2, [r7, #4]
 80102e2:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d106      	bne.n	80102fe <tcp_process+0x24a>
 80102f0:	4b13      	ldr	r3, [pc, #76]	@ (8010340 <tcp_process+0x28c>)
 80102f2:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 80102f6:	491c      	ldr	r1, [pc, #112]	@ (8010368 <tcp_process+0x2b4>)
 80102f8:	4813      	ldr	r0, [pc, #76]	@ (8010348 <tcp_process+0x294>)
 80102fa:	f005 fee7 	bl	80160cc <iprintf>
        --pcb->snd_queuelen;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010304:	3b01      	subs	r3, #1
 8010306:	b29a      	uxth	r2, r3
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010312:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8010314:	69fb      	ldr	r3, [r7, #28]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d12a      	bne.n	8010370 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801031e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8010320:	69fb      	ldr	r3, [r7, #28]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d106      	bne.n	8010334 <tcp_process+0x280>
 8010326:	4b06      	ldr	r3, [pc, #24]	@ (8010340 <tcp_process+0x28c>)
 8010328:	f44f 725d 	mov.w	r2, #884	@ 0x374
 801032c:	490f      	ldr	r1, [pc, #60]	@ (801036c <tcp_process+0x2b8>)
 801032e:	4806      	ldr	r0, [pc, #24]	@ (8010348 <tcp_process+0x294>)
 8010330:	f005 fecc 	bl	80160cc <iprintf>
          pcb->unsent = rseg->next;
 8010334:	69fb      	ldr	r3, [r7, #28]
 8010336:	681a      	ldr	r2, [r3, #0]
 8010338:	687b      	ldr	r3, [r7, #4]
 801033a:	66da      	str	r2, [r3, #108]	@ 0x6c
 801033c:	e01c      	b.n	8010378 <tcp_process+0x2c4>
 801033e:	bf00      	nop
 8010340:	08018914 	.word	0x08018914
 8010344:	08018b4c 	.word	0x08018b4c
 8010348:	08018960 	.word	0x08018960
 801034c:	2400ca10 	.word	0x2400ca10
 8010350:	2400ca08 	.word	0x2400ca08
 8010354:	2400ca04 	.word	0x2400ca04
 8010358:	08018b68 	.word	0x08018b68
 801035c:	2400ca11 	.word	0x2400ca11
 8010360:	2400c9cc 	.word	0x2400c9cc
 8010364:	2400c9f4 	.word	0x2400c9f4
 8010368:	08018b88 	.word	0x08018b88
 801036c:	08018ba0 	.word	0x08018ba0
        } else {
          pcb->unacked = rseg->next;
 8010370:	69fb      	ldr	r3, [r7, #28]
 8010372:	681a      	ldr	r2, [r3, #0]
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8010378:	69f8      	ldr	r0, [r7, #28]
 801037a:	f7fe fd22 	bl	800edc2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010382:	2b00      	cmp	r3, #0
 8010384:	d104      	bne.n	8010390 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801038c:	861a      	strh	r2, [r3, #48]	@ 0x30
 801038e:	e006      	b.n	801039e <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2200      	movs	r2, #0
 8010394:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2200      	movs	r2, #0
 801039a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80103a4:	2b00      	cmp	r3, #0
 80103a6:	d00a      	beq.n	80103be <tcp_process+0x30a>
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80103ae:	687a      	ldr	r2, [r7, #4]
 80103b0:	6910      	ldr	r0, [r2, #16]
 80103b2:	2200      	movs	r2, #0
 80103b4:	6879      	ldr	r1, [r7, #4]
 80103b6:	4798      	blx	r3
 80103b8:	4603      	mov	r3, r0
 80103ba:	76bb      	strb	r3, [r7, #26]
 80103bc:	e001      	b.n	80103c2 <tcp_process+0x30e>
 80103be:	2300      	movs	r3, #0
 80103c0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80103c2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80103c6:	f113 0f0d 	cmn.w	r3, #13
 80103ca:	d102      	bne.n	80103d2 <tcp_process+0x31e>
          return ERR_ABRT;
 80103cc:	f06f 030c 	mvn.w	r3, #12
 80103d0:	e250      	b.n	8010874 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	8b5b      	ldrh	r3, [r3, #26]
 80103d6:	f043 0302 	orr.w	r3, r3, #2
 80103da:	b29a      	uxth	r2, r3
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80103e0:	e23a      	b.n	8010858 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80103e2:	4b98      	ldr	r3, [pc, #608]	@ (8010644 <tcp_process+0x590>)
 80103e4:	781b      	ldrb	r3, [r3, #0]
 80103e6:	f003 0310 	and.w	r3, r3, #16
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	f000 8234 	beq.w	8010858 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80103f0:	4b95      	ldr	r3, [pc, #596]	@ (8010648 <tcp_process+0x594>)
 80103f2:	6819      	ldr	r1, [r3, #0]
 80103f4:	4b95      	ldr	r3, [pc, #596]	@ (801064c <tcp_process+0x598>)
 80103f6:	881b      	ldrh	r3, [r3, #0]
 80103f8:	461a      	mov	r2, r3
 80103fa:	4b95      	ldr	r3, [pc, #596]	@ (8010650 <tcp_process+0x59c>)
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010400:	4b94      	ldr	r3, [pc, #592]	@ (8010654 <tcp_process+0x5a0>)
 8010402:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010404:	885b      	ldrh	r3, [r3, #2]
 8010406:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010408:	4a92      	ldr	r2, [pc, #584]	@ (8010654 <tcp_process+0x5a0>)
 801040a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801040c:	8812      	ldrh	r2, [r2, #0]
 801040e:	b292      	uxth	r2, r2
 8010410:	9202      	str	r2, [sp, #8]
 8010412:	9301      	str	r3, [sp, #4]
 8010414:	4b90      	ldr	r3, [pc, #576]	@ (8010658 <tcp_process+0x5a4>)
 8010416:	9300      	str	r3, [sp, #0]
 8010418:	4b90      	ldr	r3, [pc, #576]	@ (801065c <tcp_process+0x5a8>)
 801041a:	4602      	mov	r2, r0
 801041c:	6878      	ldr	r0, [r7, #4]
 801041e:	f002 fc81 	bl	8012d24 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8010428:	2b05      	cmp	r3, #5
 801042a:	f200 8215 	bhi.w	8010858 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	2200      	movs	r2, #0
 8010432:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8010434:	6878      	ldr	r0, [r7, #4]
 8010436:	f002 fa4d 	bl	80128d4 <tcp_rexmit_rto>
      break;
 801043a:	e20d      	b.n	8010858 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801043c:	4b81      	ldr	r3, [pc, #516]	@ (8010644 <tcp_process+0x590>)
 801043e:	781b      	ldrb	r3, [r3, #0]
 8010440:	f003 0310 	and.w	r3, r3, #16
 8010444:	2b00      	cmp	r3, #0
 8010446:	f000 80a1 	beq.w	801058c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801044a:	4b7f      	ldr	r3, [pc, #508]	@ (8010648 <tcp_process+0x594>)
 801044c:	681a      	ldr	r2, [r3, #0]
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010452:	1ad3      	subs	r3, r2, r3
 8010454:	3b01      	subs	r3, #1
 8010456:	2b00      	cmp	r3, #0
 8010458:	db7e      	blt.n	8010558 <tcp_process+0x4a4>
 801045a:	4b7b      	ldr	r3, [pc, #492]	@ (8010648 <tcp_process+0x594>)
 801045c:	681a      	ldr	r2, [r3, #0]
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010462:	1ad3      	subs	r3, r2, r3
 8010464:	2b00      	cmp	r3, #0
 8010466:	dc77      	bgt.n	8010558 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	2204      	movs	r2, #4
 801046c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010472:	2b00      	cmp	r3, #0
 8010474:	d102      	bne.n	801047c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8010476:	23fa      	movs	r3, #250	@ 0xfa
 8010478:	76bb      	strb	r3, [r7, #26]
 801047a:	e01d      	b.n	80104b8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010480:	699b      	ldr	r3, [r3, #24]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d106      	bne.n	8010494 <tcp_process+0x3e0>
 8010486:	4b76      	ldr	r3, [pc, #472]	@ (8010660 <tcp_process+0x5ac>)
 8010488:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 801048c:	4975      	ldr	r1, [pc, #468]	@ (8010664 <tcp_process+0x5b0>)
 801048e:	4876      	ldr	r0, [pc, #472]	@ (8010668 <tcp_process+0x5b4>)
 8010490:	f005 fe1c 	bl	80160cc <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010498:	699b      	ldr	r3, [r3, #24]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d00a      	beq.n	80104b4 <tcp_process+0x400>
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80104a2:	699b      	ldr	r3, [r3, #24]
 80104a4:	687a      	ldr	r2, [r7, #4]
 80104a6:	6910      	ldr	r0, [r2, #16]
 80104a8:	2200      	movs	r2, #0
 80104aa:	6879      	ldr	r1, [r7, #4]
 80104ac:	4798      	blx	r3
 80104ae:	4603      	mov	r3, r0
 80104b0:	76bb      	strb	r3, [r7, #26]
 80104b2:	e001      	b.n	80104b8 <tcp_process+0x404>
 80104b4:	23f0      	movs	r3, #240	@ 0xf0
 80104b6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80104b8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d00a      	beq.n	80104d6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80104c0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80104c4:	f113 0f0d 	cmn.w	r3, #13
 80104c8:	d002      	beq.n	80104d0 <tcp_process+0x41c>
              tcp_abort(pcb);
 80104ca:	6878      	ldr	r0, [r7, #4]
 80104cc:	f7fd ff88 	bl	800e3e0 <tcp_abort>
            }
            return ERR_ABRT;
 80104d0:	f06f 030c 	mvn.w	r3, #12
 80104d4:	e1ce      	b.n	8010874 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80104d6:	6878      	ldr	r0, [r7, #4]
 80104d8:	f000 fae0 	bl	8010a9c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80104dc:	4b63      	ldr	r3, [pc, #396]	@ (801066c <tcp_process+0x5b8>)
 80104de:	881b      	ldrh	r3, [r3, #0]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d005      	beq.n	80104f0 <tcp_process+0x43c>
            recv_acked--;
 80104e4:	4b61      	ldr	r3, [pc, #388]	@ (801066c <tcp_process+0x5b8>)
 80104e6:	881b      	ldrh	r3, [r3, #0]
 80104e8:	3b01      	subs	r3, #1
 80104ea:	b29a      	uxth	r2, r3
 80104ec:	4b5f      	ldr	r3, [pc, #380]	@ (801066c <tcp_process+0x5b8>)
 80104ee:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80104f4:	009a      	lsls	r2, r3, #2
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80104fa:	005b      	lsls	r3, r3, #1
 80104fc:	f241 111c 	movw	r1, #4380	@ 0x111c
 8010500:	428b      	cmp	r3, r1
 8010502:	bf38      	it	cc
 8010504:	460b      	movcc	r3, r1
 8010506:	429a      	cmp	r2, r3
 8010508:	d204      	bcs.n	8010514 <tcp_process+0x460>
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801050e:	009b      	lsls	r3, r3, #2
 8010510:	b29b      	uxth	r3, r3
 8010512:	e00d      	b.n	8010530 <tcp_process+0x47c>
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010518:	005b      	lsls	r3, r3, #1
 801051a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801051e:	4293      	cmp	r3, r2
 8010520:	d904      	bls.n	801052c <tcp_process+0x478>
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010526:	005b      	lsls	r3, r3, #1
 8010528:	b29b      	uxth	r3, r3
 801052a:	e001      	b.n	8010530 <tcp_process+0x47c>
 801052c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8010530:	687a      	ldr	r2, [r7, #4]
 8010532:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8010536:	4b4e      	ldr	r3, [pc, #312]	@ (8010670 <tcp_process+0x5bc>)
 8010538:	781b      	ldrb	r3, [r3, #0]
 801053a:	f003 0320 	and.w	r3, r3, #32
 801053e:	2b00      	cmp	r3, #0
 8010540:	d037      	beq.n	80105b2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	8b5b      	ldrh	r3, [r3, #26]
 8010546:	f043 0302 	orr.w	r3, r3, #2
 801054a:	b29a      	uxth	r2, r3
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	2207      	movs	r2, #7
 8010554:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8010556:	e02c      	b.n	80105b2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010558:	4b3b      	ldr	r3, [pc, #236]	@ (8010648 <tcp_process+0x594>)
 801055a:	6819      	ldr	r1, [r3, #0]
 801055c:	4b3b      	ldr	r3, [pc, #236]	@ (801064c <tcp_process+0x598>)
 801055e:	881b      	ldrh	r3, [r3, #0]
 8010560:	461a      	mov	r2, r3
 8010562:	4b3b      	ldr	r3, [pc, #236]	@ (8010650 <tcp_process+0x59c>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010568:	4b3a      	ldr	r3, [pc, #232]	@ (8010654 <tcp_process+0x5a0>)
 801056a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801056c:	885b      	ldrh	r3, [r3, #2]
 801056e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8010570:	4a38      	ldr	r2, [pc, #224]	@ (8010654 <tcp_process+0x5a0>)
 8010572:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8010574:	8812      	ldrh	r2, [r2, #0]
 8010576:	b292      	uxth	r2, r2
 8010578:	9202      	str	r2, [sp, #8]
 801057a:	9301      	str	r3, [sp, #4]
 801057c:	4b36      	ldr	r3, [pc, #216]	@ (8010658 <tcp_process+0x5a4>)
 801057e:	9300      	str	r3, [sp, #0]
 8010580:	4b36      	ldr	r3, [pc, #216]	@ (801065c <tcp_process+0x5a8>)
 8010582:	4602      	mov	r2, r0
 8010584:	6878      	ldr	r0, [r7, #4]
 8010586:	f002 fbcd 	bl	8012d24 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801058a:	e167      	b.n	801085c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801058c:	4b2d      	ldr	r3, [pc, #180]	@ (8010644 <tcp_process+0x590>)
 801058e:	781b      	ldrb	r3, [r3, #0]
 8010590:	f003 0302 	and.w	r3, r3, #2
 8010594:	2b00      	cmp	r3, #0
 8010596:	f000 8161 	beq.w	801085c <tcp_process+0x7a8>
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801059e:	1e5a      	subs	r2, r3, #1
 80105a0:	4b2b      	ldr	r3, [pc, #172]	@ (8010650 <tcp_process+0x59c>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	429a      	cmp	r2, r3
 80105a6:	f040 8159 	bne.w	801085c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80105aa:	6878      	ldr	r0, [r7, #4]
 80105ac:	f002 f9b4 	bl	8012918 <tcp_rexmit>
      break;
 80105b0:	e154      	b.n	801085c <tcp_process+0x7a8>
 80105b2:	e153      	b.n	801085c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80105b4:	6878      	ldr	r0, [r7, #4]
 80105b6:	f000 fa71 	bl	8010a9c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80105ba:	4b2d      	ldr	r3, [pc, #180]	@ (8010670 <tcp_process+0x5bc>)
 80105bc:	781b      	ldrb	r3, [r3, #0]
 80105be:	f003 0320 	and.w	r3, r3, #32
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	f000 814c 	beq.w	8010860 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	8b5b      	ldrh	r3, [r3, #26]
 80105cc:	f043 0302 	orr.w	r3, r3, #2
 80105d0:	b29a      	uxth	r2, r3
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2207      	movs	r2, #7
 80105da:	751a      	strb	r2, [r3, #20]
      }
      break;
 80105dc:	e140      	b.n	8010860 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80105de:	6878      	ldr	r0, [r7, #4]
 80105e0:	f000 fa5c 	bl	8010a9c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80105e4:	4b22      	ldr	r3, [pc, #136]	@ (8010670 <tcp_process+0x5bc>)
 80105e6:	781b      	ldrb	r3, [r3, #0]
 80105e8:	f003 0320 	and.w	r3, r3, #32
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d071      	beq.n	80106d4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80105f0:	4b14      	ldr	r3, [pc, #80]	@ (8010644 <tcp_process+0x590>)
 80105f2:	781b      	ldrb	r3, [r3, #0]
 80105f4:	f003 0310 	and.w	r3, r3, #16
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d060      	beq.n	80106be <tcp_process+0x60a>
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010600:	4b11      	ldr	r3, [pc, #68]	@ (8010648 <tcp_process+0x594>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	429a      	cmp	r2, r3
 8010606:	d15a      	bne.n	80106be <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801060c:	2b00      	cmp	r3, #0
 801060e:	d156      	bne.n	80106be <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	8b5b      	ldrh	r3, [r3, #26]
 8010614:	f043 0302 	orr.w	r3, r3, #2
 8010618:	b29a      	uxth	r2, r3
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801061e:	6878      	ldr	r0, [r7, #4]
 8010620:	f7fe fdbc 	bl	800f19c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8010624:	4b13      	ldr	r3, [pc, #76]	@ (8010674 <tcp_process+0x5c0>)
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	687a      	ldr	r2, [r7, #4]
 801062a:	429a      	cmp	r2, r3
 801062c:	d105      	bne.n	801063a <tcp_process+0x586>
 801062e:	4b11      	ldr	r3, [pc, #68]	@ (8010674 <tcp_process+0x5c0>)
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	68db      	ldr	r3, [r3, #12]
 8010634:	4a0f      	ldr	r2, [pc, #60]	@ (8010674 <tcp_process+0x5c0>)
 8010636:	6013      	str	r3, [r2, #0]
 8010638:	e02e      	b.n	8010698 <tcp_process+0x5e4>
 801063a:	4b0e      	ldr	r3, [pc, #56]	@ (8010674 <tcp_process+0x5c0>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	617b      	str	r3, [r7, #20]
 8010640:	e027      	b.n	8010692 <tcp_process+0x5de>
 8010642:	bf00      	nop
 8010644:	2400ca10 	.word	0x2400ca10
 8010648:	2400ca08 	.word	0x2400ca08
 801064c:	2400ca0e 	.word	0x2400ca0e
 8010650:	2400ca04 	.word	0x2400ca04
 8010654:	2400c9f4 	.word	0x2400c9f4
 8010658:	24005f1c 	.word	0x24005f1c
 801065c:	24005f20 	.word	0x24005f20
 8010660:	08018914 	.word	0x08018914
 8010664:	08018bb4 	.word	0x08018bb4
 8010668:	08018960 	.word	0x08018960
 801066c:	2400ca0c 	.word	0x2400ca0c
 8010670:	2400ca11 	.word	0x2400ca11
 8010674:	2400c9d8 	.word	0x2400c9d8
 8010678:	697b      	ldr	r3, [r7, #20]
 801067a:	68db      	ldr	r3, [r3, #12]
 801067c:	687a      	ldr	r2, [r7, #4]
 801067e:	429a      	cmp	r2, r3
 8010680:	d104      	bne.n	801068c <tcp_process+0x5d8>
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	68da      	ldr	r2, [r3, #12]
 8010686:	697b      	ldr	r3, [r7, #20]
 8010688:	60da      	str	r2, [r3, #12]
 801068a:	e005      	b.n	8010698 <tcp_process+0x5e4>
 801068c:	697b      	ldr	r3, [r7, #20]
 801068e:	68db      	ldr	r3, [r3, #12]
 8010690:	617b      	str	r3, [r7, #20]
 8010692:	697b      	ldr	r3, [r7, #20]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d1ef      	bne.n	8010678 <tcp_process+0x5c4>
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	2200      	movs	r2, #0
 801069c:	60da      	str	r2, [r3, #12]
 801069e:	4b77      	ldr	r3, [pc, #476]	@ (801087c <tcp_process+0x7c8>)
 80106a0:	2201      	movs	r2, #1
 80106a2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	220a      	movs	r2, #10
 80106a8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80106aa:	4b75      	ldr	r3, [pc, #468]	@ (8010880 <tcp_process+0x7cc>)
 80106ac:	681a      	ldr	r2, [r3, #0]
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	60da      	str	r2, [r3, #12]
 80106b2:	4a73      	ldr	r2, [pc, #460]	@ (8010880 <tcp_process+0x7cc>)
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	6013      	str	r3, [r2, #0]
 80106b8:	f002 fcf6 	bl	80130a8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80106bc:	e0d2      	b.n	8010864 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	8b5b      	ldrh	r3, [r3, #26]
 80106c2:	f043 0302 	orr.w	r3, r3, #2
 80106c6:	b29a      	uxth	r2, r3
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2208      	movs	r2, #8
 80106d0:	751a      	strb	r2, [r3, #20]
      break;
 80106d2:	e0c7      	b.n	8010864 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80106d4:	4b6b      	ldr	r3, [pc, #428]	@ (8010884 <tcp_process+0x7d0>)
 80106d6:	781b      	ldrb	r3, [r3, #0]
 80106d8:	f003 0310 	and.w	r3, r3, #16
 80106dc:	2b00      	cmp	r3, #0
 80106de:	f000 80c1 	beq.w	8010864 <tcp_process+0x7b0>
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80106e6:	4b68      	ldr	r3, [pc, #416]	@ (8010888 <tcp_process+0x7d4>)
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	429a      	cmp	r2, r3
 80106ec:	f040 80ba 	bne.w	8010864 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	f040 80b5 	bne.w	8010864 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	2206      	movs	r2, #6
 80106fe:	751a      	strb	r2, [r3, #20]
      break;
 8010700:	e0b0      	b.n	8010864 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8010702:	6878      	ldr	r0, [r7, #4]
 8010704:	f000 f9ca 	bl	8010a9c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8010708:	4b60      	ldr	r3, [pc, #384]	@ (801088c <tcp_process+0x7d8>)
 801070a:	781b      	ldrb	r3, [r3, #0]
 801070c:	f003 0320 	and.w	r3, r3, #32
 8010710:	2b00      	cmp	r3, #0
 8010712:	f000 80a9 	beq.w	8010868 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	8b5b      	ldrh	r3, [r3, #26]
 801071a:	f043 0302 	orr.w	r3, r3, #2
 801071e:	b29a      	uxth	r2, r3
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8010724:	6878      	ldr	r0, [r7, #4]
 8010726:	f7fe fd39 	bl	800f19c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801072a:	4b59      	ldr	r3, [pc, #356]	@ (8010890 <tcp_process+0x7dc>)
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	687a      	ldr	r2, [r7, #4]
 8010730:	429a      	cmp	r2, r3
 8010732:	d105      	bne.n	8010740 <tcp_process+0x68c>
 8010734:	4b56      	ldr	r3, [pc, #344]	@ (8010890 <tcp_process+0x7dc>)
 8010736:	681b      	ldr	r3, [r3, #0]
 8010738:	68db      	ldr	r3, [r3, #12]
 801073a:	4a55      	ldr	r2, [pc, #340]	@ (8010890 <tcp_process+0x7dc>)
 801073c:	6013      	str	r3, [r2, #0]
 801073e:	e013      	b.n	8010768 <tcp_process+0x6b4>
 8010740:	4b53      	ldr	r3, [pc, #332]	@ (8010890 <tcp_process+0x7dc>)
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	613b      	str	r3, [r7, #16]
 8010746:	e00c      	b.n	8010762 <tcp_process+0x6ae>
 8010748:	693b      	ldr	r3, [r7, #16]
 801074a:	68db      	ldr	r3, [r3, #12]
 801074c:	687a      	ldr	r2, [r7, #4]
 801074e:	429a      	cmp	r2, r3
 8010750:	d104      	bne.n	801075c <tcp_process+0x6a8>
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	68da      	ldr	r2, [r3, #12]
 8010756:	693b      	ldr	r3, [r7, #16]
 8010758:	60da      	str	r2, [r3, #12]
 801075a:	e005      	b.n	8010768 <tcp_process+0x6b4>
 801075c:	693b      	ldr	r3, [r7, #16]
 801075e:	68db      	ldr	r3, [r3, #12]
 8010760:	613b      	str	r3, [r7, #16]
 8010762:	693b      	ldr	r3, [r7, #16]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d1ef      	bne.n	8010748 <tcp_process+0x694>
 8010768:	687b      	ldr	r3, [r7, #4]
 801076a:	2200      	movs	r2, #0
 801076c:	60da      	str	r2, [r3, #12]
 801076e:	4b43      	ldr	r3, [pc, #268]	@ (801087c <tcp_process+0x7c8>)
 8010770:	2201      	movs	r2, #1
 8010772:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	220a      	movs	r2, #10
 8010778:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801077a:	4b41      	ldr	r3, [pc, #260]	@ (8010880 <tcp_process+0x7cc>)
 801077c:	681a      	ldr	r2, [r3, #0]
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	60da      	str	r2, [r3, #12]
 8010782:	4a3f      	ldr	r2, [pc, #252]	@ (8010880 <tcp_process+0x7cc>)
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	6013      	str	r3, [r2, #0]
 8010788:	f002 fc8e 	bl	80130a8 <tcp_timer_needed>
      }
      break;
 801078c:	e06c      	b.n	8010868 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801078e:	6878      	ldr	r0, [r7, #4]
 8010790:	f000 f984 	bl	8010a9c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010794:	4b3b      	ldr	r3, [pc, #236]	@ (8010884 <tcp_process+0x7d0>)
 8010796:	781b      	ldrb	r3, [r3, #0]
 8010798:	f003 0310 	and.w	r3, r3, #16
 801079c:	2b00      	cmp	r3, #0
 801079e:	d065      	beq.n	801086c <tcp_process+0x7b8>
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80107a4:	4b38      	ldr	r3, [pc, #224]	@ (8010888 <tcp_process+0x7d4>)
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	429a      	cmp	r2, r3
 80107aa:	d15f      	bne.n	801086c <tcp_process+0x7b8>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d15b      	bne.n	801086c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80107b4:	6878      	ldr	r0, [r7, #4]
 80107b6:	f7fe fcf1 	bl	800f19c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80107ba:	4b35      	ldr	r3, [pc, #212]	@ (8010890 <tcp_process+0x7dc>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	687a      	ldr	r2, [r7, #4]
 80107c0:	429a      	cmp	r2, r3
 80107c2:	d105      	bne.n	80107d0 <tcp_process+0x71c>
 80107c4:	4b32      	ldr	r3, [pc, #200]	@ (8010890 <tcp_process+0x7dc>)
 80107c6:	681b      	ldr	r3, [r3, #0]
 80107c8:	68db      	ldr	r3, [r3, #12]
 80107ca:	4a31      	ldr	r2, [pc, #196]	@ (8010890 <tcp_process+0x7dc>)
 80107cc:	6013      	str	r3, [r2, #0]
 80107ce:	e013      	b.n	80107f8 <tcp_process+0x744>
 80107d0:	4b2f      	ldr	r3, [pc, #188]	@ (8010890 <tcp_process+0x7dc>)
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	60fb      	str	r3, [r7, #12]
 80107d6:	e00c      	b.n	80107f2 <tcp_process+0x73e>
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	68db      	ldr	r3, [r3, #12]
 80107dc:	687a      	ldr	r2, [r7, #4]
 80107de:	429a      	cmp	r2, r3
 80107e0:	d104      	bne.n	80107ec <tcp_process+0x738>
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	68da      	ldr	r2, [r3, #12]
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	60da      	str	r2, [r3, #12]
 80107ea:	e005      	b.n	80107f8 <tcp_process+0x744>
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	68db      	ldr	r3, [r3, #12]
 80107f0:	60fb      	str	r3, [r7, #12]
 80107f2:	68fb      	ldr	r3, [r7, #12]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d1ef      	bne.n	80107d8 <tcp_process+0x724>
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2200      	movs	r2, #0
 80107fc:	60da      	str	r2, [r3, #12]
 80107fe:	4b1f      	ldr	r3, [pc, #124]	@ (801087c <tcp_process+0x7c8>)
 8010800:	2201      	movs	r2, #1
 8010802:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	220a      	movs	r2, #10
 8010808:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801080a:	4b1d      	ldr	r3, [pc, #116]	@ (8010880 <tcp_process+0x7cc>)
 801080c:	681a      	ldr	r2, [r3, #0]
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	60da      	str	r2, [r3, #12]
 8010812:	4a1b      	ldr	r2, [pc, #108]	@ (8010880 <tcp_process+0x7cc>)
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	6013      	str	r3, [r2, #0]
 8010818:	f002 fc46 	bl	80130a8 <tcp_timer_needed>
      }
      break;
 801081c:	e026      	b.n	801086c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f000 f93c 	bl	8010a9c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8010824:	4b17      	ldr	r3, [pc, #92]	@ (8010884 <tcp_process+0x7d0>)
 8010826:	781b      	ldrb	r3, [r3, #0]
 8010828:	f003 0310 	and.w	r3, r3, #16
 801082c:	2b00      	cmp	r3, #0
 801082e:	d01f      	beq.n	8010870 <tcp_process+0x7bc>
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010834:	4b14      	ldr	r3, [pc, #80]	@ (8010888 <tcp_process+0x7d4>)
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	429a      	cmp	r2, r3
 801083a:	d119      	bne.n	8010870 <tcp_process+0x7bc>
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010840:	2b00      	cmp	r3, #0
 8010842:	d115      	bne.n	8010870 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8010844:	4b11      	ldr	r3, [pc, #68]	@ (801088c <tcp_process+0x7d8>)
 8010846:	781b      	ldrb	r3, [r3, #0]
 8010848:	f043 0310 	orr.w	r3, r3, #16
 801084c:	b2da      	uxtb	r2, r3
 801084e:	4b0f      	ldr	r3, [pc, #60]	@ (801088c <tcp_process+0x7d8>)
 8010850:	701a      	strb	r2, [r3, #0]
      }
      break;
 8010852:	e00d      	b.n	8010870 <tcp_process+0x7bc>
    default:
      break;
 8010854:	bf00      	nop
 8010856:	e00c      	b.n	8010872 <tcp_process+0x7be>
      break;
 8010858:	bf00      	nop
 801085a:	e00a      	b.n	8010872 <tcp_process+0x7be>
      break;
 801085c:	bf00      	nop
 801085e:	e008      	b.n	8010872 <tcp_process+0x7be>
      break;
 8010860:	bf00      	nop
 8010862:	e006      	b.n	8010872 <tcp_process+0x7be>
      break;
 8010864:	bf00      	nop
 8010866:	e004      	b.n	8010872 <tcp_process+0x7be>
      break;
 8010868:	bf00      	nop
 801086a:	e002      	b.n	8010872 <tcp_process+0x7be>
      break;
 801086c:	bf00      	nop
 801086e:	e000      	b.n	8010872 <tcp_process+0x7be>
      break;
 8010870:	bf00      	nop
  }
  return ERR_OK;
 8010872:	2300      	movs	r3, #0
}
 8010874:	4618      	mov	r0, r3
 8010876:	3724      	adds	r7, #36	@ 0x24
 8010878:	46bd      	mov	sp, r7
 801087a:	bd90      	pop	{r4, r7, pc}
 801087c:	2400c9e0 	.word	0x2400c9e0
 8010880:	2400c9dc 	.word	0x2400c9dc
 8010884:	2400ca10 	.word	0x2400ca10
 8010888:	2400ca08 	.word	0x2400ca08
 801088c:	2400ca11 	.word	0x2400ca11
 8010890:	2400c9d8 	.word	0x2400c9d8

08010894 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8010894:	b590      	push	{r4, r7, lr}
 8010896:	b085      	sub	sp, #20
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]
 801089c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d106      	bne.n	80108b2 <tcp_oos_insert_segment+0x1e>
 80108a4:	4b3b      	ldr	r3, [pc, #236]	@ (8010994 <tcp_oos_insert_segment+0x100>)
 80108a6:	f240 421f 	movw	r2, #1055	@ 0x41f
 80108aa:	493b      	ldr	r1, [pc, #236]	@ (8010998 <tcp_oos_insert_segment+0x104>)
 80108ac:	483b      	ldr	r0, [pc, #236]	@ (801099c <tcp_oos_insert_segment+0x108>)
 80108ae:	f005 fc0d 	bl	80160cc <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	68db      	ldr	r3, [r3, #12]
 80108b6:	899b      	ldrh	r3, [r3, #12]
 80108b8:	b29b      	uxth	r3, r3
 80108ba:	4618      	mov	r0, r3
 80108bc:	f7fb fb3e 	bl	800bf3c <lwip_htons>
 80108c0:	4603      	mov	r3, r0
 80108c2:	b2db      	uxtb	r3, r3
 80108c4:	f003 0301 	and.w	r3, r3, #1
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d028      	beq.n	801091e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80108cc:	6838      	ldr	r0, [r7, #0]
 80108ce:	f7fe fa63 	bl	800ed98 <tcp_segs_free>
    next = NULL;
 80108d2:	2300      	movs	r3, #0
 80108d4:	603b      	str	r3, [r7, #0]
 80108d6:	e056      	b.n	8010986 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	68db      	ldr	r3, [r3, #12]
 80108dc:	899b      	ldrh	r3, [r3, #12]
 80108de:	b29b      	uxth	r3, r3
 80108e0:	4618      	mov	r0, r3
 80108e2:	f7fb fb2b 	bl	800bf3c <lwip_htons>
 80108e6:	4603      	mov	r3, r0
 80108e8:	b2db      	uxtb	r3, r3
 80108ea:	f003 0301 	and.w	r3, r3, #1
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d00d      	beq.n	801090e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	68db      	ldr	r3, [r3, #12]
 80108f6:	899b      	ldrh	r3, [r3, #12]
 80108f8:	b29c      	uxth	r4, r3
 80108fa:	2001      	movs	r0, #1
 80108fc:	f7fb fb1e 	bl	800bf3c <lwip_htons>
 8010900:	4603      	mov	r3, r0
 8010902:	461a      	mov	r2, r3
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	68db      	ldr	r3, [r3, #12]
 8010908:	4322      	orrs	r2, r4
 801090a:	b292      	uxth	r2, r2
 801090c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801090e:	683b      	ldr	r3, [r7, #0]
 8010910:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8010912:	683b      	ldr	r3, [r7, #0]
 8010914:	681b      	ldr	r3, [r3, #0]
 8010916:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8010918:	68f8      	ldr	r0, [r7, #12]
 801091a:	f7fe fa52 	bl	800edc2 <tcp_seg_free>
    while (next &&
 801091e:	683b      	ldr	r3, [r7, #0]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d00e      	beq.n	8010942 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	891b      	ldrh	r3, [r3, #8]
 8010928:	461a      	mov	r2, r3
 801092a:	4b1d      	ldr	r3, [pc, #116]	@ (80109a0 <tcp_oos_insert_segment+0x10c>)
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	441a      	add	r2, r3
 8010930:	683b      	ldr	r3, [r7, #0]
 8010932:	68db      	ldr	r3, [r3, #12]
 8010934:	685b      	ldr	r3, [r3, #4]
 8010936:	6839      	ldr	r1, [r7, #0]
 8010938:	8909      	ldrh	r1, [r1, #8]
 801093a:	440b      	add	r3, r1
 801093c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801093e:	2b00      	cmp	r3, #0
 8010940:	daca      	bge.n	80108d8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d01e      	beq.n	8010986 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	891b      	ldrh	r3, [r3, #8]
 801094c:	461a      	mov	r2, r3
 801094e:	4b14      	ldr	r3, [pc, #80]	@ (80109a0 <tcp_oos_insert_segment+0x10c>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	441a      	add	r2, r3
 8010954:	683b      	ldr	r3, [r7, #0]
 8010956:	68db      	ldr	r3, [r3, #12]
 8010958:	685b      	ldr	r3, [r3, #4]
 801095a:	1ad3      	subs	r3, r2, r3
    if (next &&
 801095c:	2b00      	cmp	r3, #0
 801095e:	dd12      	ble.n	8010986 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8010960:	683b      	ldr	r3, [r7, #0]
 8010962:	68db      	ldr	r3, [r3, #12]
 8010964:	685b      	ldr	r3, [r3, #4]
 8010966:	b29a      	uxth	r2, r3
 8010968:	4b0d      	ldr	r3, [pc, #52]	@ (80109a0 <tcp_oos_insert_segment+0x10c>)
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	b29b      	uxth	r3, r3
 801096e:	1ad3      	subs	r3, r2, r3
 8010970:	b29a      	uxth	r2, r3
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	685a      	ldr	r2, [r3, #4]
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	891b      	ldrh	r3, [r3, #8]
 801097e:	4619      	mov	r1, r3
 8010980:	4610      	mov	r0, r2
 8010982:	f7fc fe13 	bl	800d5ac <pbuf_realloc>
    }
  }
  cseg->next = next;
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	683a      	ldr	r2, [r7, #0]
 801098a:	601a      	str	r2, [r3, #0]
}
 801098c:	bf00      	nop
 801098e:	3714      	adds	r7, #20
 8010990:	46bd      	mov	sp, r7
 8010992:	bd90      	pop	{r4, r7, pc}
 8010994:	08018914 	.word	0x08018914
 8010998:	08018bd4 	.word	0x08018bd4
 801099c:	08018960 	.word	0x08018960
 80109a0:	2400ca04 	.word	0x2400ca04

080109a4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80109a4:	b5b0      	push	{r4, r5, r7, lr}
 80109a6:	b086      	sub	sp, #24
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	60f8      	str	r0, [r7, #12]
 80109ac:	60b9      	str	r1, [r7, #8]
 80109ae:	607a      	str	r2, [r7, #4]
 80109b0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80109b2:	e03e      	b.n	8010a32 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80109b4:	68bb      	ldr	r3, [r7, #8]
 80109b6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80109b8:	68bb      	ldr	r3, [r7, #8]
 80109ba:	681b      	ldr	r3, [r3, #0]
 80109bc:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80109be:	697b      	ldr	r3, [r7, #20]
 80109c0:	685b      	ldr	r3, [r3, #4]
 80109c2:	4618      	mov	r0, r3
 80109c4:	f7fd f806 	bl	800d9d4 <pbuf_clen>
 80109c8:	4603      	mov	r3, r0
 80109ca:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80109d2:	8a7a      	ldrh	r2, [r7, #18]
 80109d4:	429a      	cmp	r2, r3
 80109d6:	d906      	bls.n	80109e6 <tcp_free_acked_segments+0x42>
 80109d8:	4b2a      	ldr	r3, [pc, #168]	@ (8010a84 <tcp_free_acked_segments+0xe0>)
 80109da:	f240 4257 	movw	r2, #1111	@ 0x457
 80109de:	492a      	ldr	r1, [pc, #168]	@ (8010a88 <tcp_free_acked_segments+0xe4>)
 80109e0:	482a      	ldr	r0, [pc, #168]	@ (8010a8c <tcp_free_acked_segments+0xe8>)
 80109e2:	f005 fb73 	bl	80160cc <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80109ec:	8a7b      	ldrh	r3, [r7, #18]
 80109ee:	1ad3      	subs	r3, r2, r3
 80109f0:	b29a      	uxth	r2, r3
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80109f8:	697b      	ldr	r3, [r7, #20]
 80109fa:	891a      	ldrh	r2, [r3, #8]
 80109fc:	4b24      	ldr	r3, [pc, #144]	@ (8010a90 <tcp_free_acked_segments+0xec>)
 80109fe:	881b      	ldrh	r3, [r3, #0]
 8010a00:	4413      	add	r3, r2
 8010a02:	b29a      	uxth	r2, r3
 8010a04:	4b22      	ldr	r3, [pc, #136]	@ (8010a90 <tcp_free_acked_segments+0xec>)
 8010a06:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8010a08:	6978      	ldr	r0, [r7, #20]
 8010a0a:	f7fe f9da 	bl	800edc2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d00c      	beq.n	8010a32 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d109      	bne.n	8010a32 <tcp_free_acked_segments+0x8e>
 8010a1e:	683b      	ldr	r3, [r7, #0]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d106      	bne.n	8010a32 <tcp_free_acked_segments+0x8e>
 8010a24:	4b17      	ldr	r3, [pc, #92]	@ (8010a84 <tcp_free_acked_segments+0xe0>)
 8010a26:	f240 4261 	movw	r2, #1121	@ 0x461
 8010a2a:	491a      	ldr	r1, [pc, #104]	@ (8010a94 <tcp_free_acked_segments+0xf0>)
 8010a2c:	4817      	ldr	r0, [pc, #92]	@ (8010a8c <tcp_free_acked_segments+0xe8>)
 8010a2e:	f005 fb4d 	bl	80160cc <iprintf>
  while (seg_list != NULL &&
 8010a32:	68bb      	ldr	r3, [r7, #8]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d020      	beq.n	8010a7a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8010a38:	68bb      	ldr	r3, [r7, #8]
 8010a3a:	68db      	ldr	r3, [r3, #12]
 8010a3c:	685b      	ldr	r3, [r3, #4]
 8010a3e:	4618      	mov	r0, r3
 8010a40:	f7fb fa92 	bl	800bf68 <lwip_htonl>
 8010a44:	4604      	mov	r4, r0
 8010a46:	68bb      	ldr	r3, [r7, #8]
 8010a48:	891b      	ldrh	r3, [r3, #8]
 8010a4a:	461d      	mov	r5, r3
 8010a4c:	68bb      	ldr	r3, [r7, #8]
 8010a4e:	68db      	ldr	r3, [r3, #12]
 8010a50:	899b      	ldrh	r3, [r3, #12]
 8010a52:	b29b      	uxth	r3, r3
 8010a54:	4618      	mov	r0, r3
 8010a56:	f7fb fa71 	bl	800bf3c <lwip_htons>
 8010a5a:	4603      	mov	r3, r0
 8010a5c:	b2db      	uxtb	r3, r3
 8010a5e:	f003 0303 	and.w	r3, r3, #3
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d001      	beq.n	8010a6a <tcp_free_acked_segments+0xc6>
 8010a66:	2301      	movs	r3, #1
 8010a68:	e000      	b.n	8010a6c <tcp_free_acked_segments+0xc8>
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	442b      	add	r3, r5
 8010a6e:	18e2      	adds	r2, r4, r3
 8010a70:	4b09      	ldr	r3, [pc, #36]	@ (8010a98 <tcp_free_acked_segments+0xf4>)
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	dd9c      	ble.n	80109b4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8010a7a:	68bb      	ldr	r3, [r7, #8]
}
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	3718      	adds	r7, #24
 8010a80:	46bd      	mov	sp, r7
 8010a82:	bdb0      	pop	{r4, r5, r7, pc}
 8010a84:	08018914 	.word	0x08018914
 8010a88:	08018bfc 	.word	0x08018bfc
 8010a8c:	08018960 	.word	0x08018960
 8010a90:	2400ca0c 	.word	0x2400ca0c
 8010a94:	08018c24 	.word	0x08018c24
 8010a98:	2400ca08 	.word	0x2400ca08

08010a9c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8010a9c:	b5b0      	push	{r4, r5, r7, lr}
 8010a9e:	b094      	sub	sp, #80	@ 0x50
 8010aa0:	af00      	add	r7, sp, #0
 8010aa2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d106      	bne.n	8010abc <tcp_receive+0x20>
 8010aae:	4b91      	ldr	r3, [pc, #580]	@ (8010cf4 <tcp_receive+0x258>)
 8010ab0:	f240 427b 	movw	r2, #1147	@ 0x47b
 8010ab4:	4990      	ldr	r1, [pc, #576]	@ (8010cf8 <tcp_receive+0x25c>)
 8010ab6:	4891      	ldr	r0, [pc, #580]	@ (8010cfc <tcp_receive+0x260>)
 8010ab8:	f005 fb08 	bl	80160cc <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	7d1b      	ldrb	r3, [r3, #20]
 8010ac0:	2b03      	cmp	r3, #3
 8010ac2:	d806      	bhi.n	8010ad2 <tcp_receive+0x36>
 8010ac4:	4b8b      	ldr	r3, [pc, #556]	@ (8010cf4 <tcp_receive+0x258>)
 8010ac6:	f240 427c 	movw	r2, #1148	@ 0x47c
 8010aca:	498d      	ldr	r1, [pc, #564]	@ (8010d00 <tcp_receive+0x264>)
 8010acc:	488b      	ldr	r0, [pc, #556]	@ (8010cfc <tcp_receive+0x260>)
 8010ace:	f005 fafd 	bl	80160cc <iprintf>

  if (flags & TCP_ACK) {
 8010ad2:	4b8c      	ldr	r3, [pc, #560]	@ (8010d04 <tcp_receive+0x268>)
 8010ad4:	781b      	ldrb	r3, [r3, #0]
 8010ad6:	f003 0310 	and.w	r3, r3, #16
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	f000 8264 	beq.w	8010fa8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010ae6:	461a      	mov	r2, r3
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010aec:	4413      	add	r3, r2
 8010aee:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010af4:	4b84      	ldr	r3, [pc, #528]	@ (8010d08 <tcp_receive+0x26c>)
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	1ad3      	subs	r3, r2, r3
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	db1b      	blt.n	8010b36 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010b02:	4b81      	ldr	r3, [pc, #516]	@ (8010d08 <tcp_receive+0x26c>)
 8010b04:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8010b06:	429a      	cmp	r2, r3
 8010b08:	d106      	bne.n	8010b18 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010b0e:	4b7f      	ldr	r3, [pc, #508]	@ (8010d0c <tcp_receive+0x270>)
 8010b10:	681b      	ldr	r3, [r3, #0]
 8010b12:	1ad3      	subs	r3, r2, r3
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	db0e      	blt.n	8010b36 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010b1c:	4b7b      	ldr	r3, [pc, #492]	@ (8010d0c <tcp_receive+0x270>)
 8010b1e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8010b20:	429a      	cmp	r2, r3
 8010b22:	d125      	bne.n	8010b70 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8010b24:	4b7a      	ldr	r3, [pc, #488]	@ (8010d10 <tcp_receive+0x274>)
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	89db      	ldrh	r3, [r3, #14]
 8010b2a:	b29a      	uxth	r2, r3
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010b32:	429a      	cmp	r2, r3
 8010b34:	d91c      	bls.n	8010b70 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8010b36:	4b76      	ldr	r3, [pc, #472]	@ (8010d10 <tcp_receive+0x274>)
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	89db      	ldrh	r3, [r3, #14]
 8010b3c:	b29a      	uxth	r2, r3
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010b50:	429a      	cmp	r2, r3
 8010b52:	d205      	bcs.n	8010b60 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8010b5a:	687b      	ldr	r3, [r7, #4]
 8010b5c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8010b60:	4b69      	ldr	r3, [pc, #420]	@ (8010d08 <tcp_receive+0x26c>)
 8010b62:	681a      	ldr	r2, [r3, #0]
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8010b68:	4b68      	ldr	r3, [pc, #416]	@ (8010d0c <tcp_receive+0x270>)
 8010b6a:	681a      	ldr	r2, [r3, #0]
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8010b70:	4b66      	ldr	r3, [pc, #408]	@ (8010d0c <tcp_receive+0x270>)
 8010b72:	681a      	ldr	r2, [r3, #0]
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b78:	1ad3      	subs	r3, r2, r3
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	dc58      	bgt.n	8010c30 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8010b7e:	4b65      	ldr	r3, [pc, #404]	@ (8010d14 <tcp_receive+0x278>)
 8010b80:	881b      	ldrh	r3, [r3, #0]
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d14b      	bne.n	8010c1e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b8a:	687a      	ldr	r2, [r7, #4]
 8010b8c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8010b90:	4413      	add	r3, r2
 8010b92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b94:	429a      	cmp	r2, r3
 8010b96:	d142      	bne.n	8010c1e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8010b9e:	2b00      	cmp	r3, #0
 8010ba0:	db3d      	blt.n	8010c1e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010ba6:	4b59      	ldr	r3, [pc, #356]	@ (8010d0c <tcp_receive+0x270>)
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	429a      	cmp	r2, r3
 8010bac:	d137      	bne.n	8010c1e <tcp_receive+0x182>
              found_dupack = 1;
 8010bae:	2301      	movs	r3, #1
 8010bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010bb8:	2bff      	cmp	r3, #255	@ 0xff
 8010bba:	d007      	beq.n	8010bcc <tcp_receive+0x130>
                ++pcb->dupacks;
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010bc2:	3301      	adds	r3, #1
 8010bc4:	b2da      	uxtb	r2, r3
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010bd2:	2b03      	cmp	r3, #3
 8010bd4:	d91b      	bls.n	8010c0e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010be0:	4413      	add	r3, r2
 8010be2:	b29a      	uxth	r2, r3
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010bea:	429a      	cmp	r2, r3
 8010bec:	d30a      	bcc.n	8010c04 <tcp_receive+0x168>
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010bf8:	4413      	add	r3, r2
 8010bfa:	b29a      	uxth	r2, r3
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010c02:	e004      	b.n	8010c0e <tcp_receive+0x172>
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010c0a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8010c14:	2b02      	cmp	r3, #2
 8010c16:	d902      	bls.n	8010c1e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8010c18:	6878      	ldr	r0, [r7, #4]
 8010c1a:	f001 fee9 	bl	80129f0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8010c1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	f040 8161 	bne.w	8010ee8 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	2200      	movs	r2, #0
 8010c2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010c2e:	e15b      	b.n	8010ee8 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010c30:	4b36      	ldr	r3, [pc, #216]	@ (8010d0c <tcp_receive+0x270>)
 8010c32:	681a      	ldr	r2, [r3, #0]
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c38:	1ad3      	subs	r3, r2, r3
 8010c3a:	3b01      	subs	r3, #1
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	f2c0 814e 	blt.w	8010ede <tcp_receive+0x442>
 8010c42:	4b32      	ldr	r3, [pc, #200]	@ (8010d0c <tcp_receive+0x270>)
 8010c44:	681a      	ldr	r2, [r3, #0]
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010c4a:	1ad3      	subs	r3, r2, r3
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	f300 8146 	bgt.w	8010ede <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	8b5b      	ldrh	r3, [r3, #26]
 8010c56:	f003 0304 	and.w	r3, r3, #4
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d010      	beq.n	8010c80 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	8b5b      	ldrh	r3, [r3, #26]
 8010c62:	f023 0304 	bic.w	r3, r3, #4
 8010c66:	b29a      	uxth	r2, r3
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	2200      	movs	r2, #0
 8010c84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010c8e:	10db      	asrs	r3, r3, #3
 8010c90:	b21b      	sxth	r3, r3
 8010c92:	b29a      	uxth	r2, r3
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010c9a:	b29b      	uxth	r3, r3
 8010c9c:	4413      	add	r3, r2
 8010c9e:	b29b      	uxth	r3, r3
 8010ca0:	b21a      	sxth	r2, r3
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8010ca8:	4b18      	ldr	r3, [pc, #96]	@ (8010d0c <tcp_receive+0x270>)
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	b29a      	uxth	r2, r3
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010cb2:	b29b      	uxth	r3, r3
 8010cb4:	1ad3      	subs	r3, r2, r3
 8010cb6:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	2200      	movs	r2, #0
 8010cbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8010cc0:	4b12      	ldr	r3, [pc, #72]	@ (8010d0c <tcp_receive+0x270>)
 8010cc2:	681a      	ldr	r2, [r3, #0]
 8010cc4:	687b      	ldr	r3, [r7, #4]
 8010cc6:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	7d1b      	ldrb	r3, [r3, #20]
 8010ccc:	2b03      	cmp	r3, #3
 8010cce:	f240 8097 	bls.w	8010e00 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8010cde:	429a      	cmp	r2, r3
 8010ce0:	d245      	bcs.n	8010d6e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	8b5b      	ldrh	r3, [r3, #26]
 8010ce6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d014      	beq.n	8010d18 <tcp_receive+0x27c>
 8010cee:	2301      	movs	r3, #1
 8010cf0:	e013      	b.n	8010d1a <tcp_receive+0x27e>
 8010cf2:	bf00      	nop
 8010cf4:	08018914 	.word	0x08018914
 8010cf8:	08018c44 	.word	0x08018c44
 8010cfc:	08018960 	.word	0x08018960
 8010d00:	08018c60 	.word	0x08018c60
 8010d04:	2400ca10 	.word	0x2400ca10
 8010d08:	2400ca04 	.word	0x2400ca04
 8010d0c:	2400ca08 	.word	0x2400ca08
 8010d10:	2400c9f4 	.word	0x2400c9f4
 8010d14:	2400ca0e 	.word	0x2400ca0e
 8010d18:	2302      	movs	r3, #2
 8010d1a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 8010d1e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8010d22:	b29a      	uxth	r2, r3
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010d28:	fb12 f303 	smulbb	r3, r2, r3
 8010d2c:	b29b      	uxth	r3, r3
 8010d2e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8010d30:	4293      	cmp	r3, r2
 8010d32:	bf28      	it	cs
 8010d34:	4613      	movcs	r3, r2
 8010d36:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010d3e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010d40:	4413      	add	r3, r2
 8010d42:	b29a      	uxth	r2, r3
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010d4a:	429a      	cmp	r2, r3
 8010d4c:	d309      	bcc.n	8010d62 <tcp_receive+0x2c6>
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010d54:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010d56:	4413      	add	r3, r2
 8010d58:	b29a      	uxth	r2, r3
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010d60:	e04e      	b.n	8010e00 <tcp_receive+0x364>
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010d68:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010d6c:	e048      	b.n	8010e00 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010d74:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d76:	4413      	add	r3, r2
 8010d78:	b29a      	uxth	r2, r3
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010d80:	429a      	cmp	r2, r3
 8010d82:	d309      	bcc.n	8010d98 <tcp_receive+0x2fc>
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010d8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010d8c:	4413      	add	r3, r2
 8010d8e:	b29a      	uxth	r2, r3
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8010d96:	e004      	b.n	8010da2 <tcp_receive+0x306>
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010d9e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010dae:	429a      	cmp	r2, r3
 8010db0:	d326      	bcc.n	8010e00 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010dbe:	1ad3      	subs	r3, r2, r3
 8010dc0:	b29a      	uxth	r2, r3
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8010dc8:	687b      	ldr	r3, [r7, #4]
 8010dca:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010dd2:	4413      	add	r3, r2
 8010dd4:	b29a      	uxth	r2, r3
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8010ddc:	429a      	cmp	r2, r3
 8010dde:	d30a      	bcc.n	8010df6 <tcp_receive+0x35a>
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010dea:	4413      	add	r3, r2
 8010dec:	b29a      	uxth	r2, r3
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8010df4:	e004      	b.n	8010e00 <tcp_receive+0x364>
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010dfc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e08:	4a98      	ldr	r2, [pc, #608]	@ (801106c <tcp_receive+0x5d0>)
 8010e0a:	6878      	ldr	r0, [r7, #4]
 8010e0c:	f7ff fdca 	bl	80109a4 <tcp_free_acked_segments>
 8010e10:	4602      	mov	r2, r0
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e1e:	4a94      	ldr	r2, [pc, #592]	@ (8011070 <tcp_receive+0x5d4>)
 8010e20:	6878      	ldr	r0, [r7, #4]
 8010e22:	f7ff fdbf 	bl	80109a4 <tcp_free_acked_segments>
 8010e26:	4602      	mov	r2, r0
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e30:	2b00      	cmp	r3, #0
 8010e32:	d104      	bne.n	8010e3e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010e3a:	861a      	strh	r2, [r3, #48]	@ 0x30
 8010e3c:	e002      	b.n	8010e44 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	2200      	movs	r2, #0
 8010e42:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2200      	movs	r2, #0
 8010e48:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d103      	bne.n	8010e5a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2200      	movs	r2, #0
 8010e56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8010e60:	4b84      	ldr	r3, [pc, #528]	@ (8011074 <tcp_receive+0x5d8>)
 8010e62:	881b      	ldrh	r3, [r3, #0]
 8010e64:	4413      	add	r3, r2
 8010e66:	b29a      	uxth	r2, r3
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	8b5b      	ldrh	r3, [r3, #26]
 8010e72:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d035      	beq.n	8010ee6 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d118      	bne.n	8010eb4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d00c      	beq.n	8010ea4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e92:	68db      	ldr	r3, [r3, #12]
 8010e94:	685b      	ldr	r3, [r3, #4]
 8010e96:	4618      	mov	r0, r3
 8010e98:	f7fb f866 	bl	800bf68 <lwip_htonl>
 8010e9c:	4603      	mov	r3, r0
 8010e9e:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	dc20      	bgt.n	8010ee6 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	8b5b      	ldrh	r3, [r3, #26]
 8010ea8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010eac:	b29a      	uxth	r2, r3
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010eb2:	e018      	b.n	8010ee6 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010ebc:	68db      	ldr	r3, [r3, #12]
 8010ebe:	685b      	ldr	r3, [r3, #4]
 8010ec0:	4618      	mov	r0, r3
 8010ec2:	f7fb f851 	bl	800bf68 <lwip_htonl>
 8010ec6:	4603      	mov	r3, r0
 8010ec8:	1ae3      	subs	r3, r4, r3
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	dc0b      	bgt.n	8010ee6 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	8b5b      	ldrh	r3, [r3, #26]
 8010ed2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010ed6:	b29a      	uxth	r2, r3
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010edc:	e003      	b.n	8010ee6 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010ede:	6878      	ldr	r0, [r7, #4]
 8010ee0:	f001 ff72 	bl	8012dc8 <tcp_send_empty_ack>
 8010ee4:	e000      	b.n	8010ee8 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010ee6:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d05b      	beq.n	8010fa8 <tcp_receive+0x50c>
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010ef4:	4b60      	ldr	r3, [pc, #384]	@ (8011078 <tcp_receive+0x5dc>)
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	1ad3      	subs	r3, r2, r3
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	da54      	bge.n	8010fa8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8010efe:	4b5f      	ldr	r3, [pc, #380]	@ (801107c <tcp_receive+0x5e0>)
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	b29a      	uxth	r2, r3
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f08:	b29b      	uxth	r3, r3
 8010f0a:	1ad3      	subs	r3, r2, r3
 8010f0c:	b29b      	uxth	r3, r3
 8010f0e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8010f12:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010f1c:	10db      	asrs	r3, r3, #3
 8010f1e:	b21b      	sxth	r3, r3
 8010f20:	b29b      	uxth	r3, r3
 8010f22:	1ad3      	subs	r3, r2, r3
 8010f24:	b29b      	uxth	r3, r3
 8010f26:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8010f2a:	687b      	ldr	r3, [r7, #4]
 8010f2c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010f30:	b29a      	uxth	r2, r3
 8010f32:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010f36:	4413      	add	r3, r2
 8010f38:	b29b      	uxth	r3, r3
 8010f3a:	b21a      	sxth	r2, r3
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8010f40:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	da05      	bge.n	8010f54 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8010f48:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010f4c:	425b      	negs	r3, r3
 8010f4e:	b29b      	uxth	r3, r3
 8010f50:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8010f54:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010f58:	687b      	ldr	r3, [r7, #4]
 8010f5a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010f5e:	109b      	asrs	r3, r3, #2
 8010f60:	b21b      	sxth	r3, r3
 8010f62:	b29b      	uxth	r3, r3
 8010f64:	1ad3      	subs	r3, r2, r3
 8010f66:	b29b      	uxth	r3, r3
 8010f68:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010f72:	b29a      	uxth	r2, r3
 8010f74:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010f78:	4413      	add	r3, r2
 8010f7a:	b29b      	uxth	r3, r3
 8010f7c:	b21a      	sxth	r2, r3
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010f88:	10db      	asrs	r3, r3, #3
 8010f8a:	b21b      	sxth	r3, r3
 8010f8c:	b29a      	uxth	r2, r3
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010f94:	b29b      	uxth	r3, r3
 8010f96:	4413      	add	r3, r2
 8010f98:	b29b      	uxth	r3, r3
 8010f9a:	b21a      	sxth	r2, r3
 8010f9c:	687b      	ldr	r3, [r7, #4]
 8010f9e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010fa8:	4b35      	ldr	r3, [pc, #212]	@ (8011080 <tcp_receive+0x5e4>)
 8010faa:	881b      	ldrh	r3, [r3, #0]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	f000 84df 	beq.w	8011970 <tcp_receive+0xed4>
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	7d1b      	ldrb	r3, [r3, #20]
 8010fb6:	2b06      	cmp	r3, #6
 8010fb8:	f200 84da 	bhi.w	8011970 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010fc0:	4b30      	ldr	r3, [pc, #192]	@ (8011084 <tcp_receive+0x5e8>)
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	1ad3      	subs	r3, r2, r3
 8010fc6:	3b01      	subs	r3, #1
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	f2c0 808f 	blt.w	80110ec <tcp_receive+0x650>
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010fd2:	4b2b      	ldr	r3, [pc, #172]	@ (8011080 <tcp_receive+0x5e4>)
 8010fd4:	881b      	ldrh	r3, [r3, #0]
 8010fd6:	4619      	mov	r1, r3
 8010fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8011084 <tcp_receive+0x5e8>)
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	440b      	add	r3, r1
 8010fde:	1ad3      	subs	r3, r2, r3
 8010fe0:	3301      	adds	r3, #1
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	f300 8082 	bgt.w	80110ec <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010fe8:	4b27      	ldr	r3, [pc, #156]	@ (8011088 <tcp_receive+0x5ec>)
 8010fea:	685b      	ldr	r3, [r3, #4]
 8010fec:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010ff2:	4b24      	ldr	r3, [pc, #144]	@ (8011084 <tcp_receive+0x5e8>)
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	1ad3      	subs	r3, r2, r3
 8010ff8:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8010ffa:	4b23      	ldr	r3, [pc, #140]	@ (8011088 <tcp_receive+0x5ec>)
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d106      	bne.n	8011010 <tcp_receive+0x574>
 8011002:	4b22      	ldr	r3, [pc, #136]	@ (801108c <tcp_receive+0x5f0>)
 8011004:	f240 5294 	movw	r2, #1428	@ 0x594
 8011008:	4921      	ldr	r1, [pc, #132]	@ (8011090 <tcp_receive+0x5f4>)
 801100a:	4822      	ldr	r0, [pc, #136]	@ (8011094 <tcp_receive+0x5f8>)
 801100c:	f005 f85e 	bl	80160cc <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8011010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011012:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8011016:	4293      	cmp	r3, r2
 8011018:	d906      	bls.n	8011028 <tcp_receive+0x58c>
 801101a:	4b1c      	ldr	r3, [pc, #112]	@ (801108c <tcp_receive+0x5f0>)
 801101c:	f240 5295 	movw	r2, #1429	@ 0x595
 8011020:	491d      	ldr	r1, [pc, #116]	@ (8011098 <tcp_receive+0x5fc>)
 8011022:	481c      	ldr	r0, [pc, #112]	@ (8011094 <tcp_receive+0x5f8>)
 8011024:	f005 f852 	bl	80160cc <iprintf>
      off = (u16_t)off32;
 8011028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801102a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801102e:	4b16      	ldr	r3, [pc, #88]	@ (8011088 <tcp_receive+0x5ec>)
 8011030:	685b      	ldr	r3, [r3, #4]
 8011032:	891b      	ldrh	r3, [r3, #8]
 8011034:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011038:	429a      	cmp	r2, r3
 801103a:	d906      	bls.n	801104a <tcp_receive+0x5ae>
 801103c:	4b13      	ldr	r3, [pc, #76]	@ (801108c <tcp_receive+0x5f0>)
 801103e:	f240 5297 	movw	r2, #1431	@ 0x597
 8011042:	4916      	ldr	r1, [pc, #88]	@ (801109c <tcp_receive+0x600>)
 8011044:	4813      	ldr	r0, [pc, #76]	@ (8011094 <tcp_receive+0x5f8>)
 8011046:	f005 f841 	bl	80160cc <iprintf>
      inseg.len -= off;
 801104a:	4b0f      	ldr	r3, [pc, #60]	@ (8011088 <tcp_receive+0x5ec>)
 801104c:	891a      	ldrh	r2, [r3, #8]
 801104e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011052:	1ad3      	subs	r3, r2, r3
 8011054:	b29a      	uxth	r2, r3
 8011056:	4b0c      	ldr	r3, [pc, #48]	@ (8011088 <tcp_receive+0x5ec>)
 8011058:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801105a:	4b0b      	ldr	r3, [pc, #44]	@ (8011088 <tcp_receive+0x5ec>)
 801105c:	685b      	ldr	r3, [r3, #4]
 801105e:	891a      	ldrh	r2, [r3, #8]
 8011060:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011064:	1ad3      	subs	r3, r2, r3
 8011066:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8011068:	e02a      	b.n	80110c0 <tcp_receive+0x624>
 801106a:	bf00      	nop
 801106c:	08018c7c 	.word	0x08018c7c
 8011070:	08018c84 	.word	0x08018c84
 8011074:	2400ca0c 	.word	0x2400ca0c
 8011078:	2400ca08 	.word	0x2400ca08
 801107c:	2400c9cc 	.word	0x2400c9cc
 8011080:	2400ca0e 	.word	0x2400ca0e
 8011084:	2400ca04 	.word	0x2400ca04
 8011088:	2400c9e4 	.word	0x2400c9e4
 801108c:	08018914 	.word	0x08018914
 8011090:	08018c8c 	.word	0x08018c8c
 8011094:	08018960 	.word	0x08018960
 8011098:	08018c9c 	.word	0x08018c9c
 801109c:	08018cac 	.word	0x08018cac
        off -= p->len;
 80110a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110a2:	895b      	ldrh	r3, [r3, #10]
 80110a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80110a8:	1ad3      	subs	r3, r2, r3
 80110aa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80110ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110b0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80110b2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80110b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110b6:	2200      	movs	r2, #0
 80110b8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80110ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 80110c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80110c2:	895b      	ldrh	r3, [r3, #10]
 80110c4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80110c8:	429a      	cmp	r2, r3
 80110ca:	d8e9      	bhi.n	80110a0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80110cc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80110d0:	4619      	mov	r1, r3
 80110d2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80110d4:	f7fc fb6a 	bl	800d7ac <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110dc:	4a90      	ldr	r2, [pc, #576]	@ (8011320 <tcp_receive+0x884>)
 80110de:	6013      	str	r3, [r2, #0]
 80110e0:	4b90      	ldr	r3, [pc, #576]	@ (8011324 <tcp_receive+0x888>)
 80110e2:	68db      	ldr	r3, [r3, #12]
 80110e4:	4a8e      	ldr	r2, [pc, #568]	@ (8011320 <tcp_receive+0x884>)
 80110e6:	6812      	ldr	r2, [r2, #0]
 80110e8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80110ea:	e00d      	b.n	8011108 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80110ec:	4b8c      	ldr	r3, [pc, #560]	@ (8011320 <tcp_receive+0x884>)
 80110ee:	681a      	ldr	r2, [r3, #0]
 80110f0:	687b      	ldr	r3, [r7, #4]
 80110f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110f4:	1ad3      	subs	r3, r2, r3
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	da06      	bge.n	8011108 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	8b5b      	ldrh	r3, [r3, #26]
 80110fe:	f043 0302 	orr.w	r3, r3, #2
 8011102:	b29a      	uxth	r2, r3
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8011108:	4b85      	ldr	r3, [pc, #532]	@ (8011320 <tcp_receive+0x884>)
 801110a:	681a      	ldr	r2, [r3, #0]
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011110:	1ad3      	subs	r3, r2, r3
 8011112:	2b00      	cmp	r3, #0
 8011114:	f2c0 8427 	blt.w	8011966 <tcp_receive+0xeca>
 8011118:	4b81      	ldr	r3, [pc, #516]	@ (8011320 <tcp_receive+0x884>)
 801111a:	681a      	ldr	r2, [r3, #0]
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011120:	6879      	ldr	r1, [r7, #4]
 8011122:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011124:	440b      	add	r3, r1
 8011126:	1ad3      	subs	r3, r2, r3
 8011128:	3301      	adds	r3, #1
 801112a:	2b00      	cmp	r3, #0
 801112c:	f300 841b 	bgt.w	8011966 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011134:	4b7a      	ldr	r3, [pc, #488]	@ (8011320 <tcp_receive+0x884>)
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	429a      	cmp	r2, r3
 801113a:	f040 8298 	bne.w	801166e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801113e:	4b79      	ldr	r3, [pc, #484]	@ (8011324 <tcp_receive+0x888>)
 8011140:	891c      	ldrh	r4, [r3, #8]
 8011142:	4b78      	ldr	r3, [pc, #480]	@ (8011324 <tcp_receive+0x888>)
 8011144:	68db      	ldr	r3, [r3, #12]
 8011146:	899b      	ldrh	r3, [r3, #12]
 8011148:	b29b      	uxth	r3, r3
 801114a:	4618      	mov	r0, r3
 801114c:	f7fa fef6 	bl	800bf3c <lwip_htons>
 8011150:	4603      	mov	r3, r0
 8011152:	b2db      	uxtb	r3, r3
 8011154:	f003 0303 	and.w	r3, r3, #3
 8011158:	2b00      	cmp	r3, #0
 801115a:	d001      	beq.n	8011160 <tcp_receive+0x6c4>
 801115c:	2301      	movs	r3, #1
 801115e:	e000      	b.n	8011162 <tcp_receive+0x6c6>
 8011160:	2300      	movs	r3, #0
 8011162:	4423      	add	r3, r4
 8011164:	b29a      	uxth	r2, r3
 8011166:	4b70      	ldr	r3, [pc, #448]	@ (8011328 <tcp_receive+0x88c>)
 8011168:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801116e:	4b6e      	ldr	r3, [pc, #440]	@ (8011328 <tcp_receive+0x88c>)
 8011170:	881b      	ldrh	r3, [r3, #0]
 8011172:	429a      	cmp	r2, r3
 8011174:	d274      	bcs.n	8011260 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8011176:	4b6b      	ldr	r3, [pc, #428]	@ (8011324 <tcp_receive+0x888>)
 8011178:	68db      	ldr	r3, [r3, #12]
 801117a:	899b      	ldrh	r3, [r3, #12]
 801117c:	b29b      	uxth	r3, r3
 801117e:	4618      	mov	r0, r3
 8011180:	f7fa fedc 	bl	800bf3c <lwip_htons>
 8011184:	4603      	mov	r3, r0
 8011186:	b2db      	uxtb	r3, r3
 8011188:	f003 0301 	and.w	r3, r3, #1
 801118c:	2b00      	cmp	r3, #0
 801118e:	d01e      	beq.n	80111ce <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8011190:	4b64      	ldr	r3, [pc, #400]	@ (8011324 <tcp_receive+0x888>)
 8011192:	68db      	ldr	r3, [r3, #12]
 8011194:	899b      	ldrh	r3, [r3, #12]
 8011196:	b29b      	uxth	r3, r3
 8011198:	b21b      	sxth	r3, r3
 801119a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801119e:	b21c      	sxth	r4, r3
 80111a0:	4b60      	ldr	r3, [pc, #384]	@ (8011324 <tcp_receive+0x888>)
 80111a2:	68db      	ldr	r3, [r3, #12]
 80111a4:	899b      	ldrh	r3, [r3, #12]
 80111a6:	b29b      	uxth	r3, r3
 80111a8:	4618      	mov	r0, r3
 80111aa:	f7fa fec7 	bl	800bf3c <lwip_htons>
 80111ae:	4603      	mov	r3, r0
 80111b0:	b2db      	uxtb	r3, r3
 80111b2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80111b6:	b29b      	uxth	r3, r3
 80111b8:	4618      	mov	r0, r3
 80111ba:	f7fa febf 	bl	800bf3c <lwip_htons>
 80111be:	4603      	mov	r3, r0
 80111c0:	b21b      	sxth	r3, r3
 80111c2:	4323      	orrs	r3, r4
 80111c4:	b21a      	sxth	r2, r3
 80111c6:	4b57      	ldr	r3, [pc, #348]	@ (8011324 <tcp_receive+0x888>)
 80111c8:	68db      	ldr	r3, [r3, #12]
 80111ca:	b292      	uxth	r2, r2
 80111cc:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80111d2:	4b54      	ldr	r3, [pc, #336]	@ (8011324 <tcp_receive+0x888>)
 80111d4:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80111d6:	4b53      	ldr	r3, [pc, #332]	@ (8011324 <tcp_receive+0x888>)
 80111d8:	68db      	ldr	r3, [r3, #12]
 80111da:	899b      	ldrh	r3, [r3, #12]
 80111dc:	b29b      	uxth	r3, r3
 80111de:	4618      	mov	r0, r3
 80111e0:	f7fa feac 	bl	800bf3c <lwip_htons>
 80111e4:	4603      	mov	r3, r0
 80111e6:	b2db      	uxtb	r3, r3
 80111e8:	f003 0302 	and.w	r3, r3, #2
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d005      	beq.n	80111fc <tcp_receive+0x760>
            inseg.len -= 1;
 80111f0:	4b4c      	ldr	r3, [pc, #304]	@ (8011324 <tcp_receive+0x888>)
 80111f2:	891b      	ldrh	r3, [r3, #8]
 80111f4:	3b01      	subs	r3, #1
 80111f6:	b29a      	uxth	r2, r3
 80111f8:	4b4a      	ldr	r3, [pc, #296]	@ (8011324 <tcp_receive+0x888>)
 80111fa:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80111fc:	4b49      	ldr	r3, [pc, #292]	@ (8011324 <tcp_receive+0x888>)
 80111fe:	685b      	ldr	r3, [r3, #4]
 8011200:	4a48      	ldr	r2, [pc, #288]	@ (8011324 <tcp_receive+0x888>)
 8011202:	8912      	ldrh	r2, [r2, #8]
 8011204:	4611      	mov	r1, r2
 8011206:	4618      	mov	r0, r3
 8011208:	f7fc f9d0 	bl	800d5ac <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801120c:	4b45      	ldr	r3, [pc, #276]	@ (8011324 <tcp_receive+0x888>)
 801120e:	891c      	ldrh	r4, [r3, #8]
 8011210:	4b44      	ldr	r3, [pc, #272]	@ (8011324 <tcp_receive+0x888>)
 8011212:	68db      	ldr	r3, [r3, #12]
 8011214:	899b      	ldrh	r3, [r3, #12]
 8011216:	b29b      	uxth	r3, r3
 8011218:	4618      	mov	r0, r3
 801121a:	f7fa fe8f 	bl	800bf3c <lwip_htons>
 801121e:	4603      	mov	r3, r0
 8011220:	b2db      	uxtb	r3, r3
 8011222:	f003 0303 	and.w	r3, r3, #3
 8011226:	2b00      	cmp	r3, #0
 8011228:	d001      	beq.n	801122e <tcp_receive+0x792>
 801122a:	2301      	movs	r3, #1
 801122c:	e000      	b.n	8011230 <tcp_receive+0x794>
 801122e:	2300      	movs	r3, #0
 8011230:	4423      	add	r3, r4
 8011232:	b29a      	uxth	r2, r3
 8011234:	4b3c      	ldr	r3, [pc, #240]	@ (8011328 <tcp_receive+0x88c>)
 8011236:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8011238:	4b3b      	ldr	r3, [pc, #236]	@ (8011328 <tcp_receive+0x88c>)
 801123a:	881b      	ldrh	r3, [r3, #0]
 801123c:	461a      	mov	r2, r3
 801123e:	4b38      	ldr	r3, [pc, #224]	@ (8011320 <tcp_receive+0x884>)
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	441a      	add	r2, r3
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011248:	6879      	ldr	r1, [r7, #4]
 801124a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801124c:	440b      	add	r3, r1
 801124e:	429a      	cmp	r2, r3
 8011250:	d006      	beq.n	8011260 <tcp_receive+0x7c4>
 8011252:	4b36      	ldr	r3, [pc, #216]	@ (801132c <tcp_receive+0x890>)
 8011254:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8011258:	4935      	ldr	r1, [pc, #212]	@ (8011330 <tcp_receive+0x894>)
 801125a:	4836      	ldr	r0, [pc, #216]	@ (8011334 <tcp_receive+0x898>)
 801125c:	f004 ff36 	bl	80160cc <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011264:	2b00      	cmp	r3, #0
 8011266:	f000 80e6 	beq.w	8011436 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801126a:	4b2e      	ldr	r3, [pc, #184]	@ (8011324 <tcp_receive+0x888>)
 801126c:	68db      	ldr	r3, [r3, #12]
 801126e:	899b      	ldrh	r3, [r3, #12]
 8011270:	b29b      	uxth	r3, r3
 8011272:	4618      	mov	r0, r3
 8011274:	f7fa fe62 	bl	800bf3c <lwip_htons>
 8011278:	4603      	mov	r3, r0
 801127a:	b2db      	uxtb	r3, r3
 801127c:	f003 0301 	and.w	r3, r3, #1
 8011280:	2b00      	cmp	r3, #0
 8011282:	d010      	beq.n	80112a6 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8011284:	e00a      	b.n	801129c <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801128a:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011290:	681a      	ldr	r2, [r3, #0]
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8011296:	68f8      	ldr	r0, [r7, #12]
 8011298:	f7fd fd93 	bl	800edc2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d1f0      	bne.n	8011286 <tcp_receive+0x7ea>
 80112a4:	e0c7      	b.n	8011436 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80112aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 80112ac:	e051      	b.n	8011352 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80112ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112b0:	68db      	ldr	r3, [r3, #12]
 80112b2:	899b      	ldrh	r3, [r3, #12]
 80112b4:	b29b      	uxth	r3, r3
 80112b6:	4618      	mov	r0, r3
 80112b8:	f7fa fe40 	bl	800bf3c <lwip_htons>
 80112bc:	4603      	mov	r3, r0
 80112be:	b2db      	uxtb	r3, r3
 80112c0:	f003 0301 	and.w	r3, r3, #1
 80112c4:	2b00      	cmp	r3, #0
 80112c6:	d03c      	beq.n	8011342 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 80112c8:	4b16      	ldr	r3, [pc, #88]	@ (8011324 <tcp_receive+0x888>)
 80112ca:	68db      	ldr	r3, [r3, #12]
 80112cc:	899b      	ldrh	r3, [r3, #12]
 80112ce:	b29b      	uxth	r3, r3
 80112d0:	4618      	mov	r0, r3
 80112d2:	f7fa fe33 	bl	800bf3c <lwip_htons>
 80112d6:	4603      	mov	r3, r0
 80112d8:	b2db      	uxtb	r3, r3
 80112da:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d12f      	bne.n	8011342 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80112e2:	4b10      	ldr	r3, [pc, #64]	@ (8011324 <tcp_receive+0x888>)
 80112e4:	68db      	ldr	r3, [r3, #12]
 80112e6:	899b      	ldrh	r3, [r3, #12]
 80112e8:	b29c      	uxth	r4, r3
 80112ea:	2001      	movs	r0, #1
 80112ec:	f7fa fe26 	bl	800bf3c <lwip_htons>
 80112f0:	4603      	mov	r3, r0
 80112f2:	461a      	mov	r2, r3
 80112f4:	4b0b      	ldr	r3, [pc, #44]	@ (8011324 <tcp_receive+0x888>)
 80112f6:	68db      	ldr	r3, [r3, #12]
 80112f8:	4322      	orrs	r2, r4
 80112fa:	b292      	uxth	r2, r2
 80112fc:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80112fe:	4b09      	ldr	r3, [pc, #36]	@ (8011324 <tcp_receive+0x888>)
 8011300:	891c      	ldrh	r4, [r3, #8]
 8011302:	4b08      	ldr	r3, [pc, #32]	@ (8011324 <tcp_receive+0x888>)
 8011304:	68db      	ldr	r3, [r3, #12]
 8011306:	899b      	ldrh	r3, [r3, #12]
 8011308:	b29b      	uxth	r3, r3
 801130a:	4618      	mov	r0, r3
 801130c:	f7fa fe16 	bl	800bf3c <lwip_htons>
 8011310:	4603      	mov	r3, r0
 8011312:	b2db      	uxtb	r3, r3
 8011314:	f003 0303 	and.w	r3, r3, #3
 8011318:	2b00      	cmp	r3, #0
 801131a:	d00d      	beq.n	8011338 <tcp_receive+0x89c>
 801131c:	2301      	movs	r3, #1
 801131e:	e00c      	b.n	801133a <tcp_receive+0x89e>
 8011320:	2400ca04 	.word	0x2400ca04
 8011324:	2400c9e4 	.word	0x2400c9e4
 8011328:	2400ca0e 	.word	0x2400ca0e
 801132c:	08018914 	.word	0x08018914
 8011330:	08018cbc 	.word	0x08018cbc
 8011334:	08018960 	.word	0x08018960
 8011338:	2300      	movs	r3, #0
 801133a:	4423      	add	r3, r4
 801133c:	b29a      	uxth	r2, r3
 801133e:	4b98      	ldr	r3, [pc, #608]	@ (80115a0 <tcp_receive+0xb04>)
 8011340:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8011342:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011344:	613b      	str	r3, [r7, #16]
              next = next->next;
 8011346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801134c:	6938      	ldr	r0, [r7, #16]
 801134e:	f7fd fd38 	bl	800edc2 <tcp_seg_free>
            while (next &&
 8011352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011354:	2b00      	cmp	r3, #0
 8011356:	d00e      	beq.n	8011376 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8011358:	4b91      	ldr	r3, [pc, #580]	@ (80115a0 <tcp_receive+0xb04>)
 801135a:	881b      	ldrh	r3, [r3, #0]
 801135c:	461a      	mov	r2, r3
 801135e:	4b91      	ldr	r3, [pc, #580]	@ (80115a4 <tcp_receive+0xb08>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	441a      	add	r2, r3
 8011364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011366:	68db      	ldr	r3, [r3, #12]
 8011368:	685b      	ldr	r3, [r3, #4]
 801136a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801136c:	8909      	ldrh	r1, [r1, #8]
 801136e:	440b      	add	r3, r1
 8011370:	1ad3      	subs	r3, r2, r3
            while (next &&
 8011372:	2b00      	cmp	r3, #0
 8011374:	da9b      	bge.n	80112ae <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8011376:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011378:	2b00      	cmp	r3, #0
 801137a:	d059      	beq.n	8011430 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801137c:	4b88      	ldr	r3, [pc, #544]	@ (80115a0 <tcp_receive+0xb04>)
 801137e:	881b      	ldrh	r3, [r3, #0]
 8011380:	461a      	mov	r2, r3
 8011382:	4b88      	ldr	r3, [pc, #544]	@ (80115a4 <tcp_receive+0xb08>)
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	441a      	add	r2, r3
 8011388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801138a:	68db      	ldr	r3, [r3, #12]
 801138c:	685b      	ldr	r3, [r3, #4]
 801138e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8011390:	2b00      	cmp	r3, #0
 8011392:	dd4d      	ble.n	8011430 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8011394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011396:	68db      	ldr	r3, [r3, #12]
 8011398:	685b      	ldr	r3, [r3, #4]
 801139a:	b29a      	uxth	r2, r3
 801139c:	4b81      	ldr	r3, [pc, #516]	@ (80115a4 <tcp_receive+0xb08>)
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	1ad3      	subs	r3, r2, r3
 80113a4:	b29a      	uxth	r2, r3
 80113a6:	4b80      	ldr	r3, [pc, #512]	@ (80115a8 <tcp_receive+0xb0c>)
 80113a8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80113aa:	4b7f      	ldr	r3, [pc, #508]	@ (80115a8 <tcp_receive+0xb0c>)
 80113ac:	68db      	ldr	r3, [r3, #12]
 80113ae:	899b      	ldrh	r3, [r3, #12]
 80113b0:	b29b      	uxth	r3, r3
 80113b2:	4618      	mov	r0, r3
 80113b4:	f7fa fdc2 	bl	800bf3c <lwip_htons>
 80113b8:	4603      	mov	r3, r0
 80113ba:	b2db      	uxtb	r3, r3
 80113bc:	f003 0302 	and.w	r3, r3, #2
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d005      	beq.n	80113d0 <tcp_receive+0x934>
                inseg.len -= 1;
 80113c4:	4b78      	ldr	r3, [pc, #480]	@ (80115a8 <tcp_receive+0xb0c>)
 80113c6:	891b      	ldrh	r3, [r3, #8]
 80113c8:	3b01      	subs	r3, #1
 80113ca:	b29a      	uxth	r2, r3
 80113cc:	4b76      	ldr	r3, [pc, #472]	@ (80115a8 <tcp_receive+0xb0c>)
 80113ce:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 80113d0:	4b75      	ldr	r3, [pc, #468]	@ (80115a8 <tcp_receive+0xb0c>)
 80113d2:	685b      	ldr	r3, [r3, #4]
 80113d4:	4a74      	ldr	r2, [pc, #464]	@ (80115a8 <tcp_receive+0xb0c>)
 80113d6:	8912      	ldrh	r2, [r2, #8]
 80113d8:	4611      	mov	r1, r2
 80113da:	4618      	mov	r0, r3
 80113dc:	f7fc f8e6 	bl	800d5ac <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 80113e0:	4b71      	ldr	r3, [pc, #452]	@ (80115a8 <tcp_receive+0xb0c>)
 80113e2:	891c      	ldrh	r4, [r3, #8]
 80113e4:	4b70      	ldr	r3, [pc, #448]	@ (80115a8 <tcp_receive+0xb0c>)
 80113e6:	68db      	ldr	r3, [r3, #12]
 80113e8:	899b      	ldrh	r3, [r3, #12]
 80113ea:	b29b      	uxth	r3, r3
 80113ec:	4618      	mov	r0, r3
 80113ee:	f7fa fda5 	bl	800bf3c <lwip_htons>
 80113f2:	4603      	mov	r3, r0
 80113f4:	b2db      	uxtb	r3, r3
 80113f6:	f003 0303 	and.w	r3, r3, #3
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d001      	beq.n	8011402 <tcp_receive+0x966>
 80113fe:	2301      	movs	r3, #1
 8011400:	e000      	b.n	8011404 <tcp_receive+0x968>
 8011402:	2300      	movs	r3, #0
 8011404:	4423      	add	r3, r4
 8011406:	b29a      	uxth	r2, r3
 8011408:	4b65      	ldr	r3, [pc, #404]	@ (80115a0 <tcp_receive+0xb04>)
 801140a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801140c:	4b64      	ldr	r3, [pc, #400]	@ (80115a0 <tcp_receive+0xb04>)
 801140e:	881b      	ldrh	r3, [r3, #0]
 8011410:	461a      	mov	r2, r3
 8011412:	4b64      	ldr	r3, [pc, #400]	@ (80115a4 <tcp_receive+0xb08>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	441a      	add	r2, r3
 8011418:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801141a:	68db      	ldr	r3, [r3, #12]
 801141c:	685b      	ldr	r3, [r3, #4]
 801141e:	429a      	cmp	r2, r3
 8011420:	d006      	beq.n	8011430 <tcp_receive+0x994>
 8011422:	4b62      	ldr	r3, [pc, #392]	@ (80115ac <tcp_receive+0xb10>)
 8011424:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8011428:	4961      	ldr	r1, [pc, #388]	@ (80115b0 <tcp_receive+0xb14>)
 801142a:	4862      	ldr	r0, [pc, #392]	@ (80115b4 <tcp_receive+0xb18>)
 801142c:	f004 fe4e 	bl	80160cc <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011434:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8011436:	4b5a      	ldr	r3, [pc, #360]	@ (80115a0 <tcp_receive+0xb04>)
 8011438:	881b      	ldrh	r3, [r3, #0]
 801143a:	461a      	mov	r2, r3
 801143c:	4b59      	ldr	r3, [pc, #356]	@ (80115a4 <tcp_receive+0xb08>)
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	441a      	add	r2, r3
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801144a:	4b55      	ldr	r3, [pc, #340]	@ (80115a0 <tcp_receive+0xb04>)
 801144c:	881b      	ldrh	r3, [r3, #0]
 801144e:	429a      	cmp	r2, r3
 8011450:	d206      	bcs.n	8011460 <tcp_receive+0x9c4>
 8011452:	4b56      	ldr	r3, [pc, #344]	@ (80115ac <tcp_receive+0xb10>)
 8011454:	f240 6207 	movw	r2, #1543	@ 0x607
 8011458:	4957      	ldr	r1, [pc, #348]	@ (80115b8 <tcp_receive+0xb1c>)
 801145a:	4856      	ldr	r0, [pc, #344]	@ (80115b4 <tcp_receive+0xb18>)
 801145c:	f004 fe36 	bl	80160cc <iprintf>
        pcb->rcv_wnd -= tcplen;
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8011464:	4b4e      	ldr	r3, [pc, #312]	@ (80115a0 <tcp_receive+0xb04>)
 8011466:	881b      	ldrh	r3, [r3, #0]
 8011468:	1ad3      	subs	r3, r2, r3
 801146a:	b29a      	uxth	r2, r3
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8011470:	6878      	ldr	r0, [r7, #4]
 8011472:	f7fc ffc1 	bl	800e3f8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8011476:	4b4c      	ldr	r3, [pc, #304]	@ (80115a8 <tcp_receive+0xb0c>)
 8011478:	685b      	ldr	r3, [r3, #4]
 801147a:	891b      	ldrh	r3, [r3, #8]
 801147c:	2b00      	cmp	r3, #0
 801147e:	d006      	beq.n	801148e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8011480:	4b49      	ldr	r3, [pc, #292]	@ (80115a8 <tcp_receive+0xb0c>)
 8011482:	685b      	ldr	r3, [r3, #4]
 8011484:	4a4d      	ldr	r2, [pc, #308]	@ (80115bc <tcp_receive+0xb20>)
 8011486:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8011488:	4b47      	ldr	r3, [pc, #284]	@ (80115a8 <tcp_receive+0xb0c>)
 801148a:	2200      	movs	r2, #0
 801148c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801148e:	4b46      	ldr	r3, [pc, #280]	@ (80115a8 <tcp_receive+0xb0c>)
 8011490:	68db      	ldr	r3, [r3, #12]
 8011492:	899b      	ldrh	r3, [r3, #12]
 8011494:	b29b      	uxth	r3, r3
 8011496:	4618      	mov	r0, r3
 8011498:	f7fa fd50 	bl	800bf3c <lwip_htons>
 801149c:	4603      	mov	r3, r0
 801149e:	b2db      	uxtb	r3, r3
 80114a0:	f003 0301 	and.w	r3, r3, #1
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	f000 80b8 	beq.w	801161a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80114aa:	4b45      	ldr	r3, [pc, #276]	@ (80115c0 <tcp_receive+0xb24>)
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	f043 0320 	orr.w	r3, r3, #32
 80114b2:	b2da      	uxtb	r2, r3
 80114b4:	4b42      	ldr	r3, [pc, #264]	@ (80115c0 <tcp_receive+0xb24>)
 80114b6:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80114b8:	e0af      	b.n	801161a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114be:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114c4:	68db      	ldr	r3, [r3, #12]
 80114c6:	685b      	ldr	r3, [r3, #4]
 80114c8:	4a36      	ldr	r2, [pc, #216]	@ (80115a4 <tcp_receive+0xb08>)
 80114ca:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80114cc:	68bb      	ldr	r3, [r7, #8]
 80114ce:	891b      	ldrh	r3, [r3, #8]
 80114d0:	461c      	mov	r4, r3
 80114d2:	68bb      	ldr	r3, [r7, #8]
 80114d4:	68db      	ldr	r3, [r3, #12]
 80114d6:	899b      	ldrh	r3, [r3, #12]
 80114d8:	b29b      	uxth	r3, r3
 80114da:	4618      	mov	r0, r3
 80114dc:	f7fa fd2e 	bl	800bf3c <lwip_htons>
 80114e0:	4603      	mov	r3, r0
 80114e2:	b2db      	uxtb	r3, r3
 80114e4:	f003 0303 	and.w	r3, r3, #3
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d001      	beq.n	80114f0 <tcp_receive+0xa54>
 80114ec:	2301      	movs	r3, #1
 80114ee:	e000      	b.n	80114f2 <tcp_receive+0xa56>
 80114f0:	2300      	movs	r3, #0
 80114f2:	191a      	adds	r2, r3, r4
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114f8:	441a      	add	r2, r3
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011502:	461c      	mov	r4, r3
 8011504:	68bb      	ldr	r3, [r7, #8]
 8011506:	891b      	ldrh	r3, [r3, #8]
 8011508:	461d      	mov	r5, r3
 801150a:	68bb      	ldr	r3, [r7, #8]
 801150c:	68db      	ldr	r3, [r3, #12]
 801150e:	899b      	ldrh	r3, [r3, #12]
 8011510:	b29b      	uxth	r3, r3
 8011512:	4618      	mov	r0, r3
 8011514:	f7fa fd12 	bl	800bf3c <lwip_htons>
 8011518:	4603      	mov	r3, r0
 801151a:	b2db      	uxtb	r3, r3
 801151c:	f003 0303 	and.w	r3, r3, #3
 8011520:	2b00      	cmp	r3, #0
 8011522:	d001      	beq.n	8011528 <tcp_receive+0xa8c>
 8011524:	2301      	movs	r3, #1
 8011526:	e000      	b.n	801152a <tcp_receive+0xa8e>
 8011528:	2300      	movs	r3, #0
 801152a:	442b      	add	r3, r5
 801152c:	429c      	cmp	r4, r3
 801152e:	d206      	bcs.n	801153e <tcp_receive+0xaa2>
 8011530:	4b1e      	ldr	r3, [pc, #120]	@ (80115ac <tcp_receive+0xb10>)
 8011532:	f240 622b 	movw	r2, #1579	@ 0x62b
 8011536:	4923      	ldr	r1, [pc, #140]	@ (80115c4 <tcp_receive+0xb28>)
 8011538:	481e      	ldr	r0, [pc, #120]	@ (80115b4 <tcp_receive+0xb18>)
 801153a:	f004 fdc7 	bl	80160cc <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	891b      	ldrh	r3, [r3, #8]
 8011542:	461c      	mov	r4, r3
 8011544:	68bb      	ldr	r3, [r7, #8]
 8011546:	68db      	ldr	r3, [r3, #12]
 8011548:	899b      	ldrh	r3, [r3, #12]
 801154a:	b29b      	uxth	r3, r3
 801154c:	4618      	mov	r0, r3
 801154e:	f7fa fcf5 	bl	800bf3c <lwip_htons>
 8011552:	4603      	mov	r3, r0
 8011554:	b2db      	uxtb	r3, r3
 8011556:	f003 0303 	and.w	r3, r3, #3
 801155a:	2b00      	cmp	r3, #0
 801155c:	d001      	beq.n	8011562 <tcp_receive+0xac6>
 801155e:	2301      	movs	r3, #1
 8011560:	e000      	b.n	8011564 <tcp_receive+0xac8>
 8011562:	2300      	movs	r3, #0
 8011564:	1919      	adds	r1, r3, r4
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801156a:	b28b      	uxth	r3, r1
 801156c:	1ad3      	subs	r3, r2, r3
 801156e:	b29a      	uxth	r2, r3
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8011574:	6878      	ldr	r0, [r7, #4]
 8011576:	f7fc ff3f 	bl	800e3f8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801157a:	68bb      	ldr	r3, [r7, #8]
 801157c:	685b      	ldr	r3, [r3, #4]
 801157e:	891b      	ldrh	r3, [r3, #8]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d028      	beq.n	80115d6 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8011584:	4b0d      	ldr	r3, [pc, #52]	@ (80115bc <tcp_receive+0xb20>)
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	2b00      	cmp	r3, #0
 801158a:	d01d      	beq.n	80115c8 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801158c:	4b0b      	ldr	r3, [pc, #44]	@ (80115bc <tcp_receive+0xb20>)
 801158e:	681a      	ldr	r2, [r3, #0]
 8011590:	68bb      	ldr	r3, [r7, #8]
 8011592:	685b      	ldr	r3, [r3, #4]
 8011594:	4619      	mov	r1, r3
 8011596:	4610      	mov	r0, r2
 8011598:	f7fc fa5c 	bl	800da54 <pbuf_cat>
 801159c:	e018      	b.n	80115d0 <tcp_receive+0xb34>
 801159e:	bf00      	nop
 80115a0:	2400ca0e 	.word	0x2400ca0e
 80115a4:	2400ca04 	.word	0x2400ca04
 80115a8:	2400c9e4 	.word	0x2400c9e4
 80115ac:	08018914 	.word	0x08018914
 80115b0:	08018cf4 	.word	0x08018cf4
 80115b4:	08018960 	.word	0x08018960
 80115b8:	08018d30 	.word	0x08018d30
 80115bc:	2400ca14 	.word	0x2400ca14
 80115c0:	2400ca11 	.word	0x2400ca11
 80115c4:	08018d50 	.word	0x08018d50
            } else {
              recv_data = cseg->p;
 80115c8:	68bb      	ldr	r3, [r7, #8]
 80115ca:	685b      	ldr	r3, [r3, #4]
 80115cc:	4a70      	ldr	r2, [pc, #448]	@ (8011790 <tcp_receive+0xcf4>)
 80115ce:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80115d0:	68bb      	ldr	r3, [r7, #8]
 80115d2:	2200      	movs	r2, #0
 80115d4:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80115d6:	68bb      	ldr	r3, [r7, #8]
 80115d8:	68db      	ldr	r3, [r3, #12]
 80115da:	899b      	ldrh	r3, [r3, #12]
 80115dc:	b29b      	uxth	r3, r3
 80115de:	4618      	mov	r0, r3
 80115e0:	f7fa fcac 	bl	800bf3c <lwip_htons>
 80115e4:	4603      	mov	r3, r0
 80115e6:	b2db      	uxtb	r3, r3
 80115e8:	f003 0301 	and.w	r3, r3, #1
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d00d      	beq.n	801160c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 80115f0:	4b68      	ldr	r3, [pc, #416]	@ (8011794 <tcp_receive+0xcf8>)
 80115f2:	781b      	ldrb	r3, [r3, #0]
 80115f4:	f043 0320 	orr.w	r3, r3, #32
 80115f8:	b2da      	uxtb	r2, r3
 80115fa:	4b66      	ldr	r3, [pc, #408]	@ (8011794 <tcp_receive+0xcf8>)
 80115fc:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	7d1b      	ldrb	r3, [r3, #20]
 8011602:	2b04      	cmp	r3, #4
 8011604:	d102      	bne.n	801160c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	2207      	movs	r2, #7
 801160a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801160c:	68bb      	ldr	r3, [r7, #8]
 801160e:	681a      	ldr	r2, [r3, #0]
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8011614:	68b8      	ldr	r0, [r7, #8]
 8011616:	f7fd fbd4 	bl	800edc2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801161e:	2b00      	cmp	r3, #0
 8011620:	d008      	beq.n	8011634 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011626:	68db      	ldr	r3, [r3, #12]
 8011628:	685a      	ldr	r2, [r3, #4]
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801162e:	429a      	cmp	r2, r3
 8011630:	f43f af43 	beq.w	80114ba <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	8b5b      	ldrh	r3, [r3, #26]
 8011638:	f003 0301 	and.w	r3, r3, #1
 801163c:	2b00      	cmp	r3, #0
 801163e:	d00e      	beq.n	801165e <tcp_receive+0xbc2>
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	8b5b      	ldrh	r3, [r3, #26]
 8011644:	f023 0301 	bic.w	r3, r3, #1
 8011648:	b29a      	uxth	r2, r3
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	835a      	strh	r2, [r3, #26]
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	8b5b      	ldrh	r3, [r3, #26]
 8011652:	f043 0302 	orr.w	r3, r3, #2
 8011656:	b29a      	uxth	r2, r3
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801165c:	e187      	b.n	801196e <tcp_receive+0xed2>
        tcp_ack(pcb);
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	8b5b      	ldrh	r3, [r3, #26]
 8011662:	f043 0301 	orr.w	r3, r3, #1
 8011666:	b29a      	uxth	r2, r3
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801166c:	e17f      	b.n	801196e <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011672:	2b00      	cmp	r3, #0
 8011674:	d106      	bne.n	8011684 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8011676:	4848      	ldr	r0, [pc, #288]	@ (8011798 <tcp_receive+0xcfc>)
 8011678:	f7fd fbbc 	bl	800edf4 <tcp_seg_copy>
 801167c:	4602      	mov	r2, r0
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	675a      	str	r2, [r3, #116]	@ 0x74
 8011682:	e16c      	b.n	801195e <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8011684:	2300      	movs	r3, #0
 8011686:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801168c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801168e:	e156      	b.n	801193e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8011690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011692:	68db      	ldr	r3, [r3, #12]
 8011694:	685a      	ldr	r2, [r3, #4]
 8011696:	4b41      	ldr	r3, [pc, #260]	@ (801179c <tcp_receive+0xd00>)
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	429a      	cmp	r2, r3
 801169c:	d11d      	bne.n	80116da <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801169e:	4b3e      	ldr	r3, [pc, #248]	@ (8011798 <tcp_receive+0xcfc>)
 80116a0:	891a      	ldrh	r2, [r3, #8]
 80116a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116a4:	891b      	ldrh	r3, [r3, #8]
 80116a6:	429a      	cmp	r2, r3
 80116a8:	f240 814e 	bls.w	8011948 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80116ac:	483a      	ldr	r0, [pc, #232]	@ (8011798 <tcp_receive+0xcfc>)
 80116ae:	f7fd fba1 	bl	800edf4 <tcp_seg_copy>
 80116b2:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80116b4:	697b      	ldr	r3, [r7, #20]
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	f000 8148 	beq.w	801194c <tcp_receive+0xeb0>
                  if (prev != NULL) {
 80116bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116be:	2b00      	cmp	r3, #0
 80116c0:	d003      	beq.n	80116ca <tcp_receive+0xc2e>
                    prev->next = cseg;
 80116c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116c4:	697a      	ldr	r2, [r7, #20]
 80116c6:	601a      	str	r2, [r3, #0]
 80116c8:	e002      	b.n	80116d0 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	697a      	ldr	r2, [r7, #20]
 80116ce:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80116d0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80116d2:	6978      	ldr	r0, [r7, #20]
 80116d4:	f7ff f8de 	bl	8010894 <tcp_oos_insert_segment>
                }
                break;
 80116d8:	e138      	b.n	801194c <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80116da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d117      	bne.n	8011710 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80116e0:	4b2e      	ldr	r3, [pc, #184]	@ (801179c <tcp_receive+0xd00>)
 80116e2:	681a      	ldr	r2, [r3, #0]
 80116e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116e6:	68db      	ldr	r3, [r3, #12]
 80116e8:	685b      	ldr	r3, [r3, #4]
 80116ea:	1ad3      	subs	r3, r2, r3
 80116ec:	2b00      	cmp	r3, #0
 80116ee:	da57      	bge.n	80117a0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80116f0:	4829      	ldr	r0, [pc, #164]	@ (8011798 <tcp_receive+0xcfc>)
 80116f2:	f7fd fb7f 	bl	800edf4 <tcp_seg_copy>
 80116f6:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80116f8:	69bb      	ldr	r3, [r7, #24]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	f000 8128 	beq.w	8011950 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	69ba      	ldr	r2, [r7, #24]
 8011704:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8011706:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011708:	69b8      	ldr	r0, [r7, #24]
 801170a:	f7ff f8c3 	bl	8010894 <tcp_oos_insert_segment>
                  }
                  break;
 801170e:	e11f      	b.n	8011950 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8011710:	4b22      	ldr	r3, [pc, #136]	@ (801179c <tcp_receive+0xd00>)
 8011712:	681a      	ldr	r2, [r3, #0]
 8011714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011716:	68db      	ldr	r3, [r3, #12]
 8011718:	685b      	ldr	r3, [r3, #4]
 801171a:	1ad3      	subs	r3, r2, r3
 801171c:	3b01      	subs	r3, #1
 801171e:	2b00      	cmp	r3, #0
 8011720:	db3e      	blt.n	80117a0 <tcp_receive+0xd04>
 8011722:	4b1e      	ldr	r3, [pc, #120]	@ (801179c <tcp_receive+0xd00>)
 8011724:	681a      	ldr	r2, [r3, #0]
 8011726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011728:	68db      	ldr	r3, [r3, #12]
 801172a:	685b      	ldr	r3, [r3, #4]
 801172c:	1ad3      	subs	r3, r2, r3
 801172e:	3301      	adds	r3, #1
 8011730:	2b00      	cmp	r3, #0
 8011732:	dc35      	bgt.n	80117a0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8011734:	4818      	ldr	r0, [pc, #96]	@ (8011798 <tcp_receive+0xcfc>)
 8011736:	f7fd fb5d 	bl	800edf4 <tcp_seg_copy>
 801173a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801173c:	69fb      	ldr	r3, [r7, #28]
 801173e:	2b00      	cmp	r3, #0
 8011740:	f000 8108 	beq.w	8011954 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8011744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011746:	68db      	ldr	r3, [r3, #12]
 8011748:	685b      	ldr	r3, [r3, #4]
 801174a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801174c:	8912      	ldrh	r2, [r2, #8]
 801174e:	441a      	add	r2, r3
 8011750:	4b12      	ldr	r3, [pc, #72]	@ (801179c <tcp_receive+0xd00>)
 8011752:	681b      	ldr	r3, [r3, #0]
 8011754:	1ad3      	subs	r3, r2, r3
 8011756:	2b00      	cmp	r3, #0
 8011758:	dd12      	ble.n	8011780 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801175a:	4b10      	ldr	r3, [pc, #64]	@ (801179c <tcp_receive+0xd00>)
 801175c:	681b      	ldr	r3, [r3, #0]
 801175e:	b29a      	uxth	r2, r3
 8011760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011762:	68db      	ldr	r3, [r3, #12]
 8011764:	685b      	ldr	r3, [r3, #4]
 8011766:	b29b      	uxth	r3, r3
 8011768:	1ad3      	subs	r3, r2, r3
 801176a:	b29a      	uxth	r2, r3
 801176c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801176e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8011770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011772:	685a      	ldr	r2, [r3, #4]
 8011774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011776:	891b      	ldrh	r3, [r3, #8]
 8011778:	4619      	mov	r1, r3
 801177a:	4610      	mov	r0, r2
 801177c:	f7fb ff16 	bl	800d5ac <pbuf_realloc>
                    }
                    prev->next = cseg;
 8011780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011782:	69fa      	ldr	r2, [r7, #28]
 8011784:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8011786:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011788:	69f8      	ldr	r0, [r7, #28]
 801178a:	f7ff f883 	bl	8010894 <tcp_oos_insert_segment>
                  }
                  break;
 801178e:	e0e1      	b.n	8011954 <tcp_receive+0xeb8>
 8011790:	2400ca14 	.word	0x2400ca14
 8011794:	2400ca11 	.word	0x2400ca11
 8011798:	2400c9e4 	.word	0x2400c9e4
 801179c:	2400ca04 	.word	0x2400ca04
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80117a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117a2:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80117a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	f040 80c5 	bne.w	8011938 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80117ae:	4b7f      	ldr	r3, [pc, #508]	@ (80119ac <tcp_receive+0xf10>)
 80117b0:	681a      	ldr	r2, [r3, #0]
 80117b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117b4:	68db      	ldr	r3, [r3, #12]
 80117b6:	685b      	ldr	r3, [r3, #4]
 80117b8:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	f340 80bc 	ble.w	8011938 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80117c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117c2:	68db      	ldr	r3, [r3, #12]
 80117c4:	899b      	ldrh	r3, [r3, #12]
 80117c6:	b29b      	uxth	r3, r3
 80117c8:	4618      	mov	r0, r3
 80117ca:	f7fa fbb7 	bl	800bf3c <lwip_htons>
 80117ce:	4603      	mov	r3, r0
 80117d0:	b2db      	uxtb	r3, r3
 80117d2:	f003 0301 	and.w	r3, r3, #1
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	f040 80be 	bne.w	8011958 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80117dc:	4874      	ldr	r0, [pc, #464]	@ (80119b0 <tcp_receive+0xf14>)
 80117de:	f7fd fb09 	bl	800edf4 <tcp_seg_copy>
 80117e2:	4602      	mov	r2, r0
 80117e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117e6:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80117e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	f000 80b5 	beq.w	801195c <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80117f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117f4:	68db      	ldr	r3, [r3, #12]
 80117f6:	685b      	ldr	r3, [r3, #4]
 80117f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80117fa:	8912      	ldrh	r2, [r2, #8]
 80117fc:	441a      	add	r2, r3
 80117fe:	4b6b      	ldr	r3, [pc, #428]	@ (80119ac <tcp_receive+0xf10>)
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	1ad3      	subs	r3, r2, r3
 8011804:	2b00      	cmp	r3, #0
 8011806:	dd12      	ble.n	801182e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8011808:	4b68      	ldr	r3, [pc, #416]	@ (80119ac <tcp_receive+0xf10>)
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	b29a      	uxth	r2, r3
 801180e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011810:	68db      	ldr	r3, [r3, #12]
 8011812:	685b      	ldr	r3, [r3, #4]
 8011814:	b29b      	uxth	r3, r3
 8011816:	1ad3      	subs	r3, r2, r3
 8011818:	b29a      	uxth	r2, r3
 801181a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801181c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801181e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011820:	685a      	ldr	r2, [r3, #4]
 8011822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011824:	891b      	ldrh	r3, [r3, #8]
 8011826:	4619      	mov	r1, r3
 8011828:	4610      	mov	r0, r2
 801182a:	f7fb febf 	bl	800d5ac <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801182e:	4b61      	ldr	r3, [pc, #388]	@ (80119b4 <tcp_receive+0xf18>)
 8011830:	881b      	ldrh	r3, [r3, #0]
 8011832:	461a      	mov	r2, r3
 8011834:	4b5d      	ldr	r3, [pc, #372]	@ (80119ac <tcp_receive+0xf10>)
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	441a      	add	r2, r3
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801183e:	6879      	ldr	r1, [r7, #4]
 8011840:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011842:	440b      	add	r3, r1
 8011844:	1ad3      	subs	r3, r2, r3
 8011846:	2b00      	cmp	r3, #0
 8011848:	f340 8088 	ble.w	801195c <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801184c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	68db      	ldr	r3, [r3, #12]
 8011852:	899b      	ldrh	r3, [r3, #12]
 8011854:	b29b      	uxth	r3, r3
 8011856:	4618      	mov	r0, r3
 8011858:	f7fa fb70 	bl	800bf3c <lwip_htons>
 801185c:	4603      	mov	r3, r0
 801185e:	b2db      	uxtb	r3, r3
 8011860:	f003 0301 	and.w	r3, r3, #1
 8011864:	2b00      	cmp	r3, #0
 8011866:	d021      	beq.n	80118ac <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8011868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	68db      	ldr	r3, [r3, #12]
 801186e:	899b      	ldrh	r3, [r3, #12]
 8011870:	b29b      	uxth	r3, r3
 8011872:	b21b      	sxth	r3, r3
 8011874:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011878:	b21c      	sxth	r4, r3
 801187a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	68db      	ldr	r3, [r3, #12]
 8011880:	899b      	ldrh	r3, [r3, #12]
 8011882:	b29b      	uxth	r3, r3
 8011884:	4618      	mov	r0, r3
 8011886:	f7fa fb59 	bl	800bf3c <lwip_htons>
 801188a:	4603      	mov	r3, r0
 801188c:	b2db      	uxtb	r3, r3
 801188e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8011892:	b29b      	uxth	r3, r3
 8011894:	4618      	mov	r0, r3
 8011896:	f7fa fb51 	bl	800bf3c <lwip_htons>
 801189a:	4603      	mov	r3, r0
 801189c:	b21b      	sxth	r3, r3
 801189e:	4323      	orrs	r3, r4
 80118a0:	b21a      	sxth	r2, r3
 80118a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	68db      	ldr	r3, [r3, #12]
 80118a8:	b292      	uxth	r2, r2
 80118aa:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80118b0:	b29a      	uxth	r2, r3
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80118b6:	4413      	add	r3, r2
 80118b8:	b299      	uxth	r1, r3
 80118ba:	4b3c      	ldr	r3, [pc, #240]	@ (80119ac <tcp_receive+0xf10>)
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	b29a      	uxth	r2, r3
 80118c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	1a8a      	subs	r2, r1, r2
 80118c6:	b292      	uxth	r2, r2
 80118c8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80118ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118cc:	681b      	ldr	r3, [r3, #0]
 80118ce:	685a      	ldr	r2, [r3, #4]
 80118d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118d2:	681b      	ldr	r3, [r3, #0]
 80118d4:	891b      	ldrh	r3, [r3, #8]
 80118d6:	4619      	mov	r1, r3
 80118d8:	4610      	mov	r0, r2
 80118da:	f7fb fe67 	bl	800d5ac <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80118de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	891c      	ldrh	r4, [r3, #8]
 80118e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	68db      	ldr	r3, [r3, #12]
 80118ea:	899b      	ldrh	r3, [r3, #12]
 80118ec:	b29b      	uxth	r3, r3
 80118ee:	4618      	mov	r0, r3
 80118f0:	f7fa fb24 	bl	800bf3c <lwip_htons>
 80118f4:	4603      	mov	r3, r0
 80118f6:	b2db      	uxtb	r3, r3
 80118f8:	f003 0303 	and.w	r3, r3, #3
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d001      	beq.n	8011904 <tcp_receive+0xe68>
 8011900:	2301      	movs	r3, #1
 8011902:	e000      	b.n	8011906 <tcp_receive+0xe6a>
 8011904:	2300      	movs	r3, #0
 8011906:	4423      	add	r3, r4
 8011908:	b29a      	uxth	r2, r3
 801190a:	4b2a      	ldr	r3, [pc, #168]	@ (80119b4 <tcp_receive+0xf18>)
 801190c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801190e:	4b29      	ldr	r3, [pc, #164]	@ (80119b4 <tcp_receive+0xf18>)
 8011910:	881b      	ldrh	r3, [r3, #0]
 8011912:	461a      	mov	r2, r3
 8011914:	4b25      	ldr	r3, [pc, #148]	@ (80119ac <tcp_receive+0xf10>)
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	441a      	add	r2, r3
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801191e:	6879      	ldr	r1, [r7, #4]
 8011920:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8011922:	440b      	add	r3, r1
 8011924:	429a      	cmp	r2, r3
 8011926:	d019      	beq.n	801195c <tcp_receive+0xec0>
 8011928:	4b23      	ldr	r3, [pc, #140]	@ (80119b8 <tcp_receive+0xf1c>)
 801192a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801192e:	4923      	ldr	r1, [pc, #140]	@ (80119bc <tcp_receive+0xf20>)
 8011930:	4823      	ldr	r0, [pc, #140]	@ (80119c0 <tcp_receive+0xf24>)
 8011932:	f004 fbcb 	bl	80160cc <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8011936:	e011      	b.n	801195c <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8011938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801193e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011940:	2b00      	cmp	r3, #0
 8011942:	f47f aea5 	bne.w	8011690 <tcp_receive+0xbf4>
 8011946:	e00a      	b.n	801195e <tcp_receive+0xec2>
                break;
 8011948:	bf00      	nop
 801194a:	e008      	b.n	801195e <tcp_receive+0xec2>
                break;
 801194c:	bf00      	nop
 801194e:	e006      	b.n	801195e <tcp_receive+0xec2>
                  break;
 8011950:	bf00      	nop
 8011952:	e004      	b.n	801195e <tcp_receive+0xec2>
                  break;
 8011954:	bf00      	nop
 8011956:	e002      	b.n	801195e <tcp_receive+0xec2>
                  break;
 8011958:	bf00      	nop
 801195a:	e000      	b.n	801195e <tcp_receive+0xec2>
                break;
 801195c:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801195e:	6878      	ldr	r0, [r7, #4]
 8011960:	f001 fa32 	bl	8012dc8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8011964:	e003      	b.n	801196e <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8011966:	6878      	ldr	r0, [r7, #4]
 8011968:	f001 fa2e 	bl	8012dc8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801196c:	e01a      	b.n	80119a4 <tcp_receive+0xf08>
 801196e:	e019      	b.n	80119a4 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8011970:	4b0e      	ldr	r3, [pc, #56]	@ (80119ac <tcp_receive+0xf10>)
 8011972:	681a      	ldr	r2, [r3, #0]
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011978:	1ad3      	subs	r3, r2, r3
 801197a:	2b00      	cmp	r3, #0
 801197c:	db0a      	blt.n	8011994 <tcp_receive+0xef8>
 801197e:	4b0b      	ldr	r3, [pc, #44]	@ (80119ac <tcp_receive+0xf10>)
 8011980:	681a      	ldr	r2, [r3, #0]
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011986:	6879      	ldr	r1, [r7, #4]
 8011988:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801198a:	440b      	add	r3, r1
 801198c:	1ad3      	subs	r3, r2, r3
 801198e:	3301      	adds	r3, #1
 8011990:	2b00      	cmp	r3, #0
 8011992:	dd07      	ble.n	80119a4 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	8b5b      	ldrh	r3, [r3, #26]
 8011998:	f043 0302 	orr.w	r3, r3, #2
 801199c:	b29a      	uxth	r2, r3
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80119a2:	e7ff      	b.n	80119a4 <tcp_receive+0xf08>
 80119a4:	bf00      	nop
 80119a6:	3750      	adds	r7, #80	@ 0x50
 80119a8:	46bd      	mov	sp, r7
 80119aa:	bdb0      	pop	{r4, r5, r7, pc}
 80119ac:	2400ca04 	.word	0x2400ca04
 80119b0:	2400c9e4 	.word	0x2400c9e4
 80119b4:	2400ca0e 	.word	0x2400ca0e
 80119b8:	08018914 	.word	0x08018914
 80119bc:	08018cbc 	.word	0x08018cbc
 80119c0:	08018960 	.word	0x08018960

080119c4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80119c4:	b480      	push	{r7}
 80119c6:	b083      	sub	sp, #12
 80119c8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80119ca:	4b15      	ldr	r3, [pc, #84]	@ (8011a20 <tcp_get_next_optbyte+0x5c>)
 80119cc:	881b      	ldrh	r3, [r3, #0]
 80119ce:	1c5a      	adds	r2, r3, #1
 80119d0:	b291      	uxth	r1, r2
 80119d2:	4a13      	ldr	r2, [pc, #76]	@ (8011a20 <tcp_get_next_optbyte+0x5c>)
 80119d4:	8011      	strh	r1, [r2, #0]
 80119d6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80119d8:	4b12      	ldr	r3, [pc, #72]	@ (8011a24 <tcp_get_next_optbyte+0x60>)
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d004      	beq.n	80119ea <tcp_get_next_optbyte+0x26>
 80119e0:	4b11      	ldr	r3, [pc, #68]	@ (8011a28 <tcp_get_next_optbyte+0x64>)
 80119e2:	881b      	ldrh	r3, [r3, #0]
 80119e4:	88fa      	ldrh	r2, [r7, #6]
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d208      	bcs.n	80119fc <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80119ea:	4b10      	ldr	r3, [pc, #64]	@ (8011a2c <tcp_get_next_optbyte+0x68>)
 80119ec:	681b      	ldr	r3, [r3, #0]
 80119ee:	3314      	adds	r3, #20
 80119f0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80119f2:	88fb      	ldrh	r3, [r7, #6]
 80119f4:	683a      	ldr	r2, [r7, #0]
 80119f6:	4413      	add	r3, r2
 80119f8:	781b      	ldrb	r3, [r3, #0]
 80119fa:	e00b      	b.n	8011a14 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80119fc:	88fb      	ldrh	r3, [r7, #6]
 80119fe:	b2da      	uxtb	r2, r3
 8011a00:	4b09      	ldr	r3, [pc, #36]	@ (8011a28 <tcp_get_next_optbyte+0x64>)
 8011a02:	881b      	ldrh	r3, [r3, #0]
 8011a04:	b2db      	uxtb	r3, r3
 8011a06:	1ad3      	subs	r3, r2, r3
 8011a08:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8011a0a:	4b06      	ldr	r3, [pc, #24]	@ (8011a24 <tcp_get_next_optbyte+0x60>)
 8011a0c:	681a      	ldr	r2, [r3, #0]
 8011a0e:	797b      	ldrb	r3, [r7, #5]
 8011a10:	4413      	add	r3, r2
 8011a12:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	370c      	adds	r7, #12
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a1e:	4770      	bx	lr
 8011a20:	2400ca00 	.word	0x2400ca00
 8011a24:	2400c9fc 	.word	0x2400c9fc
 8011a28:	2400c9fa 	.word	0x2400c9fa
 8011a2c:	2400c9f4 	.word	0x2400c9f4

08011a30 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8011a30:	b580      	push	{r7, lr}
 8011a32:	b084      	sub	sp, #16
 8011a34:	af00      	add	r7, sp, #0
 8011a36:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	d106      	bne.n	8011a4c <tcp_parseopt+0x1c>
 8011a3e:	4b33      	ldr	r3, [pc, #204]	@ (8011b0c <tcp_parseopt+0xdc>)
 8011a40:	f240 727d 	movw	r2, #1917	@ 0x77d
 8011a44:	4932      	ldr	r1, [pc, #200]	@ (8011b10 <tcp_parseopt+0xe0>)
 8011a46:	4833      	ldr	r0, [pc, #204]	@ (8011b14 <tcp_parseopt+0xe4>)
 8011a48:	f004 fb40 	bl	80160cc <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8011a4c:	4b32      	ldr	r3, [pc, #200]	@ (8011b18 <tcp_parseopt+0xe8>)
 8011a4e:	881b      	ldrh	r3, [r3, #0]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d057      	beq.n	8011b04 <tcp_parseopt+0xd4>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011a54:	4b31      	ldr	r3, [pc, #196]	@ (8011b1c <tcp_parseopt+0xec>)
 8011a56:	2200      	movs	r2, #0
 8011a58:	801a      	strh	r2, [r3, #0]
 8011a5a:	e047      	b.n	8011aec <tcp_parseopt+0xbc>
      u8_t opt = tcp_get_next_optbyte();
 8011a5c:	f7ff ffb2 	bl	80119c4 <tcp_get_next_optbyte>
 8011a60:	4603      	mov	r3, r0
 8011a62:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8011a64:	7bfb      	ldrb	r3, [r7, #15]
 8011a66:	2b02      	cmp	r3, #2
 8011a68:	d006      	beq.n	8011a78 <tcp_parseopt+0x48>
 8011a6a:	2b02      	cmp	r3, #2
 8011a6c:	dc2b      	bgt.n	8011ac6 <tcp_parseopt+0x96>
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d043      	beq.n	8011afa <tcp_parseopt+0xca>
 8011a72:	2b01      	cmp	r3, #1
 8011a74:	d039      	beq.n	8011aea <tcp_parseopt+0xba>
 8011a76:	e026      	b.n	8011ac6 <tcp_parseopt+0x96>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8011a78:	f7ff ffa4 	bl	80119c4 <tcp_get_next_optbyte>
 8011a7c:	4603      	mov	r3, r0
 8011a7e:	2b04      	cmp	r3, #4
 8011a80:	d13d      	bne.n	8011afe <tcp_parseopt+0xce>
 8011a82:	4b26      	ldr	r3, [pc, #152]	@ (8011b1c <tcp_parseopt+0xec>)
 8011a84:	881b      	ldrh	r3, [r3, #0]
 8011a86:	3301      	adds	r3, #1
 8011a88:	4a23      	ldr	r2, [pc, #140]	@ (8011b18 <tcp_parseopt+0xe8>)
 8011a8a:	8812      	ldrh	r2, [r2, #0]
 8011a8c:	4293      	cmp	r3, r2
 8011a8e:	da36      	bge.n	8011afe <tcp_parseopt+0xce>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8011a90:	f7ff ff98 	bl	80119c4 <tcp_get_next_optbyte>
 8011a94:	4603      	mov	r3, r0
 8011a96:	021b      	lsls	r3, r3, #8
 8011a98:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8011a9a:	f7ff ff93 	bl	80119c4 <tcp_get_next_optbyte>
 8011a9e:	4603      	mov	r3, r0
 8011aa0:	461a      	mov	r2, r3
 8011aa2:	89bb      	ldrh	r3, [r7, #12]
 8011aa4:	4313      	orrs	r3, r2
 8011aa6:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8011aa8:	89bb      	ldrh	r3, [r7, #12]
 8011aaa:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8011aae:	4293      	cmp	r3, r2
 8011ab0:	d804      	bhi.n	8011abc <tcp_parseopt+0x8c>
 8011ab2:	89bb      	ldrh	r3, [r7, #12]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d001      	beq.n	8011abc <tcp_parseopt+0x8c>
 8011ab8:	89ba      	ldrh	r2, [r7, #12]
 8011aba:	e001      	b.n	8011ac0 <tcp_parseopt+0x90>
 8011abc:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8011ac4:	e012      	b.n	8011aec <tcp_parseopt+0xbc>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8011ac6:	f7ff ff7d 	bl	80119c4 <tcp_get_next_optbyte>
 8011aca:	4603      	mov	r3, r0
 8011acc:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8011ace:	7afb      	ldrb	r3, [r7, #11]
 8011ad0:	2b01      	cmp	r3, #1
 8011ad2:	d916      	bls.n	8011b02 <tcp_parseopt+0xd2>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8011ad4:	7afb      	ldrb	r3, [r7, #11]
 8011ad6:	b29a      	uxth	r2, r3
 8011ad8:	4b10      	ldr	r3, [pc, #64]	@ (8011b1c <tcp_parseopt+0xec>)
 8011ada:	881b      	ldrh	r3, [r3, #0]
 8011adc:	4413      	add	r3, r2
 8011ade:	b29b      	uxth	r3, r3
 8011ae0:	3b02      	subs	r3, #2
 8011ae2:	b29a      	uxth	r2, r3
 8011ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8011b1c <tcp_parseopt+0xec>)
 8011ae6:	801a      	strh	r2, [r3, #0]
 8011ae8:	e000      	b.n	8011aec <tcp_parseopt+0xbc>
          break;
 8011aea:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8011aec:	4b0b      	ldr	r3, [pc, #44]	@ (8011b1c <tcp_parseopt+0xec>)
 8011aee:	881a      	ldrh	r2, [r3, #0]
 8011af0:	4b09      	ldr	r3, [pc, #36]	@ (8011b18 <tcp_parseopt+0xe8>)
 8011af2:	881b      	ldrh	r3, [r3, #0]
 8011af4:	429a      	cmp	r2, r3
 8011af6:	d3b1      	bcc.n	8011a5c <tcp_parseopt+0x2c>
 8011af8:	e004      	b.n	8011b04 <tcp_parseopt+0xd4>
          return;
 8011afa:	bf00      	nop
 8011afc:	e002      	b.n	8011b04 <tcp_parseopt+0xd4>
            return;
 8011afe:	bf00      	nop
 8011b00:	e000      	b.n	8011b04 <tcp_parseopt+0xd4>
            return;
 8011b02:	bf00      	nop
      }
    }
  }
}
 8011b04:	3710      	adds	r7, #16
 8011b06:	46bd      	mov	sp, r7
 8011b08:	bd80      	pop	{r7, pc}
 8011b0a:	bf00      	nop
 8011b0c:	08018914 	.word	0x08018914
 8011b10:	08018d78 	.word	0x08018d78
 8011b14:	08018960 	.word	0x08018960
 8011b18:	2400c9f8 	.word	0x2400c9f8
 8011b1c:	2400ca00 	.word	0x2400ca00

08011b20 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8011b20:	b480      	push	{r7}
 8011b22:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8011b24:	4b05      	ldr	r3, [pc, #20]	@ (8011b3c <tcp_trigger_input_pcb_close+0x1c>)
 8011b26:	781b      	ldrb	r3, [r3, #0]
 8011b28:	f043 0310 	orr.w	r3, r3, #16
 8011b2c:	b2da      	uxtb	r2, r3
 8011b2e:	4b03      	ldr	r3, [pc, #12]	@ (8011b3c <tcp_trigger_input_pcb_close+0x1c>)
 8011b30:	701a      	strb	r2, [r3, #0]
}
 8011b32:	bf00      	nop
 8011b34:	46bd      	mov	sp, r7
 8011b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b3a:	4770      	bx	lr
 8011b3c:	2400ca11 	.word	0x2400ca11

08011b40 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b084      	sub	sp, #16
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	60f8      	str	r0, [r7, #12]
 8011b48:	60b9      	str	r1, [r7, #8]
 8011b4a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d00a      	beq.n	8011b68 <tcp_route+0x28>
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	7a1b      	ldrb	r3, [r3, #8]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d006      	beq.n	8011b68 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	7a1b      	ldrb	r3, [r3, #8]
 8011b5e:	4618      	mov	r0, r3
 8011b60:	f7fb fb18 	bl	800d194 <netif_get_by_index>
 8011b64:	4603      	mov	r3, r0
 8011b66:	e003      	b.n	8011b70 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8011b68:	6878      	ldr	r0, [r7, #4]
 8011b6a:	f002 fed1 	bl	8014910 <ip4_route>
 8011b6e:	4603      	mov	r3, r0
  }
}
 8011b70:	4618      	mov	r0, r3
 8011b72:	3710      	adds	r7, #16
 8011b74:	46bd      	mov	sp, r7
 8011b76:	bd80      	pop	{r7, pc}

08011b78 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8011b78:	b590      	push	{r4, r7, lr}
 8011b7a:	b087      	sub	sp, #28
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	60f8      	str	r0, [r7, #12]
 8011b80:	60b9      	str	r1, [r7, #8]
 8011b82:	603b      	str	r3, [r7, #0]
 8011b84:	4613      	mov	r3, r2
 8011b86:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d105      	bne.n	8011b9a <tcp_create_segment+0x22>
 8011b8e:	4b43      	ldr	r3, [pc, #268]	@ (8011c9c <tcp_create_segment+0x124>)
 8011b90:	22a3      	movs	r2, #163	@ 0xa3
 8011b92:	4943      	ldr	r1, [pc, #268]	@ (8011ca0 <tcp_create_segment+0x128>)
 8011b94:	4843      	ldr	r0, [pc, #268]	@ (8011ca4 <tcp_create_segment+0x12c>)
 8011b96:	f004 fa99 	bl	80160cc <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8011b9a:	68bb      	ldr	r3, [r7, #8]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d105      	bne.n	8011bac <tcp_create_segment+0x34>
 8011ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8011c9c <tcp_create_segment+0x124>)
 8011ba2:	22a4      	movs	r2, #164	@ 0xa4
 8011ba4:	4940      	ldr	r1, [pc, #256]	@ (8011ca8 <tcp_create_segment+0x130>)
 8011ba6:	483f      	ldr	r0, [pc, #252]	@ (8011ca4 <tcp_create_segment+0x12c>)
 8011ba8:	f004 fa90 	bl	80160cc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011bac:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011bb0:	009b      	lsls	r3, r3, #2
 8011bb2:	b2db      	uxtb	r3, r3
 8011bb4:	f003 0304 	and.w	r3, r3, #4
 8011bb8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8011bba:	2003      	movs	r0, #3
 8011bbc:	f7fa ff5e 	bl	800ca7c <memp_malloc>
 8011bc0:	6138      	str	r0, [r7, #16]
 8011bc2:	693b      	ldr	r3, [r7, #16]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d104      	bne.n	8011bd2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8011bc8:	68b8      	ldr	r0, [r7, #8]
 8011bca:	f7fb fe75 	bl	800d8b8 <pbuf_free>
    return NULL;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	e060      	b.n	8011c94 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8011bd2:	693b      	ldr	r3, [r7, #16]
 8011bd4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8011bd8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8011bda:	693b      	ldr	r3, [r7, #16]
 8011bdc:	2200      	movs	r2, #0
 8011bde:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8011be0:	693b      	ldr	r3, [r7, #16]
 8011be2:	68ba      	ldr	r2, [r7, #8]
 8011be4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8011be6:	68bb      	ldr	r3, [r7, #8]
 8011be8:	891a      	ldrh	r2, [r3, #8]
 8011bea:	7dfb      	ldrb	r3, [r7, #23]
 8011bec:	b29b      	uxth	r3, r3
 8011bee:	429a      	cmp	r2, r3
 8011bf0:	d205      	bcs.n	8011bfe <tcp_create_segment+0x86>
 8011bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8011c9c <tcp_create_segment+0x124>)
 8011bf4:	22b0      	movs	r2, #176	@ 0xb0
 8011bf6:	492d      	ldr	r1, [pc, #180]	@ (8011cac <tcp_create_segment+0x134>)
 8011bf8:	482a      	ldr	r0, [pc, #168]	@ (8011ca4 <tcp_create_segment+0x12c>)
 8011bfa:	f004 fa67 	bl	80160cc <iprintf>
  seg->len = p->tot_len - optlen;
 8011bfe:	68bb      	ldr	r3, [r7, #8]
 8011c00:	891a      	ldrh	r2, [r3, #8]
 8011c02:	7dfb      	ldrb	r3, [r7, #23]
 8011c04:	b29b      	uxth	r3, r3
 8011c06:	1ad3      	subs	r3, r2, r3
 8011c08:	b29a      	uxth	r2, r3
 8011c0a:	693b      	ldr	r3, [r7, #16]
 8011c0c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8011c0e:	2114      	movs	r1, #20
 8011c10:	68b8      	ldr	r0, [r7, #8]
 8011c12:	f7fb fdbb 	bl	800d78c <pbuf_add_header>
 8011c16:	4603      	mov	r3, r0
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d004      	beq.n	8011c26 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8011c1c:	6938      	ldr	r0, [r7, #16]
 8011c1e:	f7fd f8d0 	bl	800edc2 <tcp_seg_free>
    return NULL;
 8011c22:	2300      	movs	r3, #0
 8011c24:	e036      	b.n	8011c94 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8011c26:	693b      	ldr	r3, [r7, #16]
 8011c28:	685b      	ldr	r3, [r3, #4]
 8011c2a:	685a      	ldr	r2, [r3, #4]
 8011c2c:	693b      	ldr	r3, [r7, #16]
 8011c2e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	8ada      	ldrh	r2, [r3, #22]
 8011c34:	693b      	ldr	r3, [r7, #16]
 8011c36:	68dc      	ldr	r4, [r3, #12]
 8011c38:	4610      	mov	r0, r2
 8011c3a:	f7fa f97f 	bl	800bf3c <lwip_htons>
 8011c3e:	4603      	mov	r3, r0
 8011c40:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	8b1a      	ldrh	r2, [r3, #24]
 8011c46:	693b      	ldr	r3, [r7, #16]
 8011c48:	68dc      	ldr	r4, [r3, #12]
 8011c4a:	4610      	mov	r0, r2
 8011c4c:	f7fa f976 	bl	800bf3c <lwip_htons>
 8011c50:	4603      	mov	r3, r0
 8011c52:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8011c54:	693b      	ldr	r3, [r7, #16]
 8011c56:	68dc      	ldr	r4, [r3, #12]
 8011c58:	6838      	ldr	r0, [r7, #0]
 8011c5a:	f7fa f985 	bl	800bf68 <lwip_htonl>
 8011c5e:	4603      	mov	r3, r0
 8011c60:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8011c62:	7dfb      	ldrb	r3, [r7, #23]
 8011c64:	089b      	lsrs	r3, r3, #2
 8011c66:	b2db      	uxtb	r3, r3
 8011c68:	3305      	adds	r3, #5
 8011c6a:	b29b      	uxth	r3, r3
 8011c6c:	031b      	lsls	r3, r3, #12
 8011c6e:	b29a      	uxth	r2, r3
 8011c70:	79fb      	ldrb	r3, [r7, #7]
 8011c72:	b29b      	uxth	r3, r3
 8011c74:	4313      	orrs	r3, r2
 8011c76:	b29a      	uxth	r2, r3
 8011c78:	693b      	ldr	r3, [r7, #16]
 8011c7a:	68dc      	ldr	r4, [r3, #12]
 8011c7c:	4610      	mov	r0, r2
 8011c7e:	f7fa f95d 	bl	800bf3c <lwip_htons>
 8011c82:	4603      	mov	r3, r0
 8011c84:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8011c86:	693b      	ldr	r3, [r7, #16]
 8011c88:	68db      	ldr	r3, [r3, #12]
 8011c8a:	2200      	movs	r2, #0
 8011c8c:	749a      	strb	r2, [r3, #18]
 8011c8e:	2200      	movs	r2, #0
 8011c90:	74da      	strb	r2, [r3, #19]
  return seg;
 8011c92:	693b      	ldr	r3, [r7, #16]
}
 8011c94:	4618      	mov	r0, r3
 8011c96:	371c      	adds	r7, #28
 8011c98:	46bd      	mov	sp, r7
 8011c9a:	bd90      	pop	{r4, r7, pc}
 8011c9c:	08018d94 	.word	0x08018d94
 8011ca0:	08018dc8 	.word	0x08018dc8
 8011ca4:	08018de8 	.word	0x08018de8
 8011ca8:	08018e10 	.word	0x08018e10
 8011cac:	08018e34 	.word	0x08018e34

08011cb0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8011cb0:	b590      	push	{r4, r7, lr}
 8011cb2:	b08b      	sub	sp, #44	@ 0x2c
 8011cb4:	af02      	add	r7, sp, #8
 8011cb6:	6078      	str	r0, [r7, #4]
 8011cb8:	460b      	mov	r3, r1
 8011cba:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	61fb      	str	r3, [r7, #28]
 8011cc0:	2300      	movs	r3, #0
 8011cc2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8011cc4:	2300      	movs	r3, #0
 8011cc6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8011cc8:	687b      	ldr	r3, [r7, #4]
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d106      	bne.n	8011cdc <tcp_split_unsent_seg+0x2c>
 8011cce:	4b95      	ldr	r3, [pc, #596]	@ (8011f24 <tcp_split_unsent_seg+0x274>)
 8011cd0:	f240 324b 	movw	r2, #843	@ 0x34b
 8011cd4:	4994      	ldr	r1, [pc, #592]	@ (8011f28 <tcp_split_unsent_seg+0x278>)
 8011cd6:	4895      	ldr	r0, [pc, #596]	@ (8011f2c <tcp_split_unsent_seg+0x27c>)
 8011cd8:	f004 f9f8 	bl	80160cc <iprintf>

  useg = pcb->unsent;
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011ce0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8011ce2:	697b      	ldr	r3, [r7, #20]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d102      	bne.n	8011cee <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8011ce8:	f04f 33ff 	mov.w	r3, #4294967295
 8011cec:	e116      	b.n	8011f1c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8011cee:	887b      	ldrh	r3, [r7, #2]
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d109      	bne.n	8011d08 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8011cf4:	4b8b      	ldr	r3, [pc, #556]	@ (8011f24 <tcp_split_unsent_seg+0x274>)
 8011cf6:	f240 3253 	movw	r2, #851	@ 0x353
 8011cfa:	498d      	ldr	r1, [pc, #564]	@ (8011f30 <tcp_split_unsent_seg+0x280>)
 8011cfc:	488b      	ldr	r0, [pc, #556]	@ (8011f2c <tcp_split_unsent_seg+0x27c>)
 8011cfe:	f004 f9e5 	bl	80160cc <iprintf>
    return ERR_VAL;
 8011d02:	f06f 0305 	mvn.w	r3, #5
 8011d06:	e109      	b.n	8011f1c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8011d08:	697b      	ldr	r3, [r7, #20]
 8011d0a:	891b      	ldrh	r3, [r3, #8]
 8011d0c:	887a      	ldrh	r2, [r7, #2]
 8011d0e:	429a      	cmp	r2, r3
 8011d10:	d301      	bcc.n	8011d16 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8011d12:	2300      	movs	r3, #0
 8011d14:	e102      	b.n	8011f1c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011d1a:	887a      	ldrh	r2, [r7, #2]
 8011d1c:	429a      	cmp	r2, r3
 8011d1e:	d906      	bls.n	8011d2e <tcp_split_unsent_seg+0x7e>
 8011d20:	4b80      	ldr	r3, [pc, #512]	@ (8011f24 <tcp_split_unsent_seg+0x274>)
 8011d22:	f240 325b 	movw	r2, #859	@ 0x35b
 8011d26:	4983      	ldr	r1, [pc, #524]	@ (8011f34 <tcp_split_unsent_seg+0x284>)
 8011d28:	4880      	ldr	r0, [pc, #512]	@ (8011f2c <tcp_split_unsent_seg+0x27c>)
 8011d2a:	f004 f9cf 	bl	80160cc <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8011d2e:	697b      	ldr	r3, [r7, #20]
 8011d30:	891b      	ldrh	r3, [r3, #8]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d106      	bne.n	8011d44 <tcp_split_unsent_seg+0x94>
 8011d36:	4b7b      	ldr	r3, [pc, #492]	@ (8011f24 <tcp_split_unsent_seg+0x274>)
 8011d38:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8011d3c:	497e      	ldr	r1, [pc, #504]	@ (8011f38 <tcp_split_unsent_seg+0x288>)
 8011d3e:	487b      	ldr	r0, [pc, #492]	@ (8011f2c <tcp_split_unsent_seg+0x27c>)
 8011d40:	f004 f9c4 	bl	80160cc <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8011d44:	697b      	ldr	r3, [r7, #20]
 8011d46:	7a9b      	ldrb	r3, [r3, #10]
 8011d48:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8011d4a:	7bfb      	ldrb	r3, [r7, #15]
 8011d4c:	009b      	lsls	r3, r3, #2
 8011d4e:	b2db      	uxtb	r3, r3
 8011d50:	f003 0304 	and.w	r3, r3, #4
 8011d54:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8011d56:	697b      	ldr	r3, [r7, #20]
 8011d58:	891a      	ldrh	r2, [r3, #8]
 8011d5a:	887b      	ldrh	r3, [r7, #2]
 8011d5c:	1ad3      	subs	r3, r2, r3
 8011d5e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8011d60:	7bbb      	ldrb	r3, [r7, #14]
 8011d62:	b29a      	uxth	r2, r3
 8011d64:	89bb      	ldrh	r3, [r7, #12]
 8011d66:	4413      	add	r3, r2
 8011d68:	b29b      	uxth	r3, r3
 8011d6a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011d6e:	4619      	mov	r1, r3
 8011d70:	2036      	movs	r0, #54	@ 0x36
 8011d72:	f7fb fab9 	bl	800d2e8 <pbuf_alloc>
 8011d76:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011d78:	693b      	ldr	r3, [r7, #16]
 8011d7a:	2b00      	cmp	r3, #0
 8011d7c:	f000 80b7 	beq.w	8011eee <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8011d80:	697b      	ldr	r3, [r7, #20]
 8011d82:	685b      	ldr	r3, [r3, #4]
 8011d84:	891a      	ldrh	r2, [r3, #8]
 8011d86:	697b      	ldr	r3, [r7, #20]
 8011d88:	891b      	ldrh	r3, [r3, #8]
 8011d8a:	1ad3      	subs	r3, r2, r3
 8011d8c:	b29a      	uxth	r2, r3
 8011d8e:	887b      	ldrh	r3, [r7, #2]
 8011d90:	4413      	add	r3, r2
 8011d92:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8011d94:	697b      	ldr	r3, [r7, #20]
 8011d96:	6858      	ldr	r0, [r3, #4]
 8011d98:	693b      	ldr	r3, [r7, #16]
 8011d9a:	685a      	ldr	r2, [r3, #4]
 8011d9c:	7bbb      	ldrb	r3, [r7, #14]
 8011d9e:	18d1      	adds	r1, r2, r3
 8011da0:	897b      	ldrh	r3, [r7, #10]
 8011da2:	89ba      	ldrh	r2, [r7, #12]
 8011da4:	f7fb ff7e 	bl	800dca4 <pbuf_copy_partial>
 8011da8:	4603      	mov	r3, r0
 8011daa:	461a      	mov	r2, r3
 8011dac:	89bb      	ldrh	r3, [r7, #12]
 8011dae:	4293      	cmp	r3, r2
 8011db0:	f040 809f 	bne.w	8011ef2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8011db4:	697b      	ldr	r3, [r7, #20]
 8011db6:	68db      	ldr	r3, [r3, #12]
 8011db8:	899b      	ldrh	r3, [r3, #12]
 8011dba:	b29b      	uxth	r3, r3
 8011dbc:	4618      	mov	r0, r3
 8011dbe:	f7fa f8bd 	bl	800bf3c <lwip_htons>
 8011dc2:	4603      	mov	r3, r0
 8011dc4:	b2db      	uxtb	r3, r3
 8011dc6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011dca:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8011dcc:	2300      	movs	r3, #0
 8011dce:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8011dd0:	7efb      	ldrb	r3, [r7, #27]
 8011dd2:	f003 0308 	and.w	r3, r3, #8
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d007      	beq.n	8011dea <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8011dda:	7efb      	ldrb	r3, [r7, #27]
 8011ddc:	f023 0308 	bic.w	r3, r3, #8
 8011de0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8011de2:	7ebb      	ldrb	r3, [r7, #26]
 8011de4:	f043 0308 	orr.w	r3, r3, #8
 8011de8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8011dea:	7efb      	ldrb	r3, [r7, #27]
 8011dec:	f003 0301 	and.w	r3, r3, #1
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d007      	beq.n	8011e04 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8011df4:	7efb      	ldrb	r3, [r7, #27]
 8011df6:	f023 0301 	bic.w	r3, r3, #1
 8011dfa:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8011dfc:	7ebb      	ldrb	r3, [r7, #26]
 8011dfe:	f043 0301 	orr.w	r3, r3, #1
 8011e02:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8011e04:	697b      	ldr	r3, [r7, #20]
 8011e06:	68db      	ldr	r3, [r3, #12]
 8011e08:	685b      	ldr	r3, [r3, #4]
 8011e0a:	4618      	mov	r0, r3
 8011e0c:	f7fa f8ac 	bl	800bf68 <lwip_htonl>
 8011e10:	4602      	mov	r2, r0
 8011e12:	887b      	ldrh	r3, [r7, #2]
 8011e14:	18d1      	adds	r1, r2, r3
 8011e16:	7eba      	ldrb	r2, [r7, #26]
 8011e18:	7bfb      	ldrb	r3, [r7, #15]
 8011e1a:	9300      	str	r3, [sp, #0]
 8011e1c:	460b      	mov	r3, r1
 8011e1e:	6939      	ldr	r1, [r7, #16]
 8011e20:	6878      	ldr	r0, [r7, #4]
 8011e22:	f7ff fea9 	bl	8011b78 <tcp_create_segment>
 8011e26:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8011e28:	69fb      	ldr	r3, [r7, #28]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d063      	beq.n	8011ef6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8011e2e:	697b      	ldr	r3, [r7, #20]
 8011e30:	685b      	ldr	r3, [r3, #4]
 8011e32:	4618      	mov	r0, r3
 8011e34:	f7fb fdce 	bl	800d9d4 <pbuf_clen>
 8011e38:	4603      	mov	r3, r0
 8011e3a:	461a      	mov	r2, r3
 8011e3c:	687b      	ldr	r3, [r7, #4]
 8011e3e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011e42:	1a9b      	subs	r3, r3, r2
 8011e44:	b29a      	uxth	r2, r3
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8011e4c:	697b      	ldr	r3, [r7, #20]
 8011e4e:	6858      	ldr	r0, [r3, #4]
 8011e50:	697b      	ldr	r3, [r7, #20]
 8011e52:	685b      	ldr	r3, [r3, #4]
 8011e54:	891a      	ldrh	r2, [r3, #8]
 8011e56:	89bb      	ldrh	r3, [r7, #12]
 8011e58:	1ad3      	subs	r3, r2, r3
 8011e5a:	b29b      	uxth	r3, r3
 8011e5c:	4619      	mov	r1, r3
 8011e5e:	f7fb fba5 	bl	800d5ac <pbuf_realloc>
  useg->len -= remainder;
 8011e62:	697b      	ldr	r3, [r7, #20]
 8011e64:	891a      	ldrh	r2, [r3, #8]
 8011e66:	89bb      	ldrh	r3, [r7, #12]
 8011e68:	1ad3      	subs	r3, r2, r3
 8011e6a:	b29a      	uxth	r2, r3
 8011e6c:	697b      	ldr	r3, [r7, #20]
 8011e6e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011e70:	697b      	ldr	r3, [r7, #20]
 8011e72:	68db      	ldr	r3, [r3, #12]
 8011e74:	899b      	ldrh	r3, [r3, #12]
 8011e76:	b29c      	uxth	r4, r3
 8011e78:	7efb      	ldrb	r3, [r7, #27]
 8011e7a:	b29b      	uxth	r3, r3
 8011e7c:	4618      	mov	r0, r3
 8011e7e:	f7fa f85d 	bl	800bf3c <lwip_htons>
 8011e82:	4603      	mov	r3, r0
 8011e84:	461a      	mov	r2, r3
 8011e86:	697b      	ldr	r3, [r7, #20]
 8011e88:	68db      	ldr	r3, [r3, #12]
 8011e8a:	4322      	orrs	r2, r4
 8011e8c:	b292      	uxth	r2, r2
 8011e8e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011e90:	697b      	ldr	r3, [r7, #20]
 8011e92:	685b      	ldr	r3, [r3, #4]
 8011e94:	4618      	mov	r0, r3
 8011e96:	f7fb fd9d 	bl	800d9d4 <pbuf_clen>
 8011e9a:	4603      	mov	r3, r0
 8011e9c:	461a      	mov	r2, r3
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011ea4:	4413      	add	r3, r2
 8011ea6:	b29a      	uxth	r2, r3
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011eae:	69fb      	ldr	r3, [r7, #28]
 8011eb0:	685b      	ldr	r3, [r3, #4]
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	f7fb fd8e 	bl	800d9d4 <pbuf_clen>
 8011eb8:	4603      	mov	r3, r0
 8011eba:	461a      	mov	r2, r3
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011ec2:	4413      	add	r3, r2
 8011ec4:	b29a      	uxth	r2, r3
 8011ec6:	687b      	ldr	r3, [r7, #4]
 8011ec8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011ecc:	697b      	ldr	r3, [r7, #20]
 8011ece:	681a      	ldr	r2, [r3, #0]
 8011ed0:	69fb      	ldr	r3, [r7, #28]
 8011ed2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011ed4:	697b      	ldr	r3, [r7, #20]
 8011ed6:	69fa      	ldr	r2, [r7, #28]
 8011ed8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8011eda:	69fb      	ldr	r3, [r7, #28]
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d103      	bne.n	8011eea <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	2200      	movs	r2, #0
 8011ee6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8011eea:	2300      	movs	r3, #0
 8011eec:	e016      	b.n	8011f1c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011eee:	bf00      	nop
 8011ef0:	e002      	b.n	8011ef8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011ef2:	bf00      	nop
 8011ef4:	e000      	b.n	8011ef8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011ef6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8011ef8:	69fb      	ldr	r3, [r7, #28]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d006      	beq.n	8011f0c <tcp_split_unsent_seg+0x25c>
 8011efe:	4b09      	ldr	r3, [pc, #36]	@ (8011f24 <tcp_split_unsent_seg+0x274>)
 8011f00:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8011f04:	490d      	ldr	r1, [pc, #52]	@ (8011f3c <tcp_split_unsent_seg+0x28c>)
 8011f06:	4809      	ldr	r0, [pc, #36]	@ (8011f2c <tcp_split_unsent_seg+0x27c>)
 8011f08:	f004 f8e0 	bl	80160cc <iprintf>
  if (p != NULL) {
 8011f0c:	693b      	ldr	r3, [r7, #16]
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d002      	beq.n	8011f18 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8011f12:	6938      	ldr	r0, [r7, #16]
 8011f14:	f7fb fcd0 	bl	800d8b8 <pbuf_free>
  }

  return ERR_MEM;
 8011f18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011f1c:	4618      	mov	r0, r3
 8011f1e:	3724      	adds	r7, #36	@ 0x24
 8011f20:	46bd      	mov	sp, r7
 8011f22:	bd90      	pop	{r4, r7, pc}
 8011f24:	08018d94 	.word	0x08018d94
 8011f28:	08019128 	.word	0x08019128
 8011f2c:	08018de8 	.word	0x08018de8
 8011f30:	0801914c 	.word	0x0801914c
 8011f34:	08019170 	.word	0x08019170
 8011f38:	08019180 	.word	0x08019180
 8011f3c:	08019190 	.word	0x08019190

08011f40 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8011f40:	b590      	push	{r4, r7, lr}
 8011f42:	b085      	sub	sp, #20
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d106      	bne.n	8011f5c <tcp_send_fin+0x1c>
 8011f4e:	4b21      	ldr	r3, [pc, #132]	@ (8011fd4 <tcp_send_fin+0x94>)
 8011f50:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8011f54:	4920      	ldr	r1, [pc, #128]	@ (8011fd8 <tcp_send_fin+0x98>)
 8011f56:	4821      	ldr	r0, [pc, #132]	@ (8011fdc <tcp_send_fin+0x9c>)
 8011f58:	f004 f8b8 	bl	80160cc <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d02e      	beq.n	8011fc2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f68:	60fb      	str	r3, [r7, #12]
 8011f6a:	e002      	b.n	8011f72 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	681b      	ldr	r3, [r3, #0]
 8011f70:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d1f8      	bne.n	8011f6c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	68db      	ldr	r3, [r3, #12]
 8011f7e:	899b      	ldrh	r3, [r3, #12]
 8011f80:	b29b      	uxth	r3, r3
 8011f82:	4618      	mov	r0, r3
 8011f84:	f7f9 ffda 	bl	800bf3c <lwip_htons>
 8011f88:	4603      	mov	r3, r0
 8011f8a:	b2db      	uxtb	r3, r3
 8011f8c:	f003 0307 	and.w	r3, r3, #7
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d116      	bne.n	8011fc2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	68db      	ldr	r3, [r3, #12]
 8011f98:	899b      	ldrh	r3, [r3, #12]
 8011f9a:	b29c      	uxth	r4, r3
 8011f9c:	2001      	movs	r0, #1
 8011f9e:	f7f9 ffcd 	bl	800bf3c <lwip_htons>
 8011fa2:	4603      	mov	r3, r0
 8011fa4:	461a      	mov	r2, r3
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	68db      	ldr	r3, [r3, #12]
 8011faa:	4322      	orrs	r2, r4
 8011fac:	b292      	uxth	r2, r2
 8011fae:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	8b5b      	ldrh	r3, [r3, #26]
 8011fb4:	f043 0320 	orr.w	r3, r3, #32
 8011fb8:	b29a      	uxth	r2, r3
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8011fbe:	2300      	movs	r3, #0
 8011fc0:	e004      	b.n	8011fcc <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011fc2:	2101      	movs	r1, #1
 8011fc4:	6878      	ldr	r0, [r7, #4]
 8011fc6:	f000 f80b 	bl	8011fe0 <tcp_enqueue_flags>
 8011fca:	4603      	mov	r3, r0
}
 8011fcc:	4618      	mov	r0, r3
 8011fce:	3714      	adds	r7, #20
 8011fd0:	46bd      	mov	sp, r7
 8011fd2:	bd90      	pop	{r4, r7, pc}
 8011fd4:	08018d94 	.word	0x08018d94
 8011fd8:	0801919c 	.word	0x0801919c
 8011fdc:	08018de8 	.word	0x08018de8

08011fe0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011fe0:	b580      	push	{r7, lr}
 8011fe2:	b08a      	sub	sp, #40	@ 0x28
 8011fe4:	af02      	add	r7, sp, #8
 8011fe6:	6078      	str	r0, [r7, #4]
 8011fe8:	460b      	mov	r3, r1
 8011fea:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011fec:	2300      	movs	r3, #0
 8011fee:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011ff4:	78fb      	ldrb	r3, [r7, #3]
 8011ff6:	f003 0303 	and.w	r3, r3, #3
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d106      	bne.n	801200c <tcp_enqueue_flags+0x2c>
 8011ffe:	4b67      	ldr	r3, [pc, #412]	@ (801219c <tcp_enqueue_flags+0x1bc>)
 8012000:	f240 4211 	movw	r2, #1041	@ 0x411
 8012004:	4966      	ldr	r1, [pc, #408]	@ (80121a0 <tcp_enqueue_flags+0x1c0>)
 8012006:	4867      	ldr	r0, [pc, #412]	@ (80121a4 <tcp_enqueue_flags+0x1c4>)
 8012008:	f004 f860 	bl	80160cc <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	2b00      	cmp	r3, #0
 8012010:	d106      	bne.n	8012020 <tcp_enqueue_flags+0x40>
 8012012:	4b62      	ldr	r3, [pc, #392]	@ (801219c <tcp_enqueue_flags+0x1bc>)
 8012014:	f240 4213 	movw	r2, #1043	@ 0x413
 8012018:	4963      	ldr	r1, [pc, #396]	@ (80121a8 <tcp_enqueue_flags+0x1c8>)
 801201a:	4862      	ldr	r0, [pc, #392]	@ (80121a4 <tcp_enqueue_flags+0x1c4>)
 801201c:	f004 f856 	bl	80160cc <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8012020:	78fb      	ldrb	r3, [r7, #3]
 8012022:	f003 0302 	and.w	r3, r3, #2
 8012026:	2b00      	cmp	r3, #0
 8012028:	d001      	beq.n	801202e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801202a:	2301      	movs	r3, #1
 801202c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801202e:	7ffb      	ldrb	r3, [r7, #31]
 8012030:	009b      	lsls	r3, r3, #2
 8012032:	b2db      	uxtb	r3, r3
 8012034:	f003 0304 	and.w	r3, r3, #4
 8012038:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801203a:	7dfb      	ldrb	r3, [r7, #23]
 801203c:	b29b      	uxth	r3, r3
 801203e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012042:	4619      	mov	r1, r3
 8012044:	2036      	movs	r0, #54	@ 0x36
 8012046:	f7fb f94f 	bl	800d2e8 <pbuf_alloc>
 801204a:	6138      	str	r0, [r7, #16]
 801204c:	693b      	ldr	r3, [r7, #16]
 801204e:	2b00      	cmp	r3, #0
 8012050:	d109      	bne.n	8012066 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	8b5b      	ldrh	r3, [r3, #26]
 8012056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801205a:	b29a      	uxth	r2, r3
 801205c:	687b      	ldr	r3, [r7, #4]
 801205e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8012060:	f04f 33ff 	mov.w	r3, #4294967295
 8012064:	e095      	b.n	8012192 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8012066:	693b      	ldr	r3, [r7, #16]
 8012068:	895a      	ldrh	r2, [r3, #10]
 801206a:	7dfb      	ldrb	r3, [r7, #23]
 801206c:	b29b      	uxth	r3, r3
 801206e:	429a      	cmp	r2, r3
 8012070:	d206      	bcs.n	8012080 <tcp_enqueue_flags+0xa0>
 8012072:	4b4a      	ldr	r3, [pc, #296]	@ (801219c <tcp_enqueue_flags+0x1bc>)
 8012074:	f240 4239 	movw	r2, #1081	@ 0x439
 8012078:	494c      	ldr	r1, [pc, #304]	@ (80121ac <tcp_enqueue_flags+0x1cc>)
 801207a:	484a      	ldr	r0, [pc, #296]	@ (80121a4 <tcp_enqueue_flags+0x1c4>)
 801207c:	f004 f826 	bl	80160cc <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8012084:	78fa      	ldrb	r2, [r7, #3]
 8012086:	7ffb      	ldrb	r3, [r7, #31]
 8012088:	9300      	str	r3, [sp, #0]
 801208a:	460b      	mov	r3, r1
 801208c:	6939      	ldr	r1, [r7, #16]
 801208e:	6878      	ldr	r0, [r7, #4]
 8012090:	f7ff fd72 	bl	8011b78 <tcp_create_segment>
 8012094:	60f8      	str	r0, [r7, #12]
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	2b00      	cmp	r3, #0
 801209a:	d109      	bne.n	80120b0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	8b5b      	ldrh	r3, [r3, #26]
 80120a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80120a4:	b29a      	uxth	r2, r3
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80120aa:	f04f 33ff 	mov.w	r3, #4294967295
 80120ae:	e070      	b.n	8012192 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 80120b0:	68fb      	ldr	r3, [r7, #12]
 80120b2:	68db      	ldr	r3, [r3, #12]
 80120b4:	f003 0303 	and.w	r3, r3, #3
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d006      	beq.n	80120ca <tcp_enqueue_flags+0xea>
 80120bc:	4b37      	ldr	r3, [pc, #220]	@ (801219c <tcp_enqueue_flags+0x1bc>)
 80120be:	f240 4242 	movw	r2, #1090	@ 0x442
 80120c2:	493b      	ldr	r1, [pc, #236]	@ (80121b0 <tcp_enqueue_flags+0x1d0>)
 80120c4:	4837      	ldr	r0, [pc, #220]	@ (80121a4 <tcp_enqueue_flags+0x1c4>)
 80120c6:	f004 f801 	bl	80160cc <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	891b      	ldrh	r3, [r3, #8]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d006      	beq.n	80120e0 <tcp_enqueue_flags+0x100>
 80120d2:	4b32      	ldr	r3, [pc, #200]	@ (801219c <tcp_enqueue_flags+0x1bc>)
 80120d4:	f240 4243 	movw	r2, #1091	@ 0x443
 80120d8:	4936      	ldr	r1, [pc, #216]	@ (80121b4 <tcp_enqueue_flags+0x1d4>)
 80120da:	4832      	ldr	r0, [pc, #200]	@ (80121a4 <tcp_enqueue_flags+0x1c4>)
 80120dc:	f003 fff6 	bl	80160cc <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d103      	bne.n	80120f0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	68fa      	ldr	r2, [r7, #12]
 80120ec:	66da      	str	r2, [r3, #108]	@ 0x6c
 80120ee:	e00d      	b.n	801210c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80120f4:	61bb      	str	r3, [r7, #24]
 80120f6:	e002      	b.n	80120fe <tcp_enqueue_flags+0x11e>
 80120f8:	69bb      	ldr	r3, [r7, #24]
 80120fa:	681b      	ldr	r3, [r3, #0]
 80120fc:	61bb      	str	r3, [r7, #24]
 80120fe:	69bb      	ldr	r3, [r7, #24]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d1f8      	bne.n	80120f8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8012106:	69bb      	ldr	r3, [r7, #24]
 8012108:	68fa      	ldr	r2, [r7, #12]
 801210a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	2200      	movs	r2, #0
 8012110:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8012114:	78fb      	ldrb	r3, [r7, #3]
 8012116:	f003 0302 	and.w	r3, r3, #2
 801211a:	2b00      	cmp	r3, #0
 801211c:	d104      	bne.n	8012128 <tcp_enqueue_flags+0x148>
 801211e:	78fb      	ldrb	r3, [r7, #3]
 8012120:	f003 0301 	and.w	r3, r3, #1
 8012124:	2b00      	cmp	r3, #0
 8012126:	d004      	beq.n	8012132 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801212c:	1c5a      	adds	r2, r3, #1
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8012132:	78fb      	ldrb	r3, [r7, #3]
 8012134:	f003 0301 	and.w	r3, r3, #1
 8012138:	2b00      	cmp	r3, #0
 801213a:	d006      	beq.n	801214a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	8b5b      	ldrh	r3, [r3, #26]
 8012140:	f043 0320 	orr.w	r3, r3, #32
 8012144:	b29a      	uxth	r2, r3
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	685b      	ldr	r3, [r3, #4]
 801214e:	4618      	mov	r0, r3
 8012150:	f7fb fc40 	bl	800d9d4 <pbuf_clen>
 8012154:	4603      	mov	r3, r0
 8012156:	461a      	mov	r2, r3
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801215e:	4413      	add	r3, r2
 8012160:	b29a      	uxth	r2, r3
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801216e:	2b00      	cmp	r3, #0
 8012170:	d00e      	beq.n	8012190 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012176:	2b00      	cmp	r3, #0
 8012178:	d10a      	bne.n	8012190 <tcp_enqueue_flags+0x1b0>
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801217e:	2b00      	cmp	r3, #0
 8012180:	d106      	bne.n	8012190 <tcp_enqueue_flags+0x1b0>
 8012182:	4b06      	ldr	r3, [pc, #24]	@ (801219c <tcp_enqueue_flags+0x1bc>)
 8012184:	f240 4265 	movw	r2, #1125	@ 0x465
 8012188:	490b      	ldr	r1, [pc, #44]	@ (80121b8 <tcp_enqueue_flags+0x1d8>)
 801218a:	4806      	ldr	r0, [pc, #24]	@ (80121a4 <tcp_enqueue_flags+0x1c4>)
 801218c:	f003 ff9e 	bl	80160cc <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8012190:	2300      	movs	r3, #0
}
 8012192:	4618      	mov	r0, r3
 8012194:	3720      	adds	r7, #32
 8012196:	46bd      	mov	sp, r7
 8012198:	bd80      	pop	{r7, pc}
 801219a:	bf00      	nop
 801219c:	08018d94 	.word	0x08018d94
 80121a0:	080191b8 	.word	0x080191b8
 80121a4:	08018de8 	.word	0x08018de8
 80121a8:	08019210 	.word	0x08019210
 80121ac:	08019230 	.word	0x08019230
 80121b0:	0801926c 	.word	0x0801926c
 80121b4:	08019284 	.word	0x08019284
 80121b8:	080192b0 	.word	0x080192b0

080121bc <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80121bc:	b5b0      	push	{r4, r5, r7, lr}
 80121be:	b08a      	sub	sp, #40	@ 0x28
 80121c0:	af00      	add	r7, sp, #0
 80121c2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d106      	bne.n	80121d8 <tcp_output+0x1c>
 80121ca:	4b8a      	ldr	r3, [pc, #552]	@ (80123f4 <tcp_output+0x238>)
 80121cc:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 80121d0:	4989      	ldr	r1, [pc, #548]	@ (80123f8 <tcp_output+0x23c>)
 80121d2:	488a      	ldr	r0, [pc, #552]	@ (80123fc <tcp_output+0x240>)
 80121d4:	f003 ff7a 	bl	80160cc <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	7d1b      	ldrb	r3, [r3, #20]
 80121dc:	2b01      	cmp	r3, #1
 80121de:	d106      	bne.n	80121ee <tcp_output+0x32>
 80121e0:	4b84      	ldr	r3, [pc, #528]	@ (80123f4 <tcp_output+0x238>)
 80121e2:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 80121e6:	4986      	ldr	r1, [pc, #536]	@ (8012400 <tcp_output+0x244>)
 80121e8:	4884      	ldr	r0, [pc, #528]	@ (80123fc <tcp_output+0x240>)
 80121ea:	f003 ff6f 	bl	80160cc <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80121ee:	4b85      	ldr	r3, [pc, #532]	@ (8012404 <tcp_output+0x248>)
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	687a      	ldr	r2, [r7, #4]
 80121f4:	429a      	cmp	r2, r3
 80121f6:	d101      	bne.n	80121fc <tcp_output+0x40>
    return ERR_OK;
 80121f8:	2300      	movs	r3, #0
 80121fa:	e1ce      	b.n	801259a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8012208:	4293      	cmp	r3, r2
 801220a:	bf28      	it	cs
 801220c:	4613      	movcs	r3, r2
 801220e:	b29b      	uxth	r3, r3
 8012210:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012216:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8012218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801221a:	2b00      	cmp	r3, #0
 801221c:	d10b      	bne.n	8012236 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801221e:	687b      	ldr	r3, [r7, #4]
 8012220:	8b5b      	ldrh	r3, [r3, #26]
 8012222:	f003 0302 	and.w	r3, r3, #2
 8012226:	2b00      	cmp	r3, #0
 8012228:	f000 81aa 	beq.w	8012580 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801222c:	6878      	ldr	r0, [r7, #4]
 801222e:	f000 fdcb 	bl	8012dc8 <tcp_send_empty_ack>
 8012232:	4603      	mov	r3, r0
 8012234:	e1b1      	b.n	801259a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8012236:	6879      	ldr	r1, [r7, #4]
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	3304      	adds	r3, #4
 801223c:	461a      	mov	r2, r3
 801223e:	6878      	ldr	r0, [r7, #4]
 8012240:	f7ff fc7e 	bl	8011b40 <tcp_route>
 8012244:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8012246:	697b      	ldr	r3, [r7, #20]
 8012248:	2b00      	cmp	r3, #0
 801224a:	d102      	bne.n	8012252 <tcp_output+0x96>
    return ERR_RTE;
 801224c:	f06f 0303 	mvn.w	r3, #3
 8012250:	e1a3      	b.n	801259a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d003      	beq.n	8012260 <tcp_output+0xa4>
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	2b00      	cmp	r3, #0
 801225e:	d111      	bne.n	8012284 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8012260:	697b      	ldr	r3, [r7, #20]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d002      	beq.n	801226c <tcp_output+0xb0>
 8012266:	697b      	ldr	r3, [r7, #20]
 8012268:	3304      	adds	r3, #4
 801226a:	e000      	b.n	801226e <tcp_output+0xb2>
 801226c:	2300      	movs	r3, #0
 801226e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8012270:	693b      	ldr	r3, [r7, #16]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d102      	bne.n	801227c <tcp_output+0xc0>
      return ERR_RTE;
 8012276:	f06f 0303 	mvn.w	r3, #3
 801227a:	e18e      	b.n	801259a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801227c:	693b      	ldr	r3, [r7, #16]
 801227e:	681a      	ldr	r2, [r3, #0]
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8012284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012286:	68db      	ldr	r3, [r3, #12]
 8012288:	685b      	ldr	r3, [r3, #4]
 801228a:	4618      	mov	r0, r3
 801228c:	f7f9 fe6c 	bl	800bf68 <lwip_htonl>
 8012290:	4602      	mov	r2, r0
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012296:	1ad3      	subs	r3, r2, r3
 8012298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801229a:	8912      	ldrh	r2, [r2, #8]
 801229c:	4413      	add	r3, r2
 801229e:	69ba      	ldr	r2, [r7, #24]
 80122a0:	429a      	cmp	r2, r3
 80122a2:	d227      	bcs.n	80122f4 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 80122a4:	687b      	ldr	r3, [r7, #4]
 80122a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80122aa:	461a      	mov	r2, r3
 80122ac:	69bb      	ldr	r3, [r7, #24]
 80122ae:	4293      	cmp	r3, r2
 80122b0:	d114      	bne.n	80122dc <tcp_output+0x120>
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d110      	bne.n	80122dc <tcp_output+0x120>
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d10b      	bne.n	80122dc <tcp_output+0x120>
      pcb->persist_cnt = 0;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	2200      	movs	r2, #0
 80122c8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	2201      	movs	r2, #1
 80122d0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	2200      	movs	r2, #0
 80122d8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	8b5b      	ldrh	r3, [r3, #26]
 80122e0:	f003 0302 	and.w	r3, r3, #2
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	f000 814d 	beq.w	8012584 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 80122ea:	6878      	ldr	r0, [r7, #4]
 80122ec:	f000 fd6c 	bl	8012dc8 <tcp_send_empty_ack>
 80122f0:	4603      	mov	r3, r0
 80122f2:	e152      	b.n	801259a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80122f4:	687b      	ldr	r3, [r7, #4]
 80122f6:	2200      	movs	r2, #0
 80122f8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80122fc:	687b      	ldr	r3, [r7, #4]
 80122fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012300:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8012302:	6a3b      	ldr	r3, [r7, #32]
 8012304:	2b00      	cmp	r3, #0
 8012306:	f000 811c 	beq.w	8012542 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801230a:	e002      	b.n	8012312 <tcp_output+0x156>
 801230c:	6a3b      	ldr	r3, [r7, #32]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	623b      	str	r3, [r7, #32]
 8012312:	6a3b      	ldr	r3, [r7, #32]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	2b00      	cmp	r3, #0
 8012318:	d1f8      	bne.n	801230c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801231a:	e112      	b.n	8012542 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801231e:	68db      	ldr	r3, [r3, #12]
 8012320:	899b      	ldrh	r3, [r3, #12]
 8012322:	b29b      	uxth	r3, r3
 8012324:	4618      	mov	r0, r3
 8012326:	f7f9 fe09 	bl	800bf3c <lwip_htons>
 801232a:	4603      	mov	r3, r0
 801232c:	b2db      	uxtb	r3, r3
 801232e:	f003 0304 	and.w	r3, r3, #4
 8012332:	2b00      	cmp	r3, #0
 8012334:	d006      	beq.n	8012344 <tcp_output+0x188>
 8012336:	4b2f      	ldr	r3, [pc, #188]	@ (80123f4 <tcp_output+0x238>)
 8012338:	f240 5236 	movw	r2, #1334	@ 0x536
 801233c:	4932      	ldr	r1, [pc, #200]	@ (8012408 <tcp_output+0x24c>)
 801233e:	482f      	ldr	r0, [pc, #188]	@ (80123fc <tcp_output+0x240>)
 8012340:	f003 fec4 	bl	80160cc <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012348:	2b00      	cmp	r3, #0
 801234a:	d01f      	beq.n	801238c <tcp_output+0x1d0>
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	8b5b      	ldrh	r3, [r3, #26]
 8012350:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8012354:	2b00      	cmp	r3, #0
 8012356:	d119      	bne.n	801238c <tcp_output+0x1d0>
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801235c:	2b00      	cmp	r3, #0
 801235e:	d00b      	beq.n	8012378 <tcp_output+0x1bc>
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d110      	bne.n	801238c <tcp_output+0x1d0>
 801236a:	687b      	ldr	r3, [r7, #4]
 801236c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801236e:	891a      	ldrh	r2, [r3, #8]
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012374:	429a      	cmp	r2, r3
 8012376:	d209      	bcs.n	801238c <tcp_output+0x1d0>
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801237e:	2b00      	cmp	r3, #0
 8012380:	d004      	beq.n	801238c <tcp_output+0x1d0>
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8012388:	2b0f      	cmp	r3, #15
 801238a:	d901      	bls.n	8012390 <tcp_output+0x1d4>
 801238c:	2301      	movs	r3, #1
 801238e:	e000      	b.n	8012392 <tcp_output+0x1d6>
 8012390:	2300      	movs	r3, #0
 8012392:	2b00      	cmp	r3, #0
 8012394:	d106      	bne.n	80123a4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8012396:	687b      	ldr	r3, [r7, #4]
 8012398:	8b5b      	ldrh	r3, [r3, #26]
 801239a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801239e:	2b00      	cmp	r3, #0
 80123a0:	f000 80e4 	beq.w	801256c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	7d1b      	ldrb	r3, [r3, #20]
 80123a8:	2b02      	cmp	r3, #2
 80123aa:	d00d      	beq.n	80123c8 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 80123ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123ae:	68db      	ldr	r3, [r3, #12]
 80123b0:	899b      	ldrh	r3, [r3, #12]
 80123b2:	b29c      	uxth	r4, r3
 80123b4:	2010      	movs	r0, #16
 80123b6:	f7f9 fdc1 	bl	800bf3c <lwip_htons>
 80123ba:	4603      	mov	r3, r0
 80123bc:	461a      	mov	r2, r3
 80123be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123c0:	68db      	ldr	r3, [r3, #12]
 80123c2:	4322      	orrs	r2, r4
 80123c4:	b292      	uxth	r2, r2
 80123c6:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80123c8:	697a      	ldr	r2, [r7, #20]
 80123ca:	6879      	ldr	r1, [r7, #4]
 80123cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80123ce:	f000 f909 	bl	80125e4 <tcp_output_segment>
 80123d2:	4603      	mov	r3, r0
 80123d4:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80123d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d016      	beq.n	801240c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	8b5b      	ldrh	r3, [r3, #26]
 80123e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80123e6:	b29a      	uxth	r2, r3
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	835a      	strh	r2, [r3, #26]
      return err;
 80123ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80123f0:	e0d3      	b.n	801259a <tcp_output+0x3de>
 80123f2:	bf00      	nop
 80123f4:	08018d94 	.word	0x08018d94
 80123f8:	080192d8 	.word	0x080192d8
 80123fc:	08018de8 	.word	0x08018de8
 8012400:	080192f0 	.word	0x080192f0
 8012404:	2400ca18 	.word	0x2400ca18
 8012408:	08019318 	.word	0x08019318
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801240c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801240e:	681a      	ldr	r2, [r3, #0]
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8012414:	687b      	ldr	r3, [r7, #4]
 8012416:	7d1b      	ldrb	r3, [r3, #20]
 8012418:	2b02      	cmp	r3, #2
 801241a:	d006      	beq.n	801242a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	8b5b      	ldrh	r3, [r3, #26]
 8012420:	f023 0303 	bic.w	r3, r3, #3
 8012424:	b29a      	uxth	r2, r3
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801242c:	68db      	ldr	r3, [r3, #12]
 801242e:	685b      	ldr	r3, [r3, #4]
 8012430:	4618      	mov	r0, r3
 8012432:	f7f9 fd99 	bl	800bf68 <lwip_htonl>
 8012436:	4604      	mov	r4, r0
 8012438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801243a:	891b      	ldrh	r3, [r3, #8]
 801243c:	461d      	mov	r5, r3
 801243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012440:	68db      	ldr	r3, [r3, #12]
 8012442:	899b      	ldrh	r3, [r3, #12]
 8012444:	b29b      	uxth	r3, r3
 8012446:	4618      	mov	r0, r3
 8012448:	f7f9 fd78 	bl	800bf3c <lwip_htons>
 801244c:	4603      	mov	r3, r0
 801244e:	b2db      	uxtb	r3, r3
 8012450:	f003 0303 	and.w	r3, r3, #3
 8012454:	2b00      	cmp	r3, #0
 8012456:	d001      	beq.n	801245c <tcp_output+0x2a0>
 8012458:	2301      	movs	r3, #1
 801245a:	e000      	b.n	801245e <tcp_output+0x2a2>
 801245c:	2300      	movs	r3, #0
 801245e:	442b      	add	r3, r5
 8012460:	4423      	add	r3, r4
 8012462:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8012468:	68bb      	ldr	r3, [r7, #8]
 801246a:	1ad3      	subs	r3, r2, r3
 801246c:	2b00      	cmp	r3, #0
 801246e:	da02      	bge.n	8012476 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	68ba      	ldr	r2, [r7, #8]
 8012474:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8012476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012478:	891b      	ldrh	r3, [r3, #8]
 801247a:	461c      	mov	r4, r3
 801247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801247e:	68db      	ldr	r3, [r3, #12]
 8012480:	899b      	ldrh	r3, [r3, #12]
 8012482:	b29b      	uxth	r3, r3
 8012484:	4618      	mov	r0, r3
 8012486:	f7f9 fd59 	bl	800bf3c <lwip_htons>
 801248a:	4603      	mov	r3, r0
 801248c:	b2db      	uxtb	r3, r3
 801248e:	f003 0303 	and.w	r3, r3, #3
 8012492:	2b00      	cmp	r3, #0
 8012494:	d001      	beq.n	801249a <tcp_output+0x2de>
 8012496:	2301      	movs	r3, #1
 8012498:	e000      	b.n	801249c <tcp_output+0x2e0>
 801249a:	2300      	movs	r3, #0
 801249c:	4423      	add	r3, r4
 801249e:	2b00      	cmp	r3, #0
 80124a0:	d049      	beq.n	8012536 <tcp_output+0x37a>
      seg->next = NULL;
 80124a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124a4:	2200      	movs	r2, #0
 80124a6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80124a8:	687b      	ldr	r3, [r7, #4]
 80124aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d105      	bne.n	80124bc <tcp_output+0x300>
        pcb->unacked = seg;
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124b4:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 80124b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124b8:	623b      	str	r3, [r7, #32]
 80124ba:	e03f      	b.n	801253c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80124bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124be:	68db      	ldr	r3, [r3, #12]
 80124c0:	685b      	ldr	r3, [r3, #4]
 80124c2:	4618      	mov	r0, r3
 80124c4:	f7f9 fd50 	bl	800bf68 <lwip_htonl>
 80124c8:	4604      	mov	r4, r0
 80124ca:	6a3b      	ldr	r3, [r7, #32]
 80124cc:	68db      	ldr	r3, [r3, #12]
 80124ce:	685b      	ldr	r3, [r3, #4]
 80124d0:	4618      	mov	r0, r3
 80124d2:	f7f9 fd49 	bl	800bf68 <lwip_htonl>
 80124d6:	4603      	mov	r3, r0
 80124d8:	1ae3      	subs	r3, r4, r3
 80124da:	2b00      	cmp	r3, #0
 80124dc:	da24      	bge.n	8012528 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	3370      	adds	r3, #112	@ 0x70
 80124e2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80124e4:	e002      	b.n	80124ec <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80124e6:	69fb      	ldr	r3, [r7, #28]
 80124e8:	681b      	ldr	r3, [r3, #0]
 80124ea:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80124ec:	69fb      	ldr	r3, [r7, #28]
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d011      	beq.n	8012518 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80124f4:	69fb      	ldr	r3, [r7, #28]
 80124f6:	681b      	ldr	r3, [r3, #0]
 80124f8:	68db      	ldr	r3, [r3, #12]
 80124fa:	685b      	ldr	r3, [r3, #4]
 80124fc:	4618      	mov	r0, r3
 80124fe:	f7f9 fd33 	bl	800bf68 <lwip_htonl>
 8012502:	4604      	mov	r4, r0
 8012504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012506:	68db      	ldr	r3, [r3, #12]
 8012508:	685b      	ldr	r3, [r3, #4]
 801250a:	4618      	mov	r0, r3
 801250c:	f7f9 fd2c 	bl	800bf68 <lwip_htonl>
 8012510:	4603      	mov	r3, r0
 8012512:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8012514:	2b00      	cmp	r3, #0
 8012516:	dbe6      	blt.n	80124e6 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8012518:	69fb      	ldr	r3, [r7, #28]
 801251a:	681a      	ldr	r2, [r3, #0]
 801251c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801251e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8012520:	69fb      	ldr	r3, [r7, #28]
 8012522:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012524:	601a      	str	r2, [r3, #0]
 8012526:	e009      	b.n	801253c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8012528:	6a3b      	ldr	r3, [r7, #32]
 801252a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801252c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801252e:	6a3b      	ldr	r3, [r7, #32]
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	623b      	str	r3, [r7, #32]
 8012534:	e002      	b.n	801253c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8012536:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012538:	f7fc fc43 	bl	800edc2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012540:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8012542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012544:	2b00      	cmp	r3, #0
 8012546:	d012      	beq.n	801256e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8012548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801254a:	68db      	ldr	r3, [r3, #12]
 801254c:	685b      	ldr	r3, [r3, #4]
 801254e:	4618      	mov	r0, r3
 8012550:	f7f9 fd0a 	bl	800bf68 <lwip_htonl>
 8012554:	4602      	mov	r2, r0
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801255a:	1ad3      	subs	r3, r2, r3
 801255c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801255e:	8912      	ldrh	r2, [r2, #8]
 8012560:	4413      	add	r3, r2
  while (seg != NULL &&
 8012562:	69ba      	ldr	r2, [r7, #24]
 8012564:	429a      	cmp	r2, r3
 8012566:	f4bf aed9 	bcs.w	801231c <tcp_output+0x160>
 801256a:	e000      	b.n	801256e <tcp_output+0x3b2>
      break;
 801256c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012572:	2b00      	cmp	r3, #0
 8012574:	d108      	bne.n	8012588 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	2200      	movs	r2, #0
 801257a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801257e:	e004      	b.n	801258a <tcp_output+0x3ce>
    goto output_done;
 8012580:	bf00      	nop
 8012582:	e002      	b.n	801258a <tcp_output+0x3ce>
    goto output_done;
 8012584:	bf00      	nop
 8012586:	e000      	b.n	801258a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8012588:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	8b5b      	ldrh	r3, [r3, #26]
 801258e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012592:	b29a      	uxth	r2, r3
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8012598:	2300      	movs	r3, #0
}
 801259a:	4618      	mov	r0, r3
 801259c:	3728      	adds	r7, #40	@ 0x28
 801259e:	46bd      	mov	sp, r7
 80125a0:	bdb0      	pop	{r4, r5, r7, pc}
 80125a2:	bf00      	nop

080125a4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80125a4:	b580      	push	{r7, lr}
 80125a6:	b082      	sub	sp, #8
 80125a8:	af00      	add	r7, sp, #0
 80125aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d106      	bne.n	80125c0 <tcp_output_segment_busy+0x1c>
 80125b2:	4b09      	ldr	r3, [pc, #36]	@ (80125d8 <tcp_output_segment_busy+0x34>)
 80125b4:	f240 529a 	movw	r2, #1434	@ 0x59a
 80125b8:	4908      	ldr	r1, [pc, #32]	@ (80125dc <tcp_output_segment_busy+0x38>)
 80125ba:	4809      	ldr	r0, [pc, #36]	@ (80125e0 <tcp_output_segment_busy+0x3c>)
 80125bc:	f003 fd86 	bl	80160cc <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	685b      	ldr	r3, [r3, #4]
 80125c4:	7b9b      	ldrb	r3, [r3, #14]
 80125c6:	2b01      	cmp	r3, #1
 80125c8:	d001      	beq.n	80125ce <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80125ca:	2301      	movs	r3, #1
 80125cc:	e000      	b.n	80125d0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80125ce:	2300      	movs	r3, #0
}
 80125d0:	4618      	mov	r0, r3
 80125d2:	3708      	adds	r7, #8
 80125d4:	46bd      	mov	sp, r7
 80125d6:	bd80      	pop	{r7, pc}
 80125d8:	08018d94 	.word	0x08018d94
 80125dc:	08019330 	.word	0x08019330
 80125e0:	08018de8 	.word	0x08018de8

080125e4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80125e4:	b5b0      	push	{r4, r5, r7, lr}
 80125e6:	b08c      	sub	sp, #48	@ 0x30
 80125e8:	af04      	add	r7, sp, #16
 80125ea:	60f8      	str	r0, [r7, #12]
 80125ec:	60b9      	str	r1, [r7, #8]
 80125ee:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d106      	bne.n	8012604 <tcp_output_segment+0x20>
 80125f6:	4b64      	ldr	r3, [pc, #400]	@ (8012788 <tcp_output_segment+0x1a4>)
 80125f8:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80125fc:	4963      	ldr	r1, [pc, #396]	@ (801278c <tcp_output_segment+0x1a8>)
 80125fe:	4864      	ldr	r0, [pc, #400]	@ (8012790 <tcp_output_segment+0x1ac>)
 8012600:	f003 fd64 	bl	80160cc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8012604:	68bb      	ldr	r3, [r7, #8]
 8012606:	2b00      	cmp	r3, #0
 8012608:	d106      	bne.n	8012618 <tcp_output_segment+0x34>
 801260a:	4b5f      	ldr	r3, [pc, #380]	@ (8012788 <tcp_output_segment+0x1a4>)
 801260c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8012610:	4960      	ldr	r1, [pc, #384]	@ (8012794 <tcp_output_segment+0x1b0>)
 8012612:	485f      	ldr	r0, [pc, #380]	@ (8012790 <tcp_output_segment+0x1ac>)
 8012614:	f003 fd5a 	bl	80160cc <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	2b00      	cmp	r3, #0
 801261c:	d106      	bne.n	801262c <tcp_output_segment+0x48>
 801261e:	4b5a      	ldr	r3, [pc, #360]	@ (8012788 <tcp_output_segment+0x1a4>)
 8012620:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8012624:	495c      	ldr	r1, [pc, #368]	@ (8012798 <tcp_output_segment+0x1b4>)
 8012626:	485a      	ldr	r0, [pc, #360]	@ (8012790 <tcp_output_segment+0x1ac>)
 8012628:	f003 fd50 	bl	80160cc <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801262c:	68f8      	ldr	r0, [r7, #12]
 801262e:	f7ff ffb9 	bl	80125a4 <tcp_output_segment_busy>
 8012632:	4603      	mov	r3, r0
 8012634:	2b00      	cmp	r3, #0
 8012636:	d001      	beq.n	801263c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8012638:	2300      	movs	r3, #0
 801263a:	e0a1      	b.n	8012780 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801263c:	68bb      	ldr	r3, [r7, #8]
 801263e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	68dc      	ldr	r4, [r3, #12]
 8012644:	4610      	mov	r0, r2
 8012646:	f7f9 fc8f 	bl	800bf68 <lwip_htonl>
 801264a:	4603      	mov	r3, r0
 801264c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801264e:	68bb      	ldr	r3, [r7, #8]
 8012650:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	68dc      	ldr	r4, [r3, #12]
 8012656:	4610      	mov	r0, r2
 8012658:	f7f9 fc70 	bl	800bf3c <lwip_htons>
 801265c:	4603      	mov	r3, r0
 801265e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012660:	68bb      	ldr	r3, [r7, #8]
 8012662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012664:	68ba      	ldr	r2, [r7, #8]
 8012666:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8012668:	441a      	add	r2, r3
 801266a:	68bb      	ldr	r3, [r7, #8]
 801266c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	68db      	ldr	r3, [r3, #12]
 8012672:	3314      	adds	r3, #20
 8012674:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8012676:	68fb      	ldr	r3, [r7, #12]
 8012678:	7a9b      	ldrb	r3, [r3, #10]
 801267a:	f003 0301 	and.w	r3, r3, #1
 801267e:	2b00      	cmp	r3, #0
 8012680:	d015      	beq.n	80126ae <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8012682:	68bb      	ldr	r3, [r7, #8]
 8012684:	3304      	adds	r3, #4
 8012686:	461a      	mov	r2, r3
 8012688:	6879      	ldr	r1, [r7, #4]
 801268a:	f240 50b4 	movw	r0, #1460	@ 0x5b4
 801268e:	f7fc fe8f 	bl	800f3b0 <tcp_eff_send_mss_netif>
 8012692:	4603      	mov	r3, r0
 8012694:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8012696:	8b7b      	ldrh	r3, [r7, #26]
 8012698:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801269c:	4618      	mov	r0, r3
 801269e:	f7f9 fc63 	bl	800bf68 <lwip_htonl>
 80126a2:	4602      	mov	r2, r0
 80126a4:	69fb      	ldr	r3, [r7, #28]
 80126a6:	601a      	str	r2, [r3, #0]
    opts += 1;
 80126a8:	69fb      	ldr	r3, [r7, #28]
 80126aa:	3304      	adds	r3, #4
 80126ac:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80126ae:	68bb      	ldr	r3, [r7, #8]
 80126b0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	da02      	bge.n	80126be <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80126b8:	68bb      	ldr	r3, [r7, #8]
 80126ba:	2200      	movs	r2, #0
 80126bc:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 80126be:	68bb      	ldr	r3, [r7, #8]
 80126c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d10c      	bne.n	80126e0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80126c6:	4b35      	ldr	r3, [pc, #212]	@ (801279c <tcp_output_segment+0x1b8>)
 80126c8:	681a      	ldr	r2, [r3, #0]
 80126ca:	68bb      	ldr	r3, [r7, #8]
 80126cc:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	68db      	ldr	r3, [r3, #12]
 80126d2:	685b      	ldr	r3, [r3, #4]
 80126d4:	4618      	mov	r0, r3
 80126d6:	f7f9 fc47 	bl	800bf68 <lwip_htonl>
 80126da:	4602      	mov	r2, r0
 80126dc:	68bb      	ldr	r3, [r7, #8]
 80126de:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	68da      	ldr	r2, [r3, #12]
 80126e4:	68fb      	ldr	r3, [r7, #12]
 80126e6:	685b      	ldr	r3, [r3, #4]
 80126e8:	685b      	ldr	r3, [r3, #4]
 80126ea:	1ad3      	subs	r3, r2, r3
 80126ec:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	685b      	ldr	r3, [r3, #4]
 80126f2:	8959      	ldrh	r1, [r3, #10]
 80126f4:	68fb      	ldr	r3, [r7, #12]
 80126f6:	685b      	ldr	r3, [r3, #4]
 80126f8:	8b3a      	ldrh	r2, [r7, #24]
 80126fa:	1a8a      	subs	r2, r1, r2
 80126fc:	b292      	uxth	r2, r2
 80126fe:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	685b      	ldr	r3, [r3, #4]
 8012704:	8919      	ldrh	r1, [r3, #8]
 8012706:	68fb      	ldr	r3, [r7, #12]
 8012708:	685b      	ldr	r3, [r3, #4]
 801270a:	8b3a      	ldrh	r2, [r7, #24]
 801270c:	1a8a      	subs	r2, r1, r2
 801270e:	b292      	uxth	r2, r2
 8012710:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	685b      	ldr	r3, [r3, #4]
 8012716:	68fa      	ldr	r2, [r7, #12]
 8012718:	68d2      	ldr	r2, [r2, #12]
 801271a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	68db      	ldr	r3, [r3, #12]
 8012720:	2200      	movs	r2, #0
 8012722:	741a      	strb	r2, [r3, #16]
 8012724:	2200      	movs	r2, #0
 8012726:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	68da      	ldr	r2, [r3, #12]
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	7a9b      	ldrb	r3, [r3, #10]
 8012730:	f003 0301 	and.w	r3, r3, #1
 8012734:	2b00      	cmp	r3, #0
 8012736:	d001      	beq.n	801273c <tcp_output_segment+0x158>
 8012738:	2318      	movs	r3, #24
 801273a:	e000      	b.n	801273e <tcp_output_segment+0x15a>
 801273c:	2314      	movs	r3, #20
 801273e:	4413      	add	r3, r2
 8012740:	69fa      	ldr	r2, [r7, #28]
 8012742:	429a      	cmp	r2, r3
 8012744:	d006      	beq.n	8012754 <tcp_output_segment+0x170>
 8012746:	4b10      	ldr	r3, [pc, #64]	@ (8012788 <tcp_output_segment+0x1a4>)
 8012748:	f240 621c 	movw	r2, #1564	@ 0x61c
 801274c:	4914      	ldr	r1, [pc, #80]	@ (80127a0 <tcp_output_segment+0x1bc>)
 801274e:	4810      	ldr	r0, [pc, #64]	@ (8012790 <tcp_output_segment+0x1ac>)
 8012750:	f003 fcbc 	bl	80160cc <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	6858      	ldr	r0, [r3, #4]
 8012758:	68b9      	ldr	r1, [r7, #8]
 801275a:	68bb      	ldr	r3, [r7, #8]
 801275c:	1d1c      	adds	r4, r3, #4
 801275e:	68bb      	ldr	r3, [r7, #8]
 8012760:	7add      	ldrb	r5, [r3, #11]
 8012762:	68bb      	ldr	r3, [r7, #8]
 8012764:	7a9b      	ldrb	r3, [r3, #10]
 8012766:	687a      	ldr	r2, [r7, #4]
 8012768:	9202      	str	r2, [sp, #8]
 801276a:	2206      	movs	r2, #6
 801276c:	9201      	str	r2, [sp, #4]
 801276e:	9300      	str	r3, [sp, #0]
 8012770:	462b      	mov	r3, r5
 8012772:	4622      	mov	r2, r4
 8012774:	f002 fa8a 	bl	8014c8c <ip4_output_if>
 8012778:	4603      	mov	r3, r0
 801277a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801277c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012780:	4618      	mov	r0, r3
 8012782:	3720      	adds	r7, #32
 8012784:	46bd      	mov	sp, r7
 8012786:	bdb0      	pop	{r4, r5, r7, pc}
 8012788:	08018d94 	.word	0x08018d94
 801278c:	08019358 	.word	0x08019358
 8012790:	08018de8 	.word	0x08018de8
 8012794:	08019378 	.word	0x08019378
 8012798:	08019398 	.word	0x08019398
 801279c:	2400c9cc 	.word	0x2400c9cc
 80127a0:	080193bc 	.word	0x080193bc

080127a4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80127a4:	b5b0      	push	{r4, r5, r7, lr}
 80127a6:	b084      	sub	sp, #16
 80127a8:	af00      	add	r7, sp, #0
 80127aa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80127ac:	687b      	ldr	r3, [r7, #4]
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d106      	bne.n	80127c0 <tcp_rexmit_rto_prepare+0x1c>
 80127b2:	4b31      	ldr	r3, [pc, #196]	@ (8012878 <tcp_rexmit_rto_prepare+0xd4>)
 80127b4:	f240 6263 	movw	r2, #1635	@ 0x663
 80127b8:	4930      	ldr	r1, [pc, #192]	@ (801287c <tcp_rexmit_rto_prepare+0xd8>)
 80127ba:	4831      	ldr	r0, [pc, #196]	@ (8012880 <tcp_rexmit_rto_prepare+0xdc>)
 80127bc:	f003 fc86 	bl	80160cc <iprintf>

  if (pcb->unacked == NULL) {
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d102      	bne.n	80127ce <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80127c8:	f06f 0305 	mvn.w	r3, #5
 80127cc:	e050      	b.n	8012870 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80127d2:	60fb      	str	r3, [r7, #12]
 80127d4:	e00b      	b.n	80127ee <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80127d6:	68f8      	ldr	r0, [r7, #12]
 80127d8:	f7ff fee4 	bl	80125a4 <tcp_output_segment_busy>
 80127dc:	4603      	mov	r3, r0
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d002      	beq.n	80127e8 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80127e2:	f06f 0305 	mvn.w	r3, #5
 80127e6:	e043      	b.n	8012870 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	60fb      	str	r3, [r7, #12]
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	681b      	ldr	r3, [r3, #0]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d1ef      	bne.n	80127d6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80127f6:	68f8      	ldr	r0, [r7, #12]
 80127f8:	f7ff fed4 	bl	80125a4 <tcp_output_segment_busy>
 80127fc:	4603      	mov	r3, r0
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d002      	beq.n	8012808 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8012802:	f06f 0305 	mvn.w	r3, #5
 8012806:	e033      	b.n	8012870 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	2200      	movs	r2, #0
 801281c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	8b5b      	ldrh	r3, [r3, #26]
 8012822:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8012826:	b29a      	uxth	r2, r3
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	68db      	ldr	r3, [r3, #12]
 8012830:	685b      	ldr	r3, [r3, #4]
 8012832:	4618      	mov	r0, r3
 8012834:	f7f9 fb98 	bl	800bf68 <lwip_htonl>
 8012838:	4604      	mov	r4, r0
 801283a:	68fb      	ldr	r3, [r7, #12]
 801283c:	891b      	ldrh	r3, [r3, #8]
 801283e:	461d      	mov	r5, r3
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	68db      	ldr	r3, [r3, #12]
 8012844:	899b      	ldrh	r3, [r3, #12]
 8012846:	b29b      	uxth	r3, r3
 8012848:	4618      	mov	r0, r3
 801284a:	f7f9 fb77 	bl	800bf3c <lwip_htons>
 801284e:	4603      	mov	r3, r0
 8012850:	b2db      	uxtb	r3, r3
 8012852:	f003 0303 	and.w	r3, r3, #3
 8012856:	2b00      	cmp	r3, #0
 8012858:	d001      	beq.n	801285e <tcp_rexmit_rto_prepare+0xba>
 801285a:	2301      	movs	r3, #1
 801285c:	e000      	b.n	8012860 <tcp_rexmit_rto_prepare+0xbc>
 801285e:	2300      	movs	r3, #0
 8012860:	442b      	add	r3, r5
 8012862:	18e2      	adds	r2, r4, r3
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	2200      	movs	r2, #0
 801286c:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801286e:	2300      	movs	r3, #0
}
 8012870:	4618      	mov	r0, r3
 8012872:	3710      	adds	r7, #16
 8012874:	46bd      	mov	sp, r7
 8012876:	bdb0      	pop	{r4, r5, r7, pc}
 8012878:	08018d94 	.word	0x08018d94
 801287c:	080193d0 	.word	0x080193d0
 8012880:	08018de8 	.word	0x08018de8

08012884 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8012884:	b580      	push	{r7, lr}
 8012886:	b082      	sub	sp, #8
 8012888:	af00      	add	r7, sp, #0
 801288a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d106      	bne.n	80128a0 <tcp_rexmit_rto_commit+0x1c>
 8012892:	4b0d      	ldr	r3, [pc, #52]	@ (80128c8 <tcp_rexmit_rto_commit+0x44>)
 8012894:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012898:	490c      	ldr	r1, [pc, #48]	@ (80128cc <tcp_rexmit_rto_commit+0x48>)
 801289a:	480d      	ldr	r0, [pc, #52]	@ (80128d0 <tcp_rexmit_rto_commit+0x4c>)
 801289c:	f003 fc16 	bl	80160cc <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80128a6:	2bff      	cmp	r3, #255	@ 0xff
 80128a8:	d007      	beq.n	80128ba <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80128b0:	3301      	adds	r3, #1
 80128b2:	b2da      	uxtb	r2, r3
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80128ba:	6878      	ldr	r0, [r7, #4]
 80128bc:	f7ff fc7e 	bl	80121bc <tcp_output>
}
 80128c0:	bf00      	nop
 80128c2:	3708      	adds	r7, #8
 80128c4:	46bd      	mov	sp, r7
 80128c6:	bd80      	pop	{r7, pc}
 80128c8:	08018d94 	.word	0x08018d94
 80128cc:	080193f4 	.word	0x080193f4
 80128d0:	08018de8 	.word	0x08018de8

080128d4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b082      	sub	sp, #8
 80128d8:	af00      	add	r7, sp, #0
 80128da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d106      	bne.n	80128f0 <tcp_rexmit_rto+0x1c>
 80128e2:	4b0a      	ldr	r3, [pc, #40]	@ (801290c <tcp_rexmit_rto+0x38>)
 80128e4:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80128e8:	4909      	ldr	r1, [pc, #36]	@ (8012910 <tcp_rexmit_rto+0x3c>)
 80128ea:	480a      	ldr	r0, [pc, #40]	@ (8012914 <tcp_rexmit_rto+0x40>)
 80128ec:	f003 fbee 	bl	80160cc <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80128f0:	6878      	ldr	r0, [r7, #4]
 80128f2:	f7ff ff57 	bl	80127a4 <tcp_rexmit_rto_prepare>
 80128f6:	4603      	mov	r3, r0
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d102      	bne.n	8012902 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80128fc:	6878      	ldr	r0, [r7, #4]
 80128fe:	f7ff ffc1 	bl	8012884 <tcp_rexmit_rto_commit>
  }
}
 8012902:	bf00      	nop
 8012904:	3708      	adds	r7, #8
 8012906:	46bd      	mov	sp, r7
 8012908:	bd80      	pop	{r7, pc}
 801290a:	bf00      	nop
 801290c:	08018d94 	.word	0x08018d94
 8012910:	08019418 	.word	0x08019418
 8012914:	08018de8 	.word	0x08018de8

08012918 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8012918:	b590      	push	{r4, r7, lr}
 801291a:	b085      	sub	sp, #20
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	2b00      	cmp	r3, #0
 8012924:	d106      	bne.n	8012934 <tcp_rexmit+0x1c>
 8012926:	4b2f      	ldr	r3, [pc, #188]	@ (80129e4 <tcp_rexmit+0xcc>)
 8012928:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801292c:	492e      	ldr	r1, [pc, #184]	@ (80129e8 <tcp_rexmit+0xd0>)
 801292e:	482f      	ldr	r0, [pc, #188]	@ (80129ec <tcp_rexmit+0xd4>)
 8012930:	f003 fbcc 	bl	80160cc <iprintf>

  if (pcb->unacked == NULL) {
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012938:	2b00      	cmp	r3, #0
 801293a:	d102      	bne.n	8012942 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801293c:	f06f 0305 	mvn.w	r3, #5
 8012940:	e04c      	b.n	80129dc <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012946:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8012948:	68b8      	ldr	r0, [r7, #8]
 801294a:	f7ff fe2b 	bl	80125a4 <tcp_output_segment_busy>
 801294e:	4603      	mov	r3, r0
 8012950:	2b00      	cmp	r3, #0
 8012952:	d002      	beq.n	801295a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8012954:	f06f 0305 	mvn.w	r3, #5
 8012958:	e040      	b.n	80129dc <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801295a:	68bb      	ldr	r3, [r7, #8]
 801295c:	681a      	ldr	r2, [r3, #0]
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	336c      	adds	r3, #108	@ 0x6c
 8012966:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012968:	e002      	b.n	8012970 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	2b00      	cmp	r3, #0
 8012976:	d011      	beq.n	801299c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8012978:	68fb      	ldr	r3, [r7, #12]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	68db      	ldr	r3, [r3, #12]
 801297e:	685b      	ldr	r3, [r3, #4]
 8012980:	4618      	mov	r0, r3
 8012982:	f7f9 faf1 	bl	800bf68 <lwip_htonl>
 8012986:	4604      	mov	r4, r0
 8012988:	68bb      	ldr	r3, [r7, #8]
 801298a:	68db      	ldr	r3, [r3, #12]
 801298c:	685b      	ldr	r3, [r3, #4]
 801298e:	4618      	mov	r0, r3
 8012990:	f7f9 faea 	bl	800bf68 <lwip_htonl>
 8012994:	4603      	mov	r3, r0
 8012996:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8012998:	2b00      	cmp	r3, #0
 801299a:	dbe6      	blt.n	801296a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	681a      	ldr	r2, [r3, #0]
 80129a0:	68bb      	ldr	r3, [r7, #8]
 80129a2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80129a4:	68fb      	ldr	r3, [r7, #12]
 80129a6:	68ba      	ldr	r2, [r7, #8]
 80129a8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80129aa:	68bb      	ldr	r3, [r7, #8]
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d103      	bne.n	80129ba <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	2200      	movs	r2, #0
 80129b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80129c0:	2bff      	cmp	r3, #255	@ 0xff
 80129c2:	d007      	beq.n	80129d4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80129ca:	3301      	adds	r3, #1
 80129cc:	b2da      	uxtb	r2, r3
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	2200      	movs	r2, #0
 80129d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80129da:	2300      	movs	r3, #0
}
 80129dc:	4618      	mov	r0, r3
 80129de:	3714      	adds	r7, #20
 80129e0:	46bd      	mov	sp, r7
 80129e2:	bd90      	pop	{r4, r7, pc}
 80129e4:	08018d94 	.word	0x08018d94
 80129e8:	08019434 	.word	0x08019434
 80129ec:	08018de8 	.word	0x08018de8

080129f0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 80129f0:	b580      	push	{r7, lr}
 80129f2:	b082      	sub	sp, #8
 80129f4:	af00      	add	r7, sp, #0
 80129f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d106      	bne.n	8012a0c <tcp_rexmit_fast+0x1c>
 80129fe:	4b2a      	ldr	r3, [pc, #168]	@ (8012aa8 <tcp_rexmit_fast+0xb8>)
 8012a00:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8012a04:	4929      	ldr	r1, [pc, #164]	@ (8012aac <tcp_rexmit_fast+0xbc>)
 8012a06:	482a      	ldr	r0, [pc, #168]	@ (8012ab0 <tcp_rexmit_fast+0xc0>)
 8012a08:	f003 fb60 	bl	80160cc <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d045      	beq.n	8012aa0 <tcp_rexmit_fast+0xb0>
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	8b5b      	ldrh	r3, [r3, #26]
 8012a18:	f003 0304 	and.w	r3, r3, #4
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d13f      	bne.n	8012aa0 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8012a20:	6878      	ldr	r0, [r7, #4]
 8012a22:	f7ff ff79 	bl	8012918 <tcp_rexmit>
 8012a26:	4603      	mov	r3, r0
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d139      	bne.n	8012aa0 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8012a38:	4293      	cmp	r3, r2
 8012a3a:	bf28      	it	cs
 8012a3c:	4613      	movcs	r3, r2
 8012a3e:	b29b      	uxth	r3, r3
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	da00      	bge.n	8012a46 <tcp_rexmit_fast+0x56>
 8012a44:	3301      	adds	r3, #1
 8012a46:	105b      	asrs	r3, r3, #1
 8012a48:	b29a      	uxth	r2, r3
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8012a56:	461a      	mov	r2, r3
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012a5c:	005b      	lsls	r3, r3, #1
 8012a5e:	429a      	cmp	r2, r3
 8012a60:	d206      	bcs.n	8012a70 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012a66:	005b      	lsls	r3, r3, #1
 8012a68:	b29a      	uxth	r2, r3
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8012a7a:	4619      	mov	r1, r3
 8012a7c:	0049      	lsls	r1, r1, #1
 8012a7e:	440b      	add	r3, r1
 8012a80:	b29b      	uxth	r3, r3
 8012a82:	4413      	add	r3, r2
 8012a84:	b29a      	uxth	r2, r3
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	8b5b      	ldrh	r3, [r3, #26]
 8012a90:	f043 0304 	orr.w	r3, r3, #4
 8012a94:	b29a      	uxth	r2, r3
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	2200      	movs	r2, #0
 8012a9e:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8012aa0:	bf00      	nop
 8012aa2:	3708      	adds	r7, #8
 8012aa4:	46bd      	mov	sp, r7
 8012aa6:	bd80      	pop	{r7, pc}
 8012aa8:	08018d94 	.word	0x08018d94
 8012aac:	0801944c 	.word	0x0801944c
 8012ab0:	08018de8 	.word	0x08018de8

08012ab4 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8012ab4:	b580      	push	{r7, lr}
 8012ab6:	b086      	sub	sp, #24
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	60f8      	str	r0, [r7, #12]
 8012abc:	607b      	str	r3, [r7, #4]
 8012abe:	460b      	mov	r3, r1
 8012ac0:	817b      	strh	r3, [r7, #10]
 8012ac2:	4613      	mov	r3, r2
 8012ac4:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8012ac6:	897a      	ldrh	r2, [r7, #10]
 8012ac8:	893b      	ldrh	r3, [r7, #8]
 8012aca:	4413      	add	r3, r2
 8012acc:	b29b      	uxth	r3, r3
 8012ace:	3314      	adds	r3, #20
 8012ad0:	b29b      	uxth	r3, r3
 8012ad2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012ad6:	4619      	mov	r1, r3
 8012ad8:	2022      	movs	r0, #34	@ 0x22
 8012ada:	f7fa fc05 	bl	800d2e8 <pbuf_alloc>
 8012ade:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8012ae0:	697b      	ldr	r3, [r7, #20]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d04d      	beq.n	8012b82 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8012ae6:	897b      	ldrh	r3, [r7, #10]
 8012ae8:	3313      	adds	r3, #19
 8012aea:	697a      	ldr	r2, [r7, #20]
 8012aec:	8952      	ldrh	r2, [r2, #10]
 8012aee:	4293      	cmp	r3, r2
 8012af0:	db06      	blt.n	8012b00 <tcp_output_alloc_header_common+0x4c>
 8012af2:	4b26      	ldr	r3, [pc, #152]	@ (8012b8c <tcp_output_alloc_header_common+0xd8>)
 8012af4:	f240 7223 	movw	r2, #1827	@ 0x723
 8012af8:	4925      	ldr	r1, [pc, #148]	@ (8012b90 <tcp_output_alloc_header_common+0xdc>)
 8012afa:	4826      	ldr	r0, [pc, #152]	@ (8012b94 <tcp_output_alloc_header_common+0xe0>)
 8012afc:	f003 fae6 	bl	80160cc <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8012b00:	697b      	ldr	r3, [r7, #20]
 8012b02:	685b      	ldr	r3, [r3, #4]
 8012b04:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8012b06:	8c3b      	ldrh	r3, [r7, #32]
 8012b08:	4618      	mov	r0, r3
 8012b0a:	f7f9 fa17 	bl	800bf3c <lwip_htons>
 8012b0e:	4603      	mov	r3, r0
 8012b10:	461a      	mov	r2, r3
 8012b12:	693b      	ldr	r3, [r7, #16]
 8012b14:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8012b16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012b18:	4618      	mov	r0, r3
 8012b1a:	f7f9 fa0f 	bl	800bf3c <lwip_htons>
 8012b1e:	4603      	mov	r3, r0
 8012b20:	461a      	mov	r2, r3
 8012b22:	693b      	ldr	r3, [r7, #16]
 8012b24:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8012b26:	693b      	ldr	r3, [r7, #16]
 8012b28:	687a      	ldr	r2, [r7, #4]
 8012b2a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8012b2c:	68f8      	ldr	r0, [r7, #12]
 8012b2e:	f7f9 fa1b 	bl	800bf68 <lwip_htonl>
 8012b32:	4602      	mov	r2, r0
 8012b34:	693b      	ldr	r3, [r7, #16]
 8012b36:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8012b38:	897b      	ldrh	r3, [r7, #10]
 8012b3a:	089b      	lsrs	r3, r3, #2
 8012b3c:	b29b      	uxth	r3, r3
 8012b3e:	3305      	adds	r3, #5
 8012b40:	b29b      	uxth	r3, r3
 8012b42:	031b      	lsls	r3, r3, #12
 8012b44:	b29a      	uxth	r2, r3
 8012b46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8012b4a:	b29b      	uxth	r3, r3
 8012b4c:	4313      	orrs	r3, r2
 8012b4e:	b29b      	uxth	r3, r3
 8012b50:	4618      	mov	r0, r3
 8012b52:	f7f9 f9f3 	bl	800bf3c <lwip_htons>
 8012b56:	4603      	mov	r3, r0
 8012b58:	461a      	mov	r2, r3
 8012b5a:	693b      	ldr	r3, [r7, #16]
 8012b5c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8012b5e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012b60:	4618      	mov	r0, r3
 8012b62:	f7f9 f9eb 	bl	800bf3c <lwip_htons>
 8012b66:	4603      	mov	r3, r0
 8012b68:	461a      	mov	r2, r3
 8012b6a:	693b      	ldr	r3, [r7, #16]
 8012b6c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8012b6e:	693b      	ldr	r3, [r7, #16]
 8012b70:	2200      	movs	r2, #0
 8012b72:	741a      	strb	r2, [r3, #16]
 8012b74:	2200      	movs	r2, #0
 8012b76:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8012b78:	693b      	ldr	r3, [r7, #16]
 8012b7a:	2200      	movs	r2, #0
 8012b7c:	749a      	strb	r2, [r3, #18]
 8012b7e:	2200      	movs	r2, #0
 8012b80:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8012b82:	697b      	ldr	r3, [r7, #20]
}
 8012b84:	4618      	mov	r0, r3
 8012b86:	3718      	adds	r7, #24
 8012b88:	46bd      	mov	sp, r7
 8012b8a:	bd80      	pop	{r7, pc}
 8012b8c:	08018d94 	.word	0x08018d94
 8012b90:	0801946c 	.word	0x0801946c
 8012b94:	08018de8 	.word	0x08018de8

08012b98 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8012b98:	b5b0      	push	{r4, r5, r7, lr}
 8012b9a:	b08a      	sub	sp, #40	@ 0x28
 8012b9c:	af04      	add	r7, sp, #16
 8012b9e:	60f8      	str	r0, [r7, #12]
 8012ba0:	607b      	str	r3, [r7, #4]
 8012ba2:	460b      	mov	r3, r1
 8012ba4:	817b      	strh	r3, [r7, #10]
 8012ba6:	4613      	mov	r3, r2
 8012ba8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8012baa:	68fb      	ldr	r3, [r7, #12]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d106      	bne.n	8012bbe <tcp_output_alloc_header+0x26>
 8012bb0:	4b15      	ldr	r3, [pc, #84]	@ (8012c08 <tcp_output_alloc_header+0x70>)
 8012bb2:	f240 7242 	movw	r2, #1858	@ 0x742
 8012bb6:	4915      	ldr	r1, [pc, #84]	@ (8012c0c <tcp_output_alloc_header+0x74>)
 8012bb8:	4815      	ldr	r0, [pc, #84]	@ (8012c10 <tcp_output_alloc_header+0x78>)
 8012bba:	f003 fa87 	bl	80160cc <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8012bbe:	68fb      	ldr	r3, [r7, #12]
 8012bc0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	8adb      	ldrh	r3, [r3, #22]
 8012bc6:	68fa      	ldr	r2, [r7, #12]
 8012bc8:	8b12      	ldrh	r2, [r2, #24]
 8012bca:	68f9      	ldr	r1, [r7, #12]
 8012bcc:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8012bce:	893d      	ldrh	r5, [r7, #8]
 8012bd0:	897c      	ldrh	r4, [r7, #10]
 8012bd2:	9103      	str	r1, [sp, #12]
 8012bd4:	2110      	movs	r1, #16
 8012bd6:	9102      	str	r1, [sp, #8]
 8012bd8:	9201      	str	r2, [sp, #4]
 8012bda:	9300      	str	r3, [sp, #0]
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	462a      	mov	r2, r5
 8012be0:	4621      	mov	r1, r4
 8012be2:	f7ff ff67 	bl	8012ab4 <tcp_output_alloc_header_common>
 8012be6:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8012be8:	697b      	ldr	r3, [r7, #20]
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d006      	beq.n	8012bfc <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8012bee:	68fb      	ldr	r3, [r7, #12]
 8012bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012bf2:	68fa      	ldr	r2, [r7, #12]
 8012bf4:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8012bf6:	441a      	add	r2, r3
 8012bf8:	68fb      	ldr	r3, [r7, #12]
 8012bfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8012bfc:	697b      	ldr	r3, [r7, #20]
}
 8012bfe:	4618      	mov	r0, r3
 8012c00:	3718      	adds	r7, #24
 8012c02:	46bd      	mov	sp, r7
 8012c04:	bdb0      	pop	{r4, r5, r7, pc}
 8012c06:	bf00      	nop
 8012c08:	08018d94 	.word	0x08018d94
 8012c0c:	0801949c 	.word	0x0801949c
 8012c10:	08018de8 	.word	0x08018de8

08012c14 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8012c14:	b580      	push	{r7, lr}
 8012c16:	b088      	sub	sp, #32
 8012c18:	af00      	add	r7, sp, #0
 8012c1a:	60f8      	str	r0, [r7, #12]
 8012c1c:	60b9      	str	r1, [r7, #8]
 8012c1e:	4611      	mov	r1, r2
 8012c20:	461a      	mov	r2, r3
 8012c22:	460b      	mov	r3, r1
 8012c24:	71fb      	strb	r3, [r7, #7]
 8012c26:	4613      	mov	r3, r2
 8012c28:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8012c2a:	2300      	movs	r3, #0
 8012c2c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8012c2e:	68bb      	ldr	r3, [r7, #8]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d106      	bne.n	8012c42 <tcp_output_fill_options+0x2e>
 8012c34:	4b12      	ldr	r3, [pc, #72]	@ (8012c80 <tcp_output_fill_options+0x6c>)
 8012c36:	f240 7256 	movw	r2, #1878	@ 0x756
 8012c3a:	4912      	ldr	r1, [pc, #72]	@ (8012c84 <tcp_output_fill_options+0x70>)
 8012c3c:	4812      	ldr	r0, [pc, #72]	@ (8012c88 <tcp_output_fill_options+0x74>)
 8012c3e:	f003 fa45 	bl	80160cc <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8012c42:	68bb      	ldr	r3, [r7, #8]
 8012c44:	685b      	ldr	r3, [r3, #4]
 8012c46:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8012c48:	69bb      	ldr	r3, [r7, #24]
 8012c4a:	3314      	adds	r3, #20
 8012c4c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8012c4e:	8bfb      	ldrh	r3, [r7, #30]
 8012c50:	009b      	lsls	r3, r3, #2
 8012c52:	461a      	mov	r2, r3
 8012c54:	79fb      	ldrb	r3, [r7, #7]
 8012c56:	009b      	lsls	r3, r3, #2
 8012c58:	f003 0304 	and.w	r3, r3, #4
 8012c5c:	4413      	add	r3, r2
 8012c5e:	3314      	adds	r3, #20
 8012c60:	69ba      	ldr	r2, [r7, #24]
 8012c62:	4413      	add	r3, r2
 8012c64:	697a      	ldr	r2, [r7, #20]
 8012c66:	429a      	cmp	r2, r3
 8012c68:	d006      	beq.n	8012c78 <tcp_output_fill_options+0x64>
 8012c6a:	4b05      	ldr	r3, [pc, #20]	@ (8012c80 <tcp_output_fill_options+0x6c>)
 8012c6c:	f240 7275 	movw	r2, #1909	@ 0x775
 8012c70:	4906      	ldr	r1, [pc, #24]	@ (8012c8c <tcp_output_fill_options+0x78>)
 8012c72:	4805      	ldr	r0, [pc, #20]	@ (8012c88 <tcp_output_fill_options+0x74>)
 8012c74:	f003 fa2a 	bl	80160cc <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8012c78:	bf00      	nop
 8012c7a:	3720      	adds	r7, #32
 8012c7c:	46bd      	mov	sp, r7
 8012c7e:	bd80      	pop	{r7, pc}
 8012c80:	08018d94 	.word	0x08018d94
 8012c84:	080194c4 	.word	0x080194c4
 8012c88:	08018de8 	.word	0x08018de8
 8012c8c:	080193bc 	.word	0x080193bc

08012c90 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8012c90:	b580      	push	{r7, lr}
 8012c92:	b08a      	sub	sp, #40	@ 0x28
 8012c94:	af04      	add	r7, sp, #16
 8012c96:	60f8      	str	r0, [r7, #12]
 8012c98:	60b9      	str	r1, [r7, #8]
 8012c9a:	607a      	str	r2, [r7, #4]
 8012c9c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8012c9e:	68bb      	ldr	r3, [r7, #8]
 8012ca0:	2b00      	cmp	r3, #0
 8012ca2:	d106      	bne.n	8012cb2 <tcp_output_control_segment+0x22>
 8012ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8012d18 <tcp_output_control_segment+0x88>)
 8012ca6:	f240 7287 	movw	r2, #1927	@ 0x787
 8012caa:	491c      	ldr	r1, [pc, #112]	@ (8012d1c <tcp_output_control_segment+0x8c>)
 8012cac:	481c      	ldr	r0, [pc, #112]	@ (8012d20 <tcp_output_control_segment+0x90>)
 8012cae:	f003 fa0d 	bl	80160cc <iprintf>

  netif = tcp_route(pcb, src, dst);
 8012cb2:	683a      	ldr	r2, [r7, #0]
 8012cb4:	6879      	ldr	r1, [r7, #4]
 8012cb6:	68f8      	ldr	r0, [r7, #12]
 8012cb8:	f7fe ff42 	bl	8011b40 <tcp_route>
 8012cbc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8012cbe:	693b      	ldr	r3, [r7, #16]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	d102      	bne.n	8012cca <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8012cc4:	23fc      	movs	r3, #252	@ 0xfc
 8012cc6:	75fb      	strb	r3, [r7, #23]
 8012cc8:	e01c      	b.n	8012d04 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8012cca:	68fb      	ldr	r3, [r7, #12]
 8012ccc:	2b00      	cmp	r3, #0
 8012cce:	d006      	beq.n	8012cde <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8012cd0:	68fb      	ldr	r3, [r7, #12]
 8012cd2:	7adb      	ldrb	r3, [r3, #11]
 8012cd4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	7a9b      	ldrb	r3, [r3, #10]
 8012cda:	757b      	strb	r3, [r7, #21]
 8012cdc:	e003      	b.n	8012ce6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8012cde:	23ff      	movs	r3, #255	@ 0xff
 8012ce0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8012ce6:	7dba      	ldrb	r2, [r7, #22]
 8012ce8:	693b      	ldr	r3, [r7, #16]
 8012cea:	9302      	str	r3, [sp, #8]
 8012cec:	2306      	movs	r3, #6
 8012cee:	9301      	str	r3, [sp, #4]
 8012cf0:	7d7b      	ldrb	r3, [r7, #21]
 8012cf2:	9300      	str	r3, [sp, #0]
 8012cf4:	4613      	mov	r3, r2
 8012cf6:	683a      	ldr	r2, [r7, #0]
 8012cf8:	6879      	ldr	r1, [r7, #4]
 8012cfa:	68b8      	ldr	r0, [r7, #8]
 8012cfc:	f001 ffc6 	bl	8014c8c <ip4_output_if>
 8012d00:	4603      	mov	r3, r0
 8012d02:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8012d04:	68b8      	ldr	r0, [r7, #8]
 8012d06:	f7fa fdd7 	bl	800d8b8 <pbuf_free>
  return err;
 8012d0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012d0e:	4618      	mov	r0, r3
 8012d10:	3718      	adds	r7, #24
 8012d12:	46bd      	mov	sp, r7
 8012d14:	bd80      	pop	{r7, pc}
 8012d16:	bf00      	nop
 8012d18:	08018d94 	.word	0x08018d94
 8012d1c:	080194ec 	.word	0x080194ec
 8012d20:	08018de8 	.word	0x08018de8

08012d24 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8012d24:	b590      	push	{r4, r7, lr}
 8012d26:	b08b      	sub	sp, #44	@ 0x2c
 8012d28:	af04      	add	r7, sp, #16
 8012d2a:	60f8      	str	r0, [r7, #12]
 8012d2c:	60b9      	str	r1, [r7, #8]
 8012d2e:	607a      	str	r2, [r7, #4]
 8012d30:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d106      	bne.n	8012d46 <tcp_rst+0x22>
 8012d38:	4b1f      	ldr	r3, [pc, #124]	@ (8012db8 <tcp_rst+0x94>)
 8012d3a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8012d3e:	491f      	ldr	r1, [pc, #124]	@ (8012dbc <tcp_rst+0x98>)
 8012d40:	481f      	ldr	r0, [pc, #124]	@ (8012dc0 <tcp_rst+0x9c>)
 8012d42:	f003 f9c3 	bl	80160cc <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8012d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d106      	bne.n	8012d5a <tcp_rst+0x36>
 8012d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8012db8 <tcp_rst+0x94>)
 8012d4e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8012d52:	491c      	ldr	r1, [pc, #112]	@ (8012dc4 <tcp_rst+0xa0>)
 8012d54:	481a      	ldr	r0, [pc, #104]	@ (8012dc0 <tcp_rst+0x9c>)
 8012d56:	f003 f9b9 	bl	80160cc <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012d5a:	2300      	movs	r3, #0
 8012d5c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8012d5e:	f24d 0316 	movw	r3, #53270	@ 0xd016
 8012d62:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8012d64:	7dfb      	ldrb	r3, [r7, #23]
 8012d66:	b29c      	uxth	r4, r3
 8012d68:	68b8      	ldr	r0, [r7, #8]
 8012d6a:	f7f9 f8fd 	bl	800bf68 <lwip_htonl>
 8012d6e:	4602      	mov	r2, r0
 8012d70:	8abb      	ldrh	r3, [r7, #20]
 8012d72:	9303      	str	r3, [sp, #12]
 8012d74:	2314      	movs	r3, #20
 8012d76:	9302      	str	r3, [sp, #8]
 8012d78:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8012d7a:	9301      	str	r3, [sp, #4]
 8012d7c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8012d7e:	9300      	str	r3, [sp, #0]
 8012d80:	4613      	mov	r3, r2
 8012d82:	2200      	movs	r2, #0
 8012d84:	4621      	mov	r1, r4
 8012d86:	6878      	ldr	r0, [r7, #4]
 8012d88:	f7ff fe94 	bl	8012ab4 <tcp_output_alloc_header_common>
 8012d8c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8012d8e:	693b      	ldr	r3, [r7, #16]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d00c      	beq.n	8012dae <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012d94:	7dfb      	ldrb	r3, [r7, #23]
 8012d96:	2200      	movs	r2, #0
 8012d98:	6939      	ldr	r1, [r7, #16]
 8012d9a:	68f8      	ldr	r0, [r7, #12]
 8012d9c:	f7ff ff3a 	bl	8012c14 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8012da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012da2:	683a      	ldr	r2, [r7, #0]
 8012da4:	6939      	ldr	r1, [r7, #16]
 8012da6:	68f8      	ldr	r0, [r7, #12]
 8012da8:	f7ff ff72 	bl	8012c90 <tcp_output_control_segment>
 8012dac:	e000      	b.n	8012db0 <tcp_rst+0x8c>
    return;
 8012dae:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8012db0:	371c      	adds	r7, #28
 8012db2:	46bd      	mov	sp, r7
 8012db4:	bd90      	pop	{r4, r7, pc}
 8012db6:	bf00      	nop
 8012db8:	08018d94 	.word	0x08018d94
 8012dbc:	08019518 	.word	0x08019518
 8012dc0:	08018de8 	.word	0x08018de8
 8012dc4:	08019534 	.word	0x08019534

08012dc8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8012dc8:	b590      	push	{r4, r7, lr}
 8012dca:	b087      	sub	sp, #28
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8012dd8:	687b      	ldr	r3, [r7, #4]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d106      	bne.n	8012dec <tcp_send_empty_ack+0x24>
 8012dde:	4b28      	ldr	r3, [pc, #160]	@ (8012e80 <tcp_send_empty_ack+0xb8>)
 8012de0:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8012de4:	4927      	ldr	r1, [pc, #156]	@ (8012e84 <tcp_send_empty_ack+0xbc>)
 8012de6:	4828      	ldr	r0, [pc, #160]	@ (8012e88 <tcp_send_empty_ack+0xc0>)
 8012de8:	f003 f970 	bl	80160cc <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8012dec:	7dfb      	ldrb	r3, [r7, #23]
 8012dee:	009b      	lsls	r3, r3, #2
 8012df0:	b2db      	uxtb	r3, r3
 8012df2:	f003 0304 	and.w	r3, r3, #4
 8012df6:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8012df8:	7d7b      	ldrb	r3, [r7, #21]
 8012dfa:	b29c      	uxth	r4, r3
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012e00:	4618      	mov	r0, r3
 8012e02:	f7f9 f8b1 	bl	800bf68 <lwip_htonl>
 8012e06:	4603      	mov	r3, r0
 8012e08:	2200      	movs	r2, #0
 8012e0a:	4621      	mov	r1, r4
 8012e0c:	6878      	ldr	r0, [r7, #4]
 8012e0e:	f7ff fec3 	bl	8012b98 <tcp_output_alloc_header>
 8012e12:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012e14:	693b      	ldr	r3, [r7, #16]
 8012e16:	2b00      	cmp	r3, #0
 8012e18:	d109      	bne.n	8012e2e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	8b5b      	ldrh	r3, [r3, #26]
 8012e1e:	f043 0303 	orr.w	r3, r3, #3
 8012e22:	b29a      	uxth	r2, r3
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8012e28:	f06f 0301 	mvn.w	r3, #1
 8012e2c:	e023      	b.n	8012e76 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8012e2e:	7dbb      	ldrb	r3, [r7, #22]
 8012e30:	7dfa      	ldrb	r2, [r7, #23]
 8012e32:	6939      	ldr	r1, [r7, #16]
 8012e34:	6878      	ldr	r0, [r7, #4]
 8012e36:	f7ff feed 	bl	8012c14 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012e3a:	687a      	ldr	r2, [r7, #4]
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	3304      	adds	r3, #4
 8012e40:	6939      	ldr	r1, [r7, #16]
 8012e42:	6878      	ldr	r0, [r7, #4]
 8012e44:	f7ff ff24 	bl	8012c90 <tcp_output_control_segment>
 8012e48:	4603      	mov	r3, r0
 8012e4a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8012e4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d007      	beq.n	8012e64 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	8b5b      	ldrh	r3, [r3, #26]
 8012e58:	f043 0303 	orr.w	r3, r3, #3
 8012e5c:	b29a      	uxth	r2, r3
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	835a      	strh	r2, [r3, #26]
 8012e62:	e006      	b.n	8012e72 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	8b5b      	ldrh	r3, [r3, #26]
 8012e68:	f023 0303 	bic.w	r3, r3, #3
 8012e6c:	b29a      	uxth	r2, r3
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012e76:	4618      	mov	r0, r3
 8012e78:	371c      	adds	r7, #28
 8012e7a:	46bd      	mov	sp, r7
 8012e7c:	bd90      	pop	{r4, r7, pc}
 8012e7e:	bf00      	nop
 8012e80:	08018d94 	.word	0x08018d94
 8012e84:	08019550 	.word	0x08019550
 8012e88:	08018de8 	.word	0x08018de8

08012e8c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012e8c:	b590      	push	{r4, r7, lr}
 8012e8e:	b087      	sub	sp, #28
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012e94:	2300      	movs	r3, #0
 8012e96:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d106      	bne.n	8012eac <tcp_keepalive+0x20>
 8012e9e:	4b18      	ldr	r3, [pc, #96]	@ (8012f00 <tcp_keepalive+0x74>)
 8012ea0:	f640 0224 	movw	r2, #2084	@ 0x824
 8012ea4:	4917      	ldr	r1, [pc, #92]	@ (8012f04 <tcp_keepalive+0x78>)
 8012ea6:	4818      	ldr	r0, [pc, #96]	@ (8012f08 <tcp_keepalive+0x7c>)
 8012ea8:	f003 f910 	bl	80160cc <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012eac:	7dfb      	ldrb	r3, [r7, #23]
 8012eae:	b29c      	uxth	r4, r3
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012eb4:	3b01      	subs	r3, #1
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f7f9 f856 	bl	800bf68 <lwip_htonl>
 8012ebc:	4603      	mov	r3, r0
 8012ebe:	2200      	movs	r2, #0
 8012ec0:	4621      	mov	r1, r4
 8012ec2:	6878      	ldr	r0, [r7, #4]
 8012ec4:	f7ff fe68 	bl	8012b98 <tcp_output_alloc_header>
 8012ec8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8012eca:	693b      	ldr	r3, [r7, #16]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d102      	bne.n	8012ed6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8012ed4:	e010      	b.n	8012ef8 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8012ed6:	7dfb      	ldrb	r3, [r7, #23]
 8012ed8:	2200      	movs	r2, #0
 8012eda:	6939      	ldr	r1, [r7, #16]
 8012edc:	6878      	ldr	r0, [r7, #4]
 8012ede:	f7ff fe99 	bl	8012c14 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012ee2:	687a      	ldr	r2, [r7, #4]
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	3304      	adds	r3, #4
 8012ee8:	6939      	ldr	r1, [r7, #16]
 8012eea:	6878      	ldr	r0, [r7, #4]
 8012eec:	f7ff fed0 	bl	8012c90 <tcp_output_control_segment>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012ef4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8012ef8:	4618      	mov	r0, r3
 8012efa:	371c      	adds	r7, #28
 8012efc:	46bd      	mov	sp, r7
 8012efe:	bd90      	pop	{r4, r7, pc}
 8012f00:	08018d94 	.word	0x08018d94
 8012f04:	08019570 	.word	0x08019570
 8012f08:	08018de8 	.word	0x08018de8

08012f0c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8012f0c:	b590      	push	{r4, r7, lr}
 8012f0e:	b08b      	sub	sp, #44	@ 0x2c
 8012f10:	af00      	add	r7, sp, #0
 8012f12:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012f14:	2300      	movs	r3, #0
 8012f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d106      	bne.n	8012f2e <tcp_zero_window_probe+0x22>
 8012f20:	4b4c      	ldr	r3, [pc, #304]	@ (8013054 <tcp_zero_window_probe+0x148>)
 8012f22:	f640 024f 	movw	r2, #2127	@ 0x84f
 8012f26:	494c      	ldr	r1, [pc, #304]	@ (8013058 <tcp_zero_window_probe+0x14c>)
 8012f28:	484c      	ldr	r0, [pc, #304]	@ (801305c <tcp_zero_window_probe+0x150>)
 8012f2a:	f003 f8cf 	bl	80160cc <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012f32:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8012f34:	6a3b      	ldr	r3, [r7, #32]
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d101      	bne.n	8012f3e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8012f3a:	2300      	movs	r3, #0
 8012f3c:	e086      	b.n	801304c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8012f44:	2bff      	cmp	r3, #255	@ 0xff
 8012f46:	d007      	beq.n	8012f58 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8012f4e:	3301      	adds	r3, #1
 8012f50:	b2da      	uxtb	r2, r3
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8012f58:	6a3b      	ldr	r3, [r7, #32]
 8012f5a:	68db      	ldr	r3, [r3, #12]
 8012f5c:	899b      	ldrh	r3, [r3, #12]
 8012f5e:	b29b      	uxth	r3, r3
 8012f60:	4618      	mov	r0, r3
 8012f62:	f7f8 ffeb 	bl	800bf3c <lwip_htons>
 8012f66:	4603      	mov	r3, r0
 8012f68:	b2db      	uxtb	r3, r3
 8012f6a:	f003 0301 	and.w	r3, r3, #1
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d005      	beq.n	8012f7e <tcp_zero_window_probe+0x72>
 8012f72:	6a3b      	ldr	r3, [r7, #32]
 8012f74:	891b      	ldrh	r3, [r3, #8]
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d101      	bne.n	8012f7e <tcp_zero_window_probe+0x72>
 8012f7a:	2301      	movs	r3, #1
 8012f7c:	e000      	b.n	8012f80 <tcp_zero_window_probe+0x74>
 8012f7e:	2300      	movs	r3, #0
 8012f80:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012f82:	7ffb      	ldrb	r3, [r7, #31]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	bf0c      	ite	eq
 8012f88:	2301      	moveq	r3, #1
 8012f8a:	2300      	movne	r3, #0
 8012f8c:	b2db      	uxtb	r3, r3
 8012f8e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012f90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012f94:	b299      	uxth	r1, r3
 8012f96:	6a3b      	ldr	r3, [r7, #32]
 8012f98:	68db      	ldr	r3, [r3, #12]
 8012f9a:	685b      	ldr	r3, [r3, #4]
 8012f9c:	8bba      	ldrh	r2, [r7, #28]
 8012f9e:	6878      	ldr	r0, [r7, #4]
 8012fa0:	f7ff fdfa 	bl	8012b98 <tcp_output_alloc_header>
 8012fa4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8012fa6:	69bb      	ldr	r3, [r7, #24]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d102      	bne.n	8012fb2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012fac:	f04f 33ff 	mov.w	r3, #4294967295
 8012fb0:	e04c      	b.n	801304c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012fb2:	69bb      	ldr	r3, [r7, #24]
 8012fb4:	685b      	ldr	r3, [r3, #4]
 8012fb6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8012fb8:	7ffb      	ldrb	r3, [r7, #31]
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d011      	beq.n	8012fe2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012fbe:	697b      	ldr	r3, [r7, #20]
 8012fc0:	899b      	ldrh	r3, [r3, #12]
 8012fc2:	b29b      	uxth	r3, r3
 8012fc4:	b21b      	sxth	r3, r3
 8012fc6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8012fca:	b21c      	sxth	r4, r3
 8012fcc:	2011      	movs	r0, #17
 8012fce:	f7f8 ffb5 	bl	800bf3c <lwip_htons>
 8012fd2:	4603      	mov	r3, r0
 8012fd4:	b21b      	sxth	r3, r3
 8012fd6:	4323      	orrs	r3, r4
 8012fd8:	b21b      	sxth	r3, r3
 8012fda:	b29a      	uxth	r2, r3
 8012fdc:	697b      	ldr	r3, [r7, #20]
 8012fde:	819a      	strh	r2, [r3, #12]
 8012fe0:	e010      	b.n	8013004 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012fe2:	69bb      	ldr	r3, [r7, #24]
 8012fe4:	685b      	ldr	r3, [r3, #4]
 8012fe6:	3314      	adds	r3, #20
 8012fe8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8012fea:	6a3b      	ldr	r3, [r7, #32]
 8012fec:	6858      	ldr	r0, [r3, #4]
 8012fee:	6a3b      	ldr	r3, [r7, #32]
 8012ff0:	685b      	ldr	r3, [r3, #4]
 8012ff2:	891a      	ldrh	r2, [r3, #8]
 8012ff4:	6a3b      	ldr	r3, [r7, #32]
 8012ff6:	891b      	ldrh	r3, [r3, #8]
 8012ff8:	1ad3      	subs	r3, r2, r3
 8012ffa:	b29b      	uxth	r3, r3
 8012ffc:	2201      	movs	r2, #1
 8012ffe:	6939      	ldr	r1, [r7, #16]
 8013000:	f7fa fe50 	bl	800dca4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8013004:	6a3b      	ldr	r3, [r7, #32]
 8013006:	68db      	ldr	r3, [r3, #12]
 8013008:	685b      	ldr	r3, [r3, #4]
 801300a:	4618      	mov	r0, r3
 801300c:	f7f8 ffac 	bl	800bf68 <lwip_htonl>
 8013010:	4603      	mov	r3, r0
 8013012:	3301      	adds	r3, #1
 8013014:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	1ad3      	subs	r3, r2, r3
 801301e:	2b00      	cmp	r3, #0
 8013020:	da02      	bge.n	8013028 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8013022:	687b      	ldr	r3, [r7, #4]
 8013024:	68fa      	ldr	r2, [r7, #12]
 8013026:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8013028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801302c:	2200      	movs	r2, #0
 801302e:	69b9      	ldr	r1, [r7, #24]
 8013030:	6878      	ldr	r0, [r7, #4]
 8013032:	f7ff fdef 	bl	8012c14 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8013036:	687a      	ldr	r2, [r7, #4]
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	3304      	adds	r3, #4
 801303c:	69b9      	ldr	r1, [r7, #24]
 801303e:	6878      	ldr	r0, [r7, #4]
 8013040:	f7ff fe26 	bl	8012c90 <tcp_output_control_segment>
 8013044:	4603      	mov	r3, r0
 8013046:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8013048:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801304c:	4618      	mov	r0, r3
 801304e:	372c      	adds	r7, #44	@ 0x2c
 8013050:	46bd      	mov	sp, r7
 8013052:	bd90      	pop	{r4, r7, pc}
 8013054:	08018d94 	.word	0x08018d94
 8013058:	0801958c 	.word	0x0801958c
 801305c:	08018de8 	.word	0x08018de8

08013060 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8013060:	b580      	push	{r7, lr}
 8013062:	b082      	sub	sp, #8
 8013064:	af00      	add	r7, sp, #0
 8013066:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8013068:	f7fa ff0a 	bl	800de80 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801306c:	4b0a      	ldr	r3, [pc, #40]	@ (8013098 <tcpip_tcp_timer+0x38>)
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	2b00      	cmp	r3, #0
 8013072:	d103      	bne.n	801307c <tcpip_tcp_timer+0x1c>
 8013074:	4b09      	ldr	r3, [pc, #36]	@ (801309c <tcpip_tcp_timer+0x3c>)
 8013076:	681b      	ldr	r3, [r3, #0]
 8013078:	2b00      	cmp	r3, #0
 801307a:	d005      	beq.n	8013088 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801307c:	2200      	movs	r2, #0
 801307e:	4908      	ldr	r1, [pc, #32]	@ (80130a0 <tcpip_tcp_timer+0x40>)
 8013080:	20fa      	movs	r0, #250	@ 0xfa
 8013082:	f000 f8f3 	bl	801326c <sys_timeout>
 8013086:	e003      	b.n	8013090 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8013088:	4b06      	ldr	r3, [pc, #24]	@ (80130a4 <tcpip_tcp_timer+0x44>)
 801308a:	2200      	movs	r2, #0
 801308c:	601a      	str	r2, [r3, #0]
  }
}
 801308e:	bf00      	nop
 8013090:	bf00      	nop
 8013092:	3708      	adds	r7, #8
 8013094:	46bd      	mov	sp, r7
 8013096:	bd80      	pop	{r7, pc}
 8013098:	2400c9d8 	.word	0x2400c9d8
 801309c:	2400c9dc 	.word	0x2400c9dc
 80130a0:	08013061 	.word	0x08013061
 80130a4:	2400ca24 	.word	0x2400ca24

080130a8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 80130a8:	b580      	push	{r7, lr}
 80130aa:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 80130ac:	4b0a      	ldr	r3, [pc, #40]	@ (80130d8 <tcp_timer_needed+0x30>)
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d10f      	bne.n	80130d4 <tcp_timer_needed+0x2c>
 80130b4:	4b09      	ldr	r3, [pc, #36]	@ (80130dc <tcp_timer_needed+0x34>)
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d103      	bne.n	80130c4 <tcp_timer_needed+0x1c>
 80130bc:	4b08      	ldr	r3, [pc, #32]	@ (80130e0 <tcp_timer_needed+0x38>)
 80130be:	681b      	ldr	r3, [r3, #0]
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d007      	beq.n	80130d4 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 80130c4:	4b04      	ldr	r3, [pc, #16]	@ (80130d8 <tcp_timer_needed+0x30>)
 80130c6:	2201      	movs	r2, #1
 80130c8:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80130ca:	2200      	movs	r2, #0
 80130cc:	4905      	ldr	r1, [pc, #20]	@ (80130e4 <tcp_timer_needed+0x3c>)
 80130ce:	20fa      	movs	r0, #250	@ 0xfa
 80130d0:	f000 f8cc 	bl	801326c <sys_timeout>
  }
}
 80130d4:	bf00      	nop
 80130d6:	bd80      	pop	{r7, pc}
 80130d8:	2400ca24 	.word	0x2400ca24
 80130dc:	2400c9d8 	.word	0x2400c9d8
 80130e0:	2400c9dc 	.word	0x2400c9dc
 80130e4:	08013061 	.word	0x08013061

080130e8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b086      	sub	sp, #24
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	60f8      	str	r0, [r7, #12]
 80130f0:	60b9      	str	r1, [r7, #8]
 80130f2:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 80130f4:	200a      	movs	r0, #10
 80130f6:	f7f9 fcc1 	bl	800ca7c <memp_malloc>
 80130fa:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80130fc:	693b      	ldr	r3, [r7, #16]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d109      	bne.n	8013116 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8013102:	693b      	ldr	r3, [r7, #16]
 8013104:	2b00      	cmp	r3, #0
 8013106:	d151      	bne.n	80131ac <sys_timeout_abs+0xc4>
 8013108:	4b2a      	ldr	r3, [pc, #168]	@ (80131b4 <sys_timeout_abs+0xcc>)
 801310a:	22be      	movs	r2, #190	@ 0xbe
 801310c:	492a      	ldr	r1, [pc, #168]	@ (80131b8 <sys_timeout_abs+0xd0>)
 801310e:	482b      	ldr	r0, [pc, #172]	@ (80131bc <sys_timeout_abs+0xd4>)
 8013110:	f002 ffdc 	bl	80160cc <iprintf>
    return;
 8013114:	e04a      	b.n	80131ac <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8013116:	693b      	ldr	r3, [r7, #16]
 8013118:	2200      	movs	r2, #0
 801311a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801311c:	693b      	ldr	r3, [r7, #16]
 801311e:	68ba      	ldr	r2, [r7, #8]
 8013120:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8013122:	693b      	ldr	r3, [r7, #16]
 8013124:	687a      	ldr	r2, [r7, #4]
 8013126:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8013128:	693b      	ldr	r3, [r7, #16]
 801312a:	68fa      	ldr	r2, [r7, #12]
 801312c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801312e:	4b24      	ldr	r3, [pc, #144]	@ (80131c0 <sys_timeout_abs+0xd8>)
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	2b00      	cmp	r3, #0
 8013134:	d103      	bne.n	801313e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8013136:	4a22      	ldr	r2, [pc, #136]	@ (80131c0 <sys_timeout_abs+0xd8>)
 8013138:	693b      	ldr	r3, [r7, #16]
 801313a:	6013      	str	r3, [r2, #0]
    return;
 801313c:	e037      	b.n	80131ae <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801313e:	693b      	ldr	r3, [r7, #16]
 8013140:	685a      	ldr	r2, [r3, #4]
 8013142:	4b1f      	ldr	r3, [pc, #124]	@ (80131c0 <sys_timeout_abs+0xd8>)
 8013144:	681b      	ldr	r3, [r3, #0]
 8013146:	685b      	ldr	r3, [r3, #4]
 8013148:	1ad3      	subs	r3, r2, r3
 801314a:	0fdb      	lsrs	r3, r3, #31
 801314c:	f003 0301 	and.w	r3, r3, #1
 8013150:	b2db      	uxtb	r3, r3
 8013152:	2b00      	cmp	r3, #0
 8013154:	d007      	beq.n	8013166 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8013156:	4b1a      	ldr	r3, [pc, #104]	@ (80131c0 <sys_timeout_abs+0xd8>)
 8013158:	681a      	ldr	r2, [r3, #0]
 801315a:	693b      	ldr	r3, [r7, #16]
 801315c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801315e:	4a18      	ldr	r2, [pc, #96]	@ (80131c0 <sys_timeout_abs+0xd8>)
 8013160:	693b      	ldr	r3, [r7, #16]
 8013162:	6013      	str	r3, [r2, #0]
 8013164:	e023      	b.n	80131ae <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8013166:	4b16      	ldr	r3, [pc, #88]	@ (80131c0 <sys_timeout_abs+0xd8>)
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	617b      	str	r3, [r7, #20]
 801316c:	e01a      	b.n	80131a4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801316e:	697b      	ldr	r3, [r7, #20]
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	2b00      	cmp	r3, #0
 8013174:	d00b      	beq.n	801318e <sys_timeout_abs+0xa6>
 8013176:	693b      	ldr	r3, [r7, #16]
 8013178:	685a      	ldr	r2, [r3, #4]
 801317a:	697b      	ldr	r3, [r7, #20]
 801317c:	681b      	ldr	r3, [r3, #0]
 801317e:	685b      	ldr	r3, [r3, #4]
 8013180:	1ad3      	subs	r3, r2, r3
 8013182:	0fdb      	lsrs	r3, r3, #31
 8013184:	f003 0301 	and.w	r3, r3, #1
 8013188:	b2db      	uxtb	r3, r3
 801318a:	2b00      	cmp	r3, #0
 801318c:	d007      	beq.n	801319e <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801318e:	697b      	ldr	r3, [r7, #20]
 8013190:	681a      	ldr	r2, [r3, #0]
 8013192:	693b      	ldr	r3, [r7, #16]
 8013194:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8013196:	697b      	ldr	r3, [r7, #20]
 8013198:	693a      	ldr	r2, [r7, #16]
 801319a:	601a      	str	r2, [r3, #0]
        break;
 801319c:	e007      	b.n	80131ae <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801319e:	697b      	ldr	r3, [r7, #20]
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	617b      	str	r3, [r7, #20]
 80131a4:	697b      	ldr	r3, [r7, #20]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d1e1      	bne.n	801316e <sys_timeout_abs+0x86>
 80131aa:	e000      	b.n	80131ae <sys_timeout_abs+0xc6>
    return;
 80131ac:	bf00      	nop
      }
    }
  }
}
 80131ae:	3718      	adds	r7, #24
 80131b0:	46bd      	mov	sp, r7
 80131b2:	bd80      	pop	{r7, pc}
 80131b4:	080195b0 	.word	0x080195b0
 80131b8:	080195e4 	.word	0x080195e4
 80131bc:	08019624 	.word	0x08019624
 80131c0:	2400ca1c 	.word	0x2400ca1c

080131c4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b086      	sub	sp, #24
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80131d0:	697b      	ldr	r3, [r7, #20]
 80131d2:	685b      	ldr	r3, [r3, #4]
 80131d4:	4798      	blx	r3

  now = sys_now();
 80131d6:	f7f4 fc5d 	bl	8007a94 <sys_now>
 80131da:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 80131dc:	697b      	ldr	r3, [r7, #20]
 80131de:	681a      	ldr	r2, [r3, #0]
 80131e0:	4b0f      	ldr	r3, [pc, #60]	@ (8013220 <lwip_cyclic_timer+0x5c>)
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	4413      	add	r3, r2
 80131e6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 80131e8:	68fa      	ldr	r2, [r7, #12]
 80131ea:	693b      	ldr	r3, [r7, #16]
 80131ec:	1ad3      	subs	r3, r2, r3
 80131ee:	0fdb      	lsrs	r3, r3, #31
 80131f0:	f003 0301 	and.w	r3, r3, #1
 80131f4:	b2db      	uxtb	r3, r3
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d009      	beq.n	801320e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 80131fa:	697b      	ldr	r3, [r7, #20]
 80131fc:	681a      	ldr	r2, [r3, #0]
 80131fe:	693b      	ldr	r3, [r7, #16]
 8013200:	4413      	add	r3, r2
 8013202:	687a      	ldr	r2, [r7, #4]
 8013204:	4907      	ldr	r1, [pc, #28]	@ (8013224 <lwip_cyclic_timer+0x60>)
 8013206:	4618      	mov	r0, r3
 8013208:	f7ff ff6e 	bl	80130e8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801320c:	e004      	b.n	8013218 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801320e:	687a      	ldr	r2, [r7, #4]
 8013210:	4904      	ldr	r1, [pc, #16]	@ (8013224 <lwip_cyclic_timer+0x60>)
 8013212:	68f8      	ldr	r0, [r7, #12]
 8013214:	f7ff ff68 	bl	80130e8 <sys_timeout_abs>
}
 8013218:	bf00      	nop
 801321a:	3718      	adds	r7, #24
 801321c:	46bd      	mov	sp, r7
 801321e:	bd80      	pop	{r7, pc}
 8013220:	2400ca20 	.word	0x2400ca20
 8013224:	080131c5 	.word	0x080131c5

08013228 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8013228:	b580      	push	{r7, lr}
 801322a:	b082      	sub	sp, #8
 801322c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801322e:	2301      	movs	r3, #1
 8013230:	607b      	str	r3, [r7, #4]
 8013232:	e00e      	b.n	8013252 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8013234:	4a0b      	ldr	r2, [pc, #44]	@ (8013264 <sys_timeouts_init+0x3c>)
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	00db      	lsls	r3, r3, #3
 8013240:	4a08      	ldr	r2, [pc, #32]	@ (8013264 <sys_timeouts_init+0x3c>)
 8013242:	4413      	add	r3, r2
 8013244:	461a      	mov	r2, r3
 8013246:	4908      	ldr	r1, [pc, #32]	@ (8013268 <sys_timeouts_init+0x40>)
 8013248:	f000 f810 	bl	801326c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	3301      	adds	r3, #1
 8013250:	607b      	str	r3, [r7, #4]
 8013252:	687b      	ldr	r3, [r7, #4]
 8013254:	2b02      	cmp	r3, #2
 8013256:	d9ed      	bls.n	8013234 <sys_timeouts_init+0xc>
  }
}
 8013258:	bf00      	nop
 801325a:	bf00      	nop
 801325c:	3708      	adds	r7, #8
 801325e:	46bd      	mov	sp, r7
 8013260:	bd80      	pop	{r7, pc}
 8013262:	bf00      	nop
 8013264:	0801a1f8 	.word	0x0801a1f8
 8013268:	080131c5 	.word	0x080131c5

0801326c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801326c:	b580      	push	{r7, lr}
 801326e:	b086      	sub	sp, #24
 8013270:	af00      	add	r7, sp, #0
 8013272:	60f8      	str	r0, [r7, #12]
 8013274:	60b9      	str	r1, [r7, #8]
 8013276:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8013278:	68fb      	ldr	r3, [r7, #12]
 801327a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801327e:	d306      	bcc.n	801328e <sys_timeout+0x22>
 8013280:	4b0a      	ldr	r3, [pc, #40]	@ (80132ac <sys_timeout+0x40>)
 8013282:	f240 1229 	movw	r2, #297	@ 0x129
 8013286:	490a      	ldr	r1, [pc, #40]	@ (80132b0 <sys_timeout+0x44>)
 8013288:	480a      	ldr	r0, [pc, #40]	@ (80132b4 <sys_timeout+0x48>)
 801328a:	f002 ff1f 	bl	80160cc <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801328e:	f7f4 fc01 	bl	8007a94 <sys_now>
 8013292:	4602      	mov	r2, r0
 8013294:	68fb      	ldr	r3, [r7, #12]
 8013296:	4413      	add	r3, r2
 8013298:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801329a:	687a      	ldr	r2, [r7, #4]
 801329c:	68b9      	ldr	r1, [r7, #8]
 801329e:	6978      	ldr	r0, [r7, #20]
 80132a0:	f7ff ff22 	bl	80130e8 <sys_timeout_abs>
#endif
}
 80132a4:	bf00      	nop
 80132a6:	3718      	adds	r7, #24
 80132a8:	46bd      	mov	sp, r7
 80132aa:	bd80      	pop	{r7, pc}
 80132ac:	080195b0 	.word	0x080195b0
 80132b0:	0801964c 	.word	0x0801964c
 80132b4:	08019624 	.word	0x08019624

080132b8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 80132b8:	b580      	push	{r7, lr}
 80132ba:	b084      	sub	sp, #16
 80132bc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 80132be:	f7f4 fbe9 	bl	8007a94 <sys_now>
 80132c2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 80132c4:	4b17      	ldr	r3, [pc, #92]	@ (8013324 <sys_check_timeouts+0x6c>)
 80132c6:	681b      	ldr	r3, [r3, #0]
 80132c8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 80132ca:	68bb      	ldr	r3, [r7, #8]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d022      	beq.n	8013316 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 80132d0:	68bb      	ldr	r3, [r7, #8]
 80132d2:	685b      	ldr	r3, [r3, #4]
 80132d4:	68fa      	ldr	r2, [r7, #12]
 80132d6:	1ad3      	subs	r3, r2, r3
 80132d8:	0fdb      	lsrs	r3, r3, #31
 80132da:	f003 0301 	and.w	r3, r3, #1
 80132de:	b2db      	uxtb	r3, r3
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d11a      	bne.n	801331a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 80132e4:	68bb      	ldr	r3, [r7, #8]
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	4a0e      	ldr	r2, [pc, #56]	@ (8013324 <sys_check_timeouts+0x6c>)
 80132ea:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 80132ec:	68bb      	ldr	r3, [r7, #8]
 80132ee:	689b      	ldr	r3, [r3, #8]
 80132f0:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80132f2:	68bb      	ldr	r3, [r7, #8]
 80132f4:	68db      	ldr	r3, [r3, #12]
 80132f6:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80132f8:	68bb      	ldr	r3, [r7, #8]
 80132fa:	685b      	ldr	r3, [r3, #4]
 80132fc:	4a0a      	ldr	r2, [pc, #40]	@ (8013328 <sys_check_timeouts+0x70>)
 80132fe:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8013300:	68b9      	ldr	r1, [r7, #8]
 8013302:	200a      	movs	r0, #10
 8013304:	f7f9 fc30 	bl	800cb68 <memp_free>
    if (handler != NULL) {
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	2b00      	cmp	r3, #0
 801330c:	d0da      	beq.n	80132c4 <sys_check_timeouts+0xc>
      handler(arg);
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	6838      	ldr	r0, [r7, #0]
 8013312:	4798      	blx	r3
  do {
 8013314:	e7d6      	b.n	80132c4 <sys_check_timeouts+0xc>
      return;
 8013316:	bf00      	nop
 8013318:	e000      	b.n	801331c <sys_check_timeouts+0x64>
      return;
 801331a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801331c:	3710      	adds	r7, #16
 801331e:	46bd      	mov	sp, r7
 8013320:	bd80      	pop	{r7, pc}
 8013322:	bf00      	nop
 8013324:	2400ca1c 	.word	0x2400ca1c
 8013328:	2400ca20 	.word	0x2400ca20

0801332c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801332c:	b580      	push	{r7, lr}
 801332e:	b082      	sub	sp, #8
 8013330:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8013332:	4b16      	ldr	r3, [pc, #88]	@ (801338c <sys_timeouts_sleeptime+0x60>)
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d102      	bne.n	8013340 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801333a:	f04f 33ff 	mov.w	r3, #4294967295
 801333e:	e020      	b.n	8013382 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8013340:	f7f4 fba8 	bl	8007a94 <sys_now>
 8013344:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8013346:	4b11      	ldr	r3, [pc, #68]	@ (801338c <sys_timeouts_sleeptime+0x60>)
 8013348:	681b      	ldr	r3, [r3, #0]
 801334a:	685a      	ldr	r2, [r3, #4]
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	1ad3      	subs	r3, r2, r3
 8013350:	0fdb      	lsrs	r3, r3, #31
 8013352:	f003 0301 	and.w	r3, r3, #1
 8013356:	b2db      	uxtb	r3, r3
 8013358:	2b00      	cmp	r3, #0
 801335a:	d001      	beq.n	8013360 <sys_timeouts_sleeptime+0x34>
    return 0;
 801335c:	2300      	movs	r3, #0
 801335e:	e010      	b.n	8013382 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8013360:	4b0a      	ldr	r3, [pc, #40]	@ (801338c <sys_timeouts_sleeptime+0x60>)
 8013362:	681b      	ldr	r3, [r3, #0]
 8013364:	685a      	ldr	r2, [r3, #4]
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	1ad3      	subs	r3, r2, r3
 801336a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801336c:	683b      	ldr	r3, [r7, #0]
 801336e:	2b00      	cmp	r3, #0
 8013370:	da06      	bge.n	8013380 <sys_timeouts_sleeptime+0x54>
 8013372:	4b07      	ldr	r3, [pc, #28]	@ (8013390 <sys_timeouts_sleeptime+0x64>)
 8013374:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8013378:	4906      	ldr	r1, [pc, #24]	@ (8013394 <sys_timeouts_sleeptime+0x68>)
 801337a:	4807      	ldr	r0, [pc, #28]	@ (8013398 <sys_timeouts_sleeptime+0x6c>)
 801337c:	f002 fea6 	bl	80160cc <iprintf>
    return ret;
 8013380:	683b      	ldr	r3, [r7, #0]
  }
}
 8013382:	4618      	mov	r0, r3
 8013384:	3708      	adds	r7, #8
 8013386:	46bd      	mov	sp, r7
 8013388:	bd80      	pop	{r7, pc}
 801338a:	bf00      	nop
 801338c:	2400ca1c 	.word	0x2400ca1c
 8013390:	080195b0 	.word	0x080195b0
 8013394:	08019684 	.word	0x08019684
 8013398:	08019624 	.word	0x08019624

0801339c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801339c:	b580      	push	{r7, lr}
 801339e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80133a0:	f002 fd94 	bl	8015ecc <rand>
 80133a4:	4603      	mov	r3, r0
 80133a6:	b29b      	uxth	r3, r3
 80133a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80133ac:	b29b      	uxth	r3, r3
 80133ae:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80133b2:	b29a      	uxth	r2, r3
 80133b4:	4b01      	ldr	r3, [pc, #4]	@ (80133bc <udp_init+0x20>)
 80133b6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80133b8:	bf00      	nop
 80133ba:	bd80      	pop	{r7, pc}
 80133bc:	24000030 	.word	0x24000030

080133c0 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 80133c0:	b580      	push	{r7, lr}
 80133c2:	b084      	sub	sp, #16
 80133c4:	af00      	add	r7, sp, #0
 80133c6:	60f8      	str	r0, [r7, #12]
 80133c8:	60b9      	str	r1, [r7, #8]
 80133ca:	4613      	mov	r3, r2
 80133cc:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	d105      	bne.n	80133e0 <udp_input_local_match+0x20>
 80133d4:	4b27      	ldr	r3, [pc, #156]	@ (8013474 <udp_input_local_match+0xb4>)
 80133d6:	2287      	movs	r2, #135	@ 0x87
 80133d8:	4927      	ldr	r1, [pc, #156]	@ (8013478 <udp_input_local_match+0xb8>)
 80133da:	4828      	ldr	r0, [pc, #160]	@ (801347c <udp_input_local_match+0xbc>)
 80133dc:	f002 fe76 	bl	80160cc <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80133e0:	68bb      	ldr	r3, [r7, #8]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d105      	bne.n	80133f2 <udp_input_local_match+0x32>
 80133e6:	4b23      	ldr	r3, [pc, #140]	@ (8013474 <udp_input_local_match+0xb4>)
 80133e8:	2288      	movs	r2, #136	@ 0x88
 80133ea:	4925      	ldr	r1, [pc, #148]	@ (8013480 <udp_input_local_match+0xc0>)
 80133ec:	4823      	ldr	r0, [pc, #140]	@ (801347c <udp_input_local_match+0xbc>)
 80133ee:	f002 fe6d 	bl	80160cc <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80133f2:	68fb      	ldr	r3, [r7, #12]
 80133f4:	7a1b      	ldrb	r3, [r3, #8]
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d00b      	beq.n	8013412 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80133fa:	68fb      	ldr	r3, [r7, #12]
 80133fc:	7a1a      	ldrb	r2, [r3, #8]
 80133fe:	4b21      	ldr	r3, [pc, #132]	@ (8013484 <udp_input_local_match+0xc4>)
 8013400:	685b      	ldr	r3, [r3, #4]
 8013402:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013406:	3301      	adds	r3, #1
 8013408:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801340a:	429a      	cmp	r2, r3
 801340c:	d001      	beq.n	8013412 <udp_input_local_match+0x52>
    return 0;
 801340e:	2300      	movs	r3, #0
 8013410:	e02b      	b.n	801346a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8013412:	79fb      	ldrb	r3, [r7, #7]
 8013414:	2b00      	cmp	r3, #0
 8013416:	d018      	beq.n	801344a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	2b00      	cmp	r3, #0
 801341c:	d013      	beq.n	8013446 <udp_input_local_match+0x86>
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d00f      	beq.n	8013446 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8013426:	4b17      	ldr	r3, [pc, #92]	@ (8013484 <udp_input_local_match+0xc4>)
 8013428:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801342a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801342e:	d00a      	beq.n	8013446 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8013430:	68fb      	ldr	r3, [r7, #12]
 8013432:	681a      	ldr	r2, [r3, #0]
 8013434:	4b13      	ldr	r3, [pc, #76]	@ (8013484 <udp_input_local_match+0xc4>)
 8013436:	695b      	ldr	r3, [r3, #20]
 8013438:	405a      	eors	r2, r3
 801343a:	68bb      	ldr	r3, [r7, #8]
 801343c:	3308      	adds	r3, #8
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8013442:	2b00      	cmp	r3, #0
 8013444:	d110      	bne.n	8013468 <udp_input_local_match+0xa8>
          return 1;
 8013446:	2301      	movs	r3, #1
 8013448:	e00f      	b.n	801346a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	2b00      	cmp	r3, #0
 801344e:	d009      	beq.n	8013464 <udp_input_local_match+0xa4>
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	2b00      	cmp	r3, #0
 8013456:	d005      	beq.n	8013464 <udp_input_local_match+0xa4>
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	681a      	ldr	r2, [r3, #0]
 801345c:	4b09      	ldr	r3, [pc, #36]	@ (8013484 <udp_input_local_match+0xc4>)
 801345e:	695b      	ldr	r3, [r3, #20]
 8013460:	429a      	cmp	r2, r3
 8013462:	d101      	bne.n	8013468 <udp_input_local_match+0xa8>
        return 1;
 8013464:	2301      	movs	r3, #1
 8013466:	e000      	b.n	801346a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8013468:	2300      	movs	r3, #0
}
 801346a:	4618      	mov	r0, r3
 801346c:	3710      	adds	r7, #16
 801346e:	46bd      	mov	sp, r7
 8013470:	bd80      	pop	{r7, pc}
 8013472:	bf00      	nop
 8013474:	08019698 	.word	0x08019698
 8013478:	080196c8 	.word	0x080196c8
 801347c:	080196ec 	.word	0x080196ec
 8013480:	08019714 	.word	0x08019714
 8013484:	24005f0c 	.word	0x24005f0c

08013488 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8013488:	b590      	push	{r4, r7, lr}
 801348a:	b08d      	sub	sp, #52	@ 0x34
 801348c:	af02      	add	r7, sp, #8
 801348e:	6078      	str	r0, [r7, #4]
 8013490:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8013492:	2300      	movs	r3, #0
 8013494:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d105      	bne.n	80134a8 <udp_input+0x20>
 801349c:	4b7c      	ldr	r3, [pc, #496]	@ (8013690 <udp_input+0x208>)
 801349e:	22cf      	movs	r2, #207	@ 0xcf
 80134a0:	497c      	ldr	r1, [pc, #496]	@ (8013694 <udp_input+0x20c>)
 80134a2:	487d      	ldr	r0, [pc, #500]	@ (8013698 <udp_input+0x210>)
 80134a4:	f002 fe12 	bl	80160cc <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80134a8:	683b      	ldr	r3, [r7, #0]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d105      	bne.n	80134ba <udp_input+0x32>
 80134ae:	4b78      	ldr	r3, [pc, #480]	@ (8013690 <udp_input+0x208>)
 80134b0:	22d0      	movs	r2, #208	@ 0xd0
 80134b2:	497a      	ldr	r1, [pc, #488]	@ (801369c <udp_input+0x214>)
 80134b4:	4878      	ldr	r0, [pc, #480]	@ (8013698 <udp_input+0x210>)
 80134b6:	f002 fe09 	bl	80160cc <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	895b      	ldrh	r3, [r3, #10]
 80134be:	2b07      	cmp	r3, #7
 80134c0:	d803      	bhi.n	80134ca <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 80134c2:	6878      	ldr	r0, [r7, #4]
 80134c4:	f7fa f9f8 	bl	800d8b8 <pbuf_free>
    goto end;
 80134c8:	e0de      	b.n	8013688 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	685b      	ldr	r3, [r3, #4]
 80134ce:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80134d0:	4b73      	ldr	r3, [pc, #460]	@ (80136a0 <udp_input+0x218>)
 80134d2:	695b      	ldr	r3, [r3, #20]
 80134d4:	4a72      	ldr	r2, [pc, #456]	@ (80136a0 <udp_input+0x218>)
 80134d6:	6812      	ldr	r2, [r2, #0]
 80134d8:	4611      	mov	r1, r2
 80134da:	4618      	mov	r0, r3
 80134dc:	f001 fcae 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 80134e0:	4603      	mov	r3, r0
 80134e2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80134e4:	697b      	ldr	r3, [r7, #20]
 80134e6:	881b      	ldrh	r3, [r3, #0]
 80134e8:	b29b      	uxth	r3, r3
 80134ea:	4618      	mov	r0, r3
 80134ec:	f7f8 fd26 	bl	800bf3c <lwip_htons>
 80134f0:	4603      	mov	r3, r0
 80134f2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80134f4:	697b      	ldr	r3, [r7, #20]
 80134f6:	885b      	ldrh	r3, [r3, #2]
 80134f8:	b29b      	uxth	r3, r3
 80134fa:	4618      	mov	r0, r3
 80134fc:	f7f8 fd1e 	bl	800bf3c <lwip_htons>
 8013500:	4603      	mov	r3, r0
 8013502:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8013504:	2300      	movs	r3, #0
 8013506:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8013508:	2300      	movs	r3, #0
 801350a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801350c:	2300      	movs	r3, #0
 801350e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8013510:	4b64      	ldr	r3, [pc, #400]	@ (80136a4 <udp_input+0x21c>)
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	627b      	str	r3, [r7, #36]	@ 0x24
 8013516:	e054      	b.n	80135c2 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8013518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801351a:	8a5b      	ldrh	r3, [r3, #18]
 801351c:	89fa      	ldrh	r2, [r7, #14]
 801351e:	429a      	cmp	r2, r3
 8013520:	d14a      	bne.n	80135b8 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8013522:	7cfb      	ldrb	r3, [r7, #19]
 8013524:	461a      	mov	r2, r3
 8013526:	6839      	ldr	r1, [r7, #0]
 8013528:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801352a:	f7ff ff49 	bl	80133c0 <udp_input_local_match>
 801352e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8013530:	2b00      	cmp	r3, #0
 8013532:	d041      	beq.n	80135b8 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8013534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013536:	7c1b      	ldrb	r3, [r3, #16]
 8013538:	f003 0304 	and.w	r3, r3, #4
 801353c:	2b00      	cmp	r3, #0
 801353e:	d11d      	bne.n	801357c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8013540:	69fb      	ldr	r3, [r7, #28]
 8013542:	2b00      	cmp	r3, #0
 8013544:	d102      	bne.n	801354c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8013546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013548:	61fb      	str	r3, [r7, #28]
 801354a:	e017      	b.n	801357c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801354c:	7cfb      	ldrb	r3, [r7, #19]
 801354e:	2b00      	cmp	r3, #0
 8013550:	d014      	beq.n	801357c <udp_input+0xf4>
 8013552:	4b53      	ldr	r3, [pc, #332]	@ (80136a0 <udp_input+0x218>)
 8013554:	695b      	ldr	r3, [r3, #20]
 8013556:	f1b3 3fff 	cmp.w	r3, #4294967295
 801355a:	d10f      	bne.n	801357c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801355c:	69fb      	ldr	r3, [r7, #28]
 801355e:	681a      	ldr	r2, [r3, #0]
 8013560:	683b      	ldr	r3, [r7, #0]
 8013562:	3304      	adds	r3, #4
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	429a      	cmp	r2, r3
 8013568:	d008      	beq.n	801357c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801356c:	681a      	ldr	r2, [r3, #0]
 801356e:	683b      	ldr	r3, [r7, #0]
 8013570:	3304      	adds	r3, #4
 8013572:	681b      	ldr	r3, [r3, #0]
 8013574:	429a      	cmp	r2, r3
 8013576:	d101      	bne.n	801357c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8013578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801357a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801357c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801357e:	8a9b      	ldrh	r3, [r3, #20]
 8013580:	8a3a      	ldrh	r2, [r7, #16]
 8013582:	429a      	cmp	r2, r3
 8013584:	d118      	bne.n	80135b8 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013588:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801358a:	2b00      	cmp	r3, #0
 801358c:	d005      	beq.n	801359a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801358e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013590:	685a      	ldr	r2, [r3, #4]
 8013592:	4b43      	ldr	r3, [pc, #268]	@ (80136a0 <udp_input+0x218>)
 8013594:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8013596:	429a      	cmp	r2, r3
 8013598:	d10e      	bne.n	80135b8 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801359a:	6a3b      	ldr	r3, [r7, #32]
 801359c:	2b00      	cmp	r3, #0
 801359e:	d014      	beq.n	80135ca <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80135a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135a2:	68da      	ldr	r2, [r3, #12]
 80135a4:	6a3b      	ldr	r3, [r7, #32]
 80135a6:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80135a8:	4b3e      	ldr	r3, [pc, #248]	@ (80136a4 <udp_input+0x21c>)
 80135aa:	681a      	ldr	r2, [r3, #0]
 80135ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135ae:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80135b0:	4a3c      	ldr	r2, [pc, #240]	@ (80136a4 <udp_input+0x21c>)
 80135b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135b4:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80135b6:	e008      	b.n	80135ca <udp_input+0x142>
      }
    }

    prev = pcb;
 80135b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135ba:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80135bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135be:	68db      	ldr	r3, [r3, #12]
 80135c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80135c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d1a7      	bne.n	8013518 <udp_input+0x90>
 80135c8:	e000      	b.n	80135cc <udp_input+0x144>
        break;
 80135ca:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80135cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d101      	bne.n	80135d6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80135d2:	69fb      	ldr	r3, [r7, #28]
 80135d4:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80135d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d002      	beq.n	80135e2 <udp_input+0x15a>
    for_us = 1;
 80135dc:	2301      	movs	r3, #1
 80135de:	76fb      	strb	r3, [r7, #27]
 80135e0:	e00a      	b.n	80135f8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80135e2:	683b      	ldr	r3, [r7, #0]
 80135e4:	3304      	adds	r3, #4
 80135e6:	681a      	ldr	r2, [r3, #0]
 80135e8:	4b2d      	ldr	r3, [pc, #180]	@ (80136a0 <udp_input+0x218>)
 80135ea:	695b      	ldr	r3, [r3, #20]
 80135ec:	429a      	cmp	r2, r3
 80135ee:	bf0c      	ite	eq
 80135f0:	2301      	moveq	r3, #1
 80135f2:	2300      	movne	r3, #0
 80135f4:	b2db      	uxtb	r3, r3
 80135f6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80135f8:	7efb      	ldrb	r3, [r7, #27]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d041      	beq.n	8013682 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80135fe:	2108      	movs	r1, #8
 8013600:	6878      	ldr	r0, [r7, #4]
 8013602:	f7fa f8d3 	bl	800d7ac <pbuf_remove_header>
 8013606:	4603      	mov	r3, r0
 8013608:	2b00      	cmp	r3, #0
 801360a:	d00a      	beq.n	8013622 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801360c:	4b20      	ldr	r3, [pc, #128]	@ (8013690 <udp_input+0x208>)
 801360e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8013612:	4925      	ldr	r1, [pc, #148]	@ (80136a8 <udp_input+0x220>)
 8013614:	4820      	ldr	r0, [pc, #128]	@ (8013698 <udp_input+0x210>)
 8013616:	f002 fd59 	bl	80160cc <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801361a:	6878      	ldr	r0, [r7, #4]
 801361c:	f7fa f94c 	bl	800d8b8 <pbuf_free>
      goto end;
 8013620:	e032      	b.n	8013688 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8013622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013624:	2b00      	cmp	r3, #0
 8013626:	d012      	beq.n	801364e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8013628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801362a:	699b      	ldr	r3, [r3, #24]
 801362c:	2b00      	cmp	r3, #0
 801362e:	d00a      	beq.n	8013646 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8013630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013632:	699c      	ldr	r4, [r3, #24]
 8013634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013636:	69d8      	ldr	r0, [r3, #28]
 8013638:	8a3b      	ldrh	r3, [r7, #16]
 801363a:	9300      	str	r3, [sp, #0]
 801363c:	4b1b      	ldr	r3, [pc, #108]	@ (80136ac <udp_input+0x224>)
 801363e:	687a      	ldr	r2, [r7, #4]
 8013640:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013642:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8013644:	e021      	b.n	801368a <udp_input+0x202>
        pbuf_free(p);
 8013646:	6878      	ldr	r0, [r7, #4]
 8013648:	f7fa f936 	bl	800d8b8 <pbuf_free>
        goto end;
 801364c:	e01c      	b.n	8013688 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801364e:	7cfb      	ldrb	r3, [r7, #19]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d112      	bne.n	801367a <udp_input+0x1f2>
 8013654:	4b12      	ldr	r3, [pc, #72]	@ (80136a0 <udp_input+0x218>)
 8013656:	695b      	ldr	r3, [r3, #20]
 8013658:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801365c:	2be0      	cmp	r3, #224	@ 0xe0
 801365e:	d00c      	beq.n	801367a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8013660:	4b0f      	ldr	r3, [pc, #60]	@ (80136a0 <udp_input+0x218>)
 8013662:	899b      	ldrh	r3, [r3, #12]
 8013664:	3308      	adds	r3, #8
 8013666:	b29b      	uxth	r3, r3
 8013668:	b21b      	sxth	r3, r3
 801366a:	4619      	mov	r1, r3
 801366c:	6878      	ldr	r0, [r7, #4]
 801366e:	f7fa f910 	bl	800d892 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8013672:	2103      	movs	r1, #3
 8013674:	6878      	ldr	r0, [r7, #4]
 8013676:	f001 f8b7 	bl	80147e8 <icmp_dest_unreach>
      pbuf_free(p);
 801367a:	6878      	ldr	r0, [r7, #4]
 801367c:	f7fa f91c 	bl	800d8b8 <pbuf_free>
  return;
 8013680:	e003      	b.n	801368a <udp_input+0x202>
    pbuf_free(p);
 8013682:	6878      	ldr	r0, [r7, #4]
 8013684:	f7fa f918 	bl	800d8b8 <pbuf_free>
  return;
 8013688:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801368a:	372c      	adds	r7, #44	@ 0x2c
 801368c:	46bd      	mov	sp, r7
 801368e:	bd90      	pop	{r4, r7, pc}
 8013690:	08019698 	.word	0x08019698
 8013694:	0801973c 	.word	0x0801973c
 8013698:	080196ec 	.word	0x080196ec
 801369c:	08019754 	.word	0x08019754
 80136a0:	24005f0c 	.word	0x24005f0c
 80136a4:	2400ca28 	.word	0x2400ca28
 80136a8:	08019770 	.word	0x08019770
 80136ac:	24005f1c 	.word	0x24005f1c

080136b0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80136b0:	b480      	push	{r7}
 80136b2:	b085      	sub	sp, #20
 80136b4:	af00      	add	r7, sp, #0
 80136b6:	6078      	str	r0, [r7, #4]
 80136b8:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	2b00      	cmp	r3, #0
 80136be:	d01e      	beq.n	80136fe <udp_netif_ip_addr_changed+0x4e>
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	681b      	ldr	r3, [r3, #0]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d01a      	beq.n	80136fe <udp_netif_ip_addr_changed+0x4e>
 80136c8:	683b      	ldr	r3, [r7, #0]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d017      	beq.n	80136fe <udp_netif_ip_addr_changed+0x4e>
 80136ce:	683b      	ldr	r3, [r7, #0]
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d013      	beq.n	80136fe <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80136d6:	4b0d      	ldr	r3, [pc, #52]	@ (801370c <udp_netif_ip_addr_changed+0x5c>)
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	60fb      	str	r3, [r7, #12]
 80136dc:	e00c      	b.n	80136f8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80136de:	68fb      	ldr	r3, [r7, #12]
 80136e0:	681a      	ldr	r2, [r3, #0]
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	429a      	cmp	r2, r3
 80136e8:	d103      	bne.n	80136f2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 80136ea:	683b      	ldr	r3, [r7, #0]
 80136ec:	681a      	ldr	r2, [r3, #0]
 80136ee:	68fb      	ldr	r3, [r7, #12]
 80136f0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	68db      	ldr	r3, [r3, #12]
 80136f6:	60fb      	str	r3, [r7, #12]
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d1ef      	bne.n	80136de <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80136fe:	bf00      	nop
 8013700:	3714      	adds	r7, #20
 8013702:	46bd      	mov	sp, r7
 8013704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013708:	4770      	bx	lr
 801370a:	bf00      	nop
 801370c:	2400ca28 	.word	0x2400ca28

08013710 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8013710:	b580      	push	{r7, lr}
 8013712:	b082      	sub	sp, #8
 8013714:	af00      	add	r7, sp, #0
 8013716:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8013718:	4915      	ldr	r1, [pc, #84]	@ (8013770 <etharp_free_entry+0x60>)
 801371a:	687a      	ldr	r2, [r7, #4]
 801371c:	4613      	mov	r3, r2
 801371e:	005b      	lsls	r3, r3, #1
 8013720:	4413      	add	r3, r2
 8013722:	00db      	lsls	r3, r3, #3
 8013724:	440b      	add	r3, r1
 8013726:	681b      	ldr	r3, [r3, #0]
 8013728:	2b00      	cmp	r3, #0
 801372a:	d013      	beq.n	8013754 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801372c:	4910      	ldr	r1, [pc, #64]	@ (8013770 <etharp_free_entry+0x60>)
 801372e:	687a      	ldr	r2, [r7, #4]
 8013730:	4613      	mov	r3, r2
 8013732:	005b      	lsls	r3, r3, #1
 8013734:	4413      	add	r3, r2
 8013736:	00db      	lsls	r3, r3, #3
 8013738:	440b      	add	r3, r1
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	4618      	mov	r0, r3
 801373e:	f7fa f8bb 	bl	800d8b8 <pbuf_free>
    arp_table[i].q = NULL;
 8013742:	490b      	ldr	r1, [pc, #44]	@ (8013770 <etharp_free_entry+0x60>)
 8013744:	687a      	ldr	r2, [r7, #4]
 8013746:	4613      	mov	r3, r2
 8013748:	005b      	lsls	r3, r3, #1
 801374a:	4413      	add	r3, r2
 801374c:	00db      	lsls	r3, r3, #3
 801374e:	440b      	add	r3, r1
 8013750:	2200      	movs	r2, #0
 8013752:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8013754:	4906      	ldr	r1, [pc, #24]	@ (8013770 <etharp_free_entry+0x60>)
 8013756:	687a      	ldr	r2, [r7, #4]
 8013758:	4613      	mov	r3, r2
 801375a:	005b      	lsls	r3, r3, #1
 801375c:	4413      	add	r3, r2
 801375e:	00db      	lsls	r3, r3, #3
 8013760:	440b      	add	r3, r1
 8013762:	3314      	adds	r3, #20
 8013764:	2200      	movs	r2, #0
 8013766:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8013768:	bf00      	nop
 801376a:	3708      	adds	r7, #8
 801376c:	46bd      	mov	sp, r7
 801376e:	bd80      	pop	{r7, pc}
 8013770:	2400ca2c 	.word	0x2400ca2c

08013774 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8013774:	b580      	push	{r7, lr}
 8013776:	b082      	sub	sp, #8
 8013778:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801377a:	2300      	movs	r3, #0
 801377c:	607b      	str	r3, [r7, #4]
 801377e:	e096      	b.n	80138ae <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8013780:	494f      	ldr	r1, [pc, #316]	@ (80138c0 <etharp_tmr+0x14c>)
 8013782:	687a      	ldr	r2, [r7, #4]
 8013784:	4613      	mov	r3, r2
 8013786:	005b      	lsls	r3, r3, #1
 8013788:	4413      	add	r3, r2
 801378a:	00db      	lsls	r3, r3, #3
 801378c:	440b      	add	r3, r1
 801378e:	3314      	adds	r3, #20
 8013790:	781b      	ldrb	r3, [r3, #0]
 8013792:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8013794:	78fb      	ldrb	r3, [r7, #3]
 8013796:	2b00      	cmp	r3, #0
 8013798:	f000 8086 	beq.w	80138a8 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801379c:	4948      	ldr	r1, [pc, #288]	@ (80138c0 <etharp_tmr+0x14c>)
 801379e:	687a      	ldr	r2, [r7, #4]
 80137a0:	4613      	mov	r3, r2
 80137a2:	005b      	lsls	r3, r3, #1
 80137a4:	4413      	add	r3, r2
 80137a6:	00db      	lsls	r3, r3, #3
 80137a8:	440b      	add	r3, r1
 80137aa:	3312      	adds	r3, #18
 80137ac:	881b      	ldrh	r3, [r3, #0]
 80137ae:	3301      	adds	r3, #1
 80137b0:	b298      	uxth	r0, r3
 80137b2:	4943      	ldr	r1, [pc, #268]	@ (80138c0 <etharp_tmr+0x14c>)
 80137b4:	687a      	ldr	r2, [r7, #4]
 80137b6:	4613      	mov	r3, r2
 80137b8:	005b      	lsls	r3, r3, #1
 80137ba:	4413      	add	r3, r2
 80137bc:	00db      	lsls	r3, r3, #3
 80137be:	440b      	add	r3, r1
 80137c0:	3312      	adds	r3, #18
 80137c2:	4602      	mov	r2, r0
 80137c4:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80137c6:	493e      	ldr	r1, [pc, #248]	@ (80138c0 <etharp_tmr+0x14c>)
 80137c8:	687a      	ldr	r2, [r7, #4]
 80137ca:	4613      	mov	r3, r2
 80137cc:	005b      	lsls	r3, r3, #1
 80137ce:	4413      	add	r3, r2
 80137d0:	00db      	lsls	r3, r3, #3
 80137d2:	440b      	add	r3, r1
 80137d4:	3312      	adds	r3, #18
 80137d6:	881b      	ldrh	r3, [r3, #0]
 80137d8:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80137dc:	d215      	bcs.n	801380a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80137de:	4938      	ldr	r1, [pc, #224]	@ (80138c0 <etharp_tmr+0x14c>)
 80137e0:	687a      	ldr	r2, [r7, #4]
 80137e2:	4613      	mov	r3, r2
 80137e4:	005b      	lsls	r3, r3, #1
 80137e6:	4413      	add	r3, r2
 80137e8:	00db      	lsls	r3, r3, #3
 80137ea:	440b      	add	r3, r1
 80137ec:	3314      	adds	r3, #20
 80137ee:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80137f0:	2b01      	cmp	r3, #1
 80137f2:	d10e      	bne.n	8013812 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 80137f4:	4932      	ldr	r1, [pc, #200]	@ (80138c0 <etharp_tmr+0x14c>)
 80137f6:	687a      	ldr	r2, [r7, #4]
 80137f8:	4613      	mov	r3, r2
 80137fa:	005b      	lsls	r3, r3, #1
 80137fc:	4413      	add	r3, r2
 80137fe:	00db      	lsls	r3, r3, #3
 8013800:	440b      	add	r3, r1
 8013802:	3312      	adds	r3, #18
 8013804:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8013806:	2b04      	cmp	r3, #4
 8013808:	d903      	bls.n	8013812 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801380a:	6878      	ldr	r0, [r7, #4]
 801380c:	f7ff ff80 	bl	8013710 <etharp_free_entry>
 8013810:	e04a      	b.n	80138a8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8013812:	492b      	ldr	r1, [pc, #172]	@ (80138c0 <etharp_tmr+0x14c>)
 8013814:	687a      	ldr	r2, [r7, #4]
 8013816:	4613      	mov	r3, r2
 8013818:	005b      	lsls	r3, r3, #1
 801381a:	4413      	add	r3, r2
 801381c:	00db      	lsls	r3, r3, #3
 801381e:	440b      	add	r3, r1
 8013820:	3314      	adds	r3, #20
 8013822:	781b      	ldrb	r3, [r3, #0]
 8013824:	2b03      	cmp	r3, #3
 8013826:	d10a      	bne.n	801383e <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8013828:	4925      	ldr	r1, [pc, #148]	@ (80138c0 <etharp_tmr+0x14c>)
 801382a:	687a      	ldr	r2, [r7, #4]
 801382c:	4613      	mov	r3, r2
 801382e:	005b      	lsls	r3, r3, #1
 8013830:	4413      	add	r3, r2
 8013832:	00db      	lsls	r3, r3, #3
 8013834:	440b      	add	r3, r1
 8013836:	3314      	adds	r3, #20
 8013838:	2204      	movs	r2, #4
 801383a:	701a      	strb	r2, [r3, #0]
 801383c:	e034      	b.n	80138a8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801383e:	4920      	ldr	r1, [pc, #128]	@ (80138c0 <etharp_tmr+0x14c>)
 8013840:	687a      	ldr	r2, [r7, #4]
 8013842:	4613      	mov	r3, r2
 8013844:	005b      	lsls	r3, r3, #1
 8013846:	4413      	add	r3, r2
 8013848:	00db      	lsls	r3, r3, #3
 801384a:	440b      	add	r3, r1
 801384c:	3314      	adds	r3, #20
 801384e:	781b      	ldrb	r3, [r3, #0]
 8013850:	2b04      	cmp	r3, #4
 8013852:	d10a      	bne.n	801386a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8013854:	491a      	ldr	r1, [pc, #104]	@ (80138c0 <etharp_tmr+0x14c>)
 8013856:	687a      	ldr	r2, [r7, #4]
 8013858:	4613      	mov	r3, r2
 801385a:	005b      	lsls	r3, r3, #1
 801385c:	4413      	add	r3, r2
 801385e:	00db      	lsls	r3, r3, #3
 8013860:	440b      	add	r3, r1
 8013862:	3314      	adds	r3, #20
 8013864:	2202      	movs	r2, #2
 8013866:	701a      	strb	r2, [r3, #0]
 8013868:	e01e      	b.n	80138a8 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801386a:	4915      	ldr	r1, [pc, #84]	@ (80138c0 <etharp_tmr+0x14c>)
 801386c:	687a      	ldr	r2, [r7, #4]
 801386e:	4613      	mov	r3, r2
 8013870:	005b      	lsls	r3, r3, #1
 8013872:	4413      	add	r3, r2
 8013874:	00db      	lsls	r3, r3, #3
 8013876:	440b      	add	r3, r1
 8013878:	3314      	adds	r3, #20
 801387a:	781b      	ldrb	r3, [r3, #0]
 801387c:	2b01      	cmp	r3, #1
 801387e:	d113      	bne.n	80138a8 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8013880:	490f      	ldr	r1, [pc, #60]	@ (80138c0 <etharp_tmr+0x14c>)
 8013882:	687a      	ldr	r2, [r7, #4]
 8013884:	4613      	mov	r3, r2
 8013886:	005b      	lsls	r3, r3, #1
 8013888:	4413      	add	r3, r2
 801388a:	00db      	lsls	r3, r3, #3
 801388c:	440b      	add	r3, r1
 801388e:	3308      	adds	r3, #8
 8013890:	6818      	ldr	r0, [r3, #0]
 8013892:	687a      	ldr	r2, [r7, #4]
 8013894:	4613      	mov	r3, r2
 8013896:	005b      	lsls	r3, r3, #1
 8013898:	4413      	add	r3, r2
 801389a:	00db      	lsls	r3, r3, #3
 801389c:	4a08      	ldr	r2, [pc, #32]	@ (80138c0 <etharp_tmr+0x14c>)
 801389e:	4413      	add	r3, r2
 80138a0:	3304      	adds	r3, #4
 80138a2:	4619      	mov	r1, r3
 80138a4:	f000 fe6e 	bl	8014584 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	3301      	adds	r3, #1
 80138ac:	607b      	str	r3, [r7, #4]
 80138ae:	687b      	ldr	r3, [r7, #4]
 80138b0:	2b09      	cmp	r3, #9
 80138b2:	f77f af65 	ble.w	8013780 <etharp_tmr+0xc>
      }
    }
  }
}
 80138b6:	bf00      	nop
 80138b8:	bf00      	nop
 80138ba:	3708      	adds	r7, #8
 80138bc:	46bd      	mov	sp, r7
 80138be:	bd80      	pop	{r7, pc}
 80138c0:	2400ca2c 	.word	0x2400ca2c

080138c4 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 80138c4:	b580      	push	{r7, lr}
 80138c6:	b08a      	sub	sp, #40	@ 0x28
 80138c8:	af00      	add	r7, sp, #0
 80138ca:	60f8      	str	r0, [r7, #12]
 80138cc:	460b      	mov	r3, r1
 80138ce:	607a      	str	r2, [r7, #4]
 80138d0:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 80138d2:	230a      	movs	r3, #10
 80138d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80138d6:	230a      	movs	r3, #10
 80138d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 80138da:	230a      	movs	r3, #10
 80138dc:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 80138de:	2300      	movs	r3, #0
 80138e0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 80138e2:	230a      	movs	r3, #10
 80138e4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 80138e6:	2300      	movs	r3, #0
 80138e8:	83bb      	strh	r3, [r7, #28]
 80138ea:	2300      	movs	r3, #0
 80138ec:	837b      	strh	r3, [r7, #26]
 80138ee:	2300      	movs	r3, #0
 80138f0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80138f2:	2300      	movs	r3, #0
 80138f4:	843b      	strh	r3, [r7, #32]
 80138f6:	e0ae      	b.n	8013a56 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 80138f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80138fc:	49a6      	ldr	r1, [pc, #664]	@ (8013b98 <etharp_find_entry+0x2d4>)
 80138fe:	4613      	mov	r3, r2
 8013900:	005b      	lsls	r3, r3, #1
 8013902:	4413      	add	r3, r2
 8013904:	00db      	lsls	r3, r3, #3
 8013906:	440b      	add	r3, r1
 8013908:	3314      	adds	r3, #20
 801390a:	781b      	ldrb	r3, [r3, #0]
 801390c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801390e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013912:	2b0a      	cmp	r3, #10
 8013914:	d105      	bne.n	8013922 <etharp_find_entry+0x5e>
 8013916:	7dfb      	ldrb	r3, [r7, #23]
 8013918:	2b00      	cmp	r3, #0
 801391a:	d102      	bne.n	8013922 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801391c:	8c3b      	ldrh	r3, [r7, #32]
 801391e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8013920:	e095      	b.n	8013a4e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8013922:	7dfb      	ldrb	r3, [r7, #23]
 8013924:	2b00      	cmp	r3, #0
 8013926:	f000 8092 	beq.w	8013a4e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801392a:	7dfb      	ldrb	r3, [r7, #23]
 801392c:	2b01      	cmp	r3, #1
 801392e:	d009      	beq.n	8013944 <etharp_find_entry+0x80>
 8013930:	7dfb      	ldrb	r3, [r7, #23]
 8013932:	2b01      	cmp	r3, #1
 8013934:	d806      	bhi.n	8013944 <etharp_find_entry+0x80>
 8013936:	4b99      	ldr	r3, [pc, #612]	@ (8013b9c <etharp_find_entry+0x2d8>)
 8013938:	f240 1223 	movw	r2, #291	@ 0x123
 801393c:	4998      	ldr	r1, [pc, #608]	@ (8013ba0 <etharp_find_entry+0x2dc>)
 801393e:	4899      	ldr	r0, [pc, #612]	@ (8013ba4 <etharp_find_entry+0x2e0>)
 8013940:	f002 fbc4 	bl	80160cc <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d020      	beq.n	801398c <etharp_find_entry+0xc8>
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	6819      	ldr	r1, [r3, #0]
 801394e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013952:	4891      	ldr	r0, [pc, #580]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013954:	4613      	mov	r3, r2
 8013956:	005b      	lsls	r3, r3, #1
 8013958:	4413      	add	r3, r2
 801395a:	00db      	lsls	r3, r3, #3
 801395c:	4403      	add	r3, r0
 801395e:	3304      	adds	r3, #4
 8013960:	681b      	ldr	r3, [r3, #0]
 8013962:	4299      	cmp	r1, r3
 8013964:	d112      	bne.n	801398c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	2b00      	cmp	r3, #0
 801396a:	d00c      	beq.n	8013986 <etharp_find_entry+0xc2>
 801396c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013970:	4989      	ldr	r1, [pc, #548]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013972:	4613      	mov	r3, r2
 8013974:	005b      	lsls	r3, r3, #1
 8013976:	4413      	add	r3, r2
 8013978:	00db      	lsls	r3, r3, #3
 801397a:	440b      	add	r3, r1
 801397c:	3308      	adds	r3, #8
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	687a      	ldr	r2, [r7, #4]
 8013982:	429a      	cmp	r2, r3
 8013984:	d102      	bne.n	801398c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8013986:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801398a:	e100      	b.n	8013b8e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801398c:	7dfb      	ldrb	r3, [r7, #23]
 801398e:	2b01      	cmp	r3, #1
 8013990:	d140      	bne.n	8013a14 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8013992:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013996:	4980      	ldr	r1, [pc, #512]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013998:	4613      	mov	r3, r2
 801399a:	005b      	lsls	r3, r3, #1
 801399c:	4413      	add	r3, r2
 801399e:	00db      	lsls	r3, r3, #3
 80139a0:	440b      	add	r3, r1
 80139a2:	681b      	ldr	r3, [r3, #0]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d01a      	beq.n	80139de <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80139a8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80139ac:	497a      	ldr	r1, [pc, #488]	@ (8013b98 <etharp_find_entry+0x2d4>)
 80139ae:	4613      	mov	r3, r2
 80139b0:	005b      	lsls	r3, r3, #1
 80139b2:	4413      	add	r3, r2
 80139b4:	00db      	lsls	r3, r3, #3
 80139b6:	440b      	add	r3, r1
 80139b8:	3312      	adds	r3, #18
 80139ba:	881b      	ldrh	r3, [r3, #0]
 80139bc:	8bba      	ldrh	r2, [r7, #28]
 80139be:	429a      	cmp	r2, r3
 80139c0:	d845      	bhi.n	8013a4e <etharp_find_entry+0x18a>
            old_queue = i;
 80139c2:	8c3b      	ldrh	r3, [r7, #32]
 80139c4:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80139c6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80139ca:	4973      	ldr	r1, [pc, #460]	@ (8013b98 <etharp_find_entry+0x2d4>)
 80139cc:	4613      	mov	r3, r2
 80139ce:	005b      	lsls	r3, r3, #1
 80139d0:	4413      	add	r3, r2
 80139d2:	00db      	lsls	r3, r3, #3
 80139d4:	440b      	add	r3, r1
 80139d6:	3312      	adds	r3, #18
 80139d8:	881b      	ldrh	r3, [r3, #0]
 80139da:	83bb      	strh	r3, [r7, #28]
 80139dc:	e037      	b.n	8013a4e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80139de:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80139e2:	496d      	ldr	r1, [pc, #436]	@ (8013b98 <etharp_find_entry+0x2d4>)
 80139e4:	4613      	mov	r3, r2
 80139e6:	005b      	lsls	r3, r3, #1
 80139e8:	4413      	add	r3, r2
 80139ea:	00db      	lsls	r3, r3, #3
 80139ec:	440b      	add	r3, r1
 80139ee:	3312      	adds	r3, #18
 80139f0:	881b      	ldrh	r3, [r3, #0]
 80139f2:	8b7a      	ldrh	r2, [r7, #26]
 80139f4:	429a      	cmp	r2, r3
 80139f6:	d82a      	bhi.n	8013a4e <etharp_find_entry+0x18a>
            old_pending = i;
 80139f8:	8c3b      	ldrh	r3, [r7, #32]
 80139fa:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 80139fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a00:	4965      	ldr	r1, [pc, #404]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013a02:	4613      	mov	r3, r2
 8013a04:	005b      	lsls	r3, r3, #1
 8013a06:	4413      	add	r3, r2
 8013a08:	00db      	lsls	r3, r3, #3
 8013a0a:	440b      	add	r3, r1
 8013a0c:	3312      	adds	r3, #18
 8013a0e:	881b      	ldrh	r3, [r3, #0]
 8013a10:	837b      	strh	r3, [r7, #26]
 8013a12:	e01c      	b.n	8013a4e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8013a14:	7dfb      	ldrb	r3, [r7, #23]
 8013a16:	2b01      	cmp	r3, #1
 8013a18:	d919      	bls.n	8013a4e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8013a1a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a1e:	495e      	ldr	r1, [pc, #376]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013a20:	4613      	mov	r3, r2
 8013a22:	005b      	lsls	r3, r3, #1
 8013a24:	4413      	add	r3, r2
 8013a26:	00db      	lsls	r3, r3, #3
 8013a28:	440b      	add	r3, r1
 8013a2a:	3312      	adds	r3, #18
 8013a2c:	881b      	ldrh	r3, [r3, #0]
 8013a2e:	8b3a      	ldrh	r2, [r7, #24]
 8013a30:	429a      	cmp	r2, r3
 8013a32:	d80c      	bhi.n	8013a4e <etharp_find_entry+0x18a>
            old_stable = i;
 8013a34:	8c3b      	ldrh	r3, [r7, #32]
 8013a36:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8013a38:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013a3c:	4956      	ldr	r1, [pc, #344]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013a3e:	4613      	mov	r3, r2
 8013a40:	005b      	lsls	r3, r3, #1
 8013a42:	4413      	add	r3, r2
 8013a44:	00db      	lsls	r3, r3, #3
 8013a46:	440b      	add	r3, r1
 8013a48:	3312      	adds	r3, #18
 8013a4a:	881b      	ldrh	r3, [r3, #0]
 8013a4c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013a4e:	8c3b      	ldrh	r3, [r7, #32]
 8013a50:	3301      	adds	r3, #1
 8013a52:	b29b      	uxth	r3, r3
 8013a54:	843b      	strh	r3, [r7, #32]
 8013a56:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013a5a:	2b09      	cmp	r3, #9
 8013a5c:	f77f af4c 	ble.w	80138f8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8013a60:	7afb      	ldrb	r3, [r7, #11]
 8013a62:	f003 0302 	and.w	r3, r3, #2
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d108      	bne.n	8013a7c <etharp_find_entry+0x1b8>
 8013a6a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013a6e:	2b0a      	cmp	r3, #10
 8013a70:	d107      	bne.n	8013a82 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8013a72:	7afb      	ldrb	r3, [r7, #11]
 8013a74:	f003 0301 	and.w	r3, r3, #1
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	d102      	bne.n	8013a82 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8013a7c:	f04f 33ff 	mov.w	r3, #4294967295
 8013a80:	e085      	b.n	8013b8e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8013a82:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013a86:	2b09      	cmp	r3, #9
 8013a88:	dc02      	bgt.n	8013a90 <etharp_find_entry+0x1cc>
    i = empty;
 8013a8a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013a8c:	843b      	strh	r3, [r7, #32]
 8013a8e:	e039      	b.n	8013b04 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8013a90:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013a94:	2b09      	cmp	r3, #9
 8013a96:	dc14      	bgt.n	8013ac2 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8013a98:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013a9a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8013a9c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013aa0:	493d      	ldr	r1, [pc, #244]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013aa2:	4613      	mov	r3, r2
 8013aa4:	005b      	lsls	r3, r3, #1
 8013aa6:	4413      	add	r3, r2
 8013aa8:	00db      	lsls	r3, r3, #3
 8013aaa:	440b      	add	r3, r1
 8013aac:	681b      	ldr	r3, [r3, #0]
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d018      	beq.n	8013ae4 <etharp_find_entry+0x220>
 8013ab2:	4b3a      	ldr	r3, [pc, #232]	@ (8013b9c <etharp_find_entry+0x2d8>)
 8013ab4:	f240 126d 	movw	r2, #365	@ 0x16d
 8013ab8:	493b      	ldr	r1, [pc, #236]	@ (8013ba8 <etharp_find_entry+0x2e4>)
 8013aba:	483a      	ldr	r0, [pc, #232]	@ (8013ba4 <etharp_find_entry+0x2e0>)
 8013abc:	f002 fb06 	bl	80160cc <iprintf>
 8013ac0:	e010      	b.n	8013ae4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8013ac2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8013ac6:	2b09      	cmp	r3, #9
 8013ac8:	dc02      	bgt.n	8013ad0 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8013aca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013acc:	843b      	strh	r3, [r7, #32]
 8013ace:	e009      	b.n	8013ae4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8013ad0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013ad4:	2b09      	cmp	r3, #9
 8013ad6:	dc02      	bgt.n	8013ade <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8013ad8:	8bfb      	ldrh	r3, [r7, #30]
 8013ada:	843b      	strh	r3, [r7, #32]
 8013adc:	e002      	b.n	8013ae4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8013ade:	f04f 33ff 	mov.w	r3, #4294967295
 8013ae2:	e054      	b.n	8013b8e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013ae4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013ae8:	2b09      	cmp	r3, #9
 8013aea:	dd06      	ble.n	8013afa <etharp_find_entry+0x236>
 8013aec:	4b2b      	ldr	r3, [pc, #172]	@ (8013b9c <etharp_find_entry+0x2d8>)
 8013aee:	f240 127f 	movw	r2, #383	@ 0x17f
 8013af2:	492e      	ldr	r1, [pc, #184]	@ (8013bac <etharp_find_entry+0x2e8>)
 8013af4:	482b      	ldr	r0, [pc, #172]	@ (8013ba4 <etharp_find_entry+0x2e0>)
 8013af6:	f002 fae9 	bl	80160cc <iprintf>
    etharp_free_entry(i);
 8013afa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013afe:	4618      	mov	r0, r3
 8013b00:	f7ff fe06 	bl	8013710 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013b04:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013b08:	2b09      	cmp	r3, #9
 8013b0a:	dd06      	ble.n	8013b1a <etharp_find_entry+0x256>
 8013b0c:	4b23      	ldr	r3, [pc, #140]	@ (8013b9c <etharp_find_entry+0x2d8>)
 8013b0e:	f240 1283 	movw	r2, #387	@ 0x183
 8013b12:	4926      	ldr	r1, [pc, #152]	@ (8013bac <etharp_find_entry+0x2e8>)
 8013b14:	4823      	ldr	r0, [pc, #140]	@ (8013ba4 <etharp_find_entry+0x2e0>)
 8013b16:	f002 fad9 	bl	80160cc <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8013b1a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b1e:	491e      	ldr	r1, [pc, #120]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013b20:	4613      	mov	r3, r2
 8013b22:	005b      	lsls	r3, r3, #1
 8013b24:	4413      	add	r3, r2
 8013b26:	00db      	lsls	r3, r3, #3
 8013b28:	440b      	add	r3, r1
 8013b2a:	3314      	adds	r3, #20
 8013b2c:	781b      	ldrb	r3, [r3, #0]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d006      	beq.n	8013b40 <etharp_find_entry+0x27c>
 8013b32:	4b1a      	ldr	r3, [pc, #104]	@ (8013b9c <etharp_find_entry+0x2d8>)
 8013b34:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8013b38:	491d      	ldr	r1, [pc, #116]	@ (8013bb0 <etharp_find_entry+0x2ec>)
 8013b3a:	481a      	ldr	r0, [pc, #104]	@ (8013ba4 <etharp_find_entry+0x2e0>)
 8013b3c:	f002 fac6 	bl	80160cc <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d00b      	beq.n	8013b5e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8013b46:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b4a:	68fb      	ldr	r3, [r7, #12]
 8013b4c:	6819      	ldr	r1, [r3, #0]
 8013b4e:	4812      	ldr	r0, [pc, #72]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013b50:	4613      	mov	r3, r2
 8013b52:	005b      	lsls	r3, r3, #1
 8013b54:	4413      	add	r3, r2
 8013b56:	00db      	lsls	r3, r3, #3
 8013b58:	4403      	add	r3, r0
 8013b5a:	3304      	adds	r3, #4
 8013b5c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8013b5e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b62:	490d      	ldr	r1, [pc, #52]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013b64:	4613      	mov	r3, r2
 8013b66:	005b      	lsls	r3, r3, #1
 8013b68:	4413      	add	r3, r2
 8013b6a:	00db      	lsls	r3, r3, #3
 8013b6c:	440b      	add	r3, r1
 8013b6e:	3312      	adds	r3, #18
 8013b70:	2200      	movs	r2, #0
 8013b72:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8013b74:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013b78:	4907      	ldr	r1, [pc, #28]	@ (8013b98 <etharp_find_entry+0x2d4>)
 8013b7a:	4613      	mov	r3, r2
 8013b7c:	005b      	lsls	r3, r3, #1
 8013b7e:	4413      	add	r3, r2
 8013b80:	00db      	lsls	r3, r3, #3
 8013b82:	440b      	add	r3, r1
 8013b84:	3308      	adds	r3, #8
 8013b86:	687a      	ldr	r2, [r7, #4]
 8013b88:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8013b8a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8013b8e:	4618      	mov	r0, r3
 8013b90:	3728      	adds	r7, #40	@ 0x28
 8013b92:	46bd      	mov	sp, r7
 8013b94:	bd80      	pop	{r7, pc}
 8013b96:	bf00      	nop
 8013b98:	2400ca2c 	.word	0x2400ca2c
 8013b9c:	080199fc 	.word	0x080199fc
 8013ba0:	08019a34 	.word	0x08019a34
 8013ba4:	08019a74 	.word	0x08019a74
 8013ba8:	08019a9c 	.word	0x08019a9c
 8013bac:	08019ab4 	.word	0x08019ab4
 8013bb0:	08019ac8 	.word	0x08019ac8

08013bb4 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8013bb4:	b580      	push	{r7, lr}
 8013bb6:	b088      	sub	sp, #32
 8013bb8:	af02      	add	r7, sp, #8
 8013bba:	60f8      	str	r0, [r7, #12]
 8013bbc:	60b9      	str	r1, [r7, #8]
 8013bbe:	607a      	str	r2, [r7, #4]
 8013bc0:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8013bc8:	2b06      	cmp	r3, #6
 8013bca:	d006      	beq.n	8013bda <etharp_update_arp_entry+0x26>
 8013bcc:	4b48      	ldr	r3, [pc, #288]	@ (8013cf0 <etharp_update_arp_entry+0x13c>)
 8013bce:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8013bd2:	4948      	ldr	r1, [pc, #288]	@ (8013cf4 <etharp_update_arp_entry+0x140>)
 8013bd4:	4848      	ldr	r0, [pc, #288]	@ (8013cf8 <etharp_update_arp_entry+0x144>)
 8013bd6:	f002 fa79 	bl	80160cc <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8013bda:	68bb      	ldr	r3, [r7, #8]
 8013bdc:	2b00      	cmp	r3, #0
 8013bde:	d012      	beq.n	8013c06 <etharp_update_arp_entry+0x52>
 8013be0:	68bb      	ldr	r3, [r7, #8]
 8013be2:	681b      	ldr	r3, [r3, #0]
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	d00e      	beq.n	8013c06 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013be8:	68bb      	ldr	r3, [r7, #8]
 8013bea:	681b      	ldr	r3, [r3, #0]
 8013bec:	68f9      	ldr	r1, [r7, #12]
 8013bee:	4618      	mov	r0, r3
 8013bf0:	f001 f924 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 8013bf4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d105      	bne.n	8013c06 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8013bfa:	68bb      	ldr	r3, [r7, #8]
 8013bfc:	681b      	ldr	r3, [r3, #0]
 8013bfe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013c02:	2be0      	cmp	r3, #224	@ 0xe0
 8013c04:	d102      	bne.n	8013c0c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013c06:	f06f 030f 	mvn.w	r3, #15
 8013c0a:	e06c      	b.n	8013ce6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8013c0c:	78fb      	ldrb	r3, [r7, #3]
 8013c0e:	68fa      	ldr	r2, [r7, #12]
 8013c10:	4619      	mov	r1, r3
 8013c12:	68b8      	ldr	r0, [r7, #8]
 8013c14:	f7ff fe56 	bl	80138c4 <etharp_find_entry>
 8013c18:	4603      	mov	r3, r0
 8013c1a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8013c1c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8013c20:	2b00      	cmp	r3, #0
 8013c22:	da02      	bge.n	8013c2a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8013c24:	8afb      	ldrh	r3, [r7, #22]
 8013c26:	b25b      	sxtb	r3, r3
 8013c28:	e05d      	b.n	8013ce6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8013c2a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013c2e:	4933      	ldr	r1, [pc, #204]	@ (8013cfc <etharp_update_arp_entry+0x148>)
 8013c30:	4613      	mov	r3, r2
 8013c32:	005b      	lsls	r3, r3, #1
 8013c34:	4413      	add	r3, r2
 8013c36:	00db      	lsls	r3, r3, #3
 8013c38:	440b      	add	r3, r1
 8013c3a:	3314      	adds	r3, #20
 8013c3c:	2202      	movs	r2, #2
 8013c3e:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8013c40:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013c44:	492d      	ldr	r1, [pc, #180]	@ (8013cfc <etharp_update_arp_entry+0x148>)
 8013c46:	4613      	mov	r3, r2
 8013c48:	005b      	lsls	r3, r3, #1
 8013c4a:	4413      	add	r3, r2
 8013c4c:	00db      	lsls	r3, r3, #3
 8013c4e:	440b      	add	r3, r1
 8013c50:	3308      	adds	r3, #8
 8013c52:	68fa      	ldr	r2, [r7, #12]
 8013c54:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8013c56:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013c5a:	4613      	mov	r3, r2
 8013c5c:	005b      	lsls	r3, r3, #1
 8013c5e:	4413      	add	r3, r2
 8013c60:	00db      	lsls	r3, r3, #3
 8013c62:	3308      	adds	r3, #8
 8013c64:	4a25      	ldr	r2, [pc, #148]	@ (8013cfc <etharp_update_arp_entry+0x148>)
 8013c66:	4413      	add	r3, r2
 8013c68:	3304      	adds	r3, #4
 8013c6a:	2206      	movs	r2, #6
 8013c6c:	6879      	ldr	r1, [r7, #4]
 8013c6e:	4618      	mov	r0, r3
 8013c70:	f002 fb6b 	bl	801634a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8013c74:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013c78:	4920      	ldr	r1, [pc, #128]	@ (8013cfc <etharp_update_arp_entry+0x148>)
 8013c7a:	4613      	mov	r3, r2
 8013c7c:	005b      	lsls	r3, r3, #1
 8013c7e:	4413      	add	r3, r2
 8013c80:	00db      	lsls	r3, r3, #3
 8013c82:	440b      	add	r3, r1
 8013c84:	3312      	adds	r3, #18
 8013c86:	2200      	movs	r2, #0
 8013c88:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013c8a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013c8e:	491b      	ldr	r1, [pc, #108]	@ (8013cfc <etharp_update_arp_entry+0x148>)
 8013c90:	4613      	mov	r3, r2
 8013c92:	005b      	lsls	r3, r3, #1
 8013c94:	4413      	add	r3, r2
 8013c96:	00db      	lsls	r3, r3, #3
 8013c98:	440b      	add	r3, r1
 8013c9a:	681b      	ldr	r3, [r3, #0]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d021      	beq.n	8013ce4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8013ca0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013ca4:	4915      	ldr	r1, [pc, #84]	@ (8013cfc <etharp_update_arp_entry+0x148>)
 8013ca6:	4613      	mov	r3, r2
 8013ca8:	005b      	lsls	r3, r3, #1
 8013caa:	4413      	add	r3, r2
 8013cac:	00db      	lsls	r3, r3, #3
 8013cae:	440b      	add	r3, r1
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8013cb4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013cb8:	4910      	ldr	r1, [pc, #64]	@ (8013cfc <etharp_update_arp_entry+0x148>)
 8013cba:	4613      	mov	r3, r2
 8013cbc:	005b      	lsls	r3, r3, #1
 8013cbe:	4413      	add	r3, r2
 8013cc0:	00db      	lsls	r3, r3, #3
 8013cc2:	440b      	add	r3, r1
 8013cc4:	2200      	movs	r2, #0
 8013cc6:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8013cce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013cd2:	9300      	str	r3, [sp, #0]
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	6939      	ldr	r1, [r7, #16]
 8013cd8:	68f8      	ldr	r0, [r7, #12]
 8013cda:	f001 ffbd 	bl	8015c58 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8013cde:	6938      	ldr	r0, [r7, #16]
 8013ce0:	f7f9 fdea 	bl	800d8b8 <pbuf_free>
  }
  return ERR_OK;
 8013ce4:	2300      	movs	r3, #0
}
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	3718      	adds	r7, #24
 8013cea:	46bd      	mov	sp, r7
 8013cec:	bd80      	pop	{r7, pc}
 8013cee:	bf00      	nop
 8013cf0:	080199fc 	.word	0x080199fc
 8013cf4:	08019af4 	.word	0x08019af4
 8013cf8:	08019a74 	.word	0x08019a74
 8013cfc:	2400ca2c 	.word	0x2400ca2c

08013d00 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8013d00:	b580      	push	{r7, lr}
 8013d02:	b084      	sub	sp, #16
 8013d04:	af00      	add	r7, sp, #0
 8013d06:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013d08:	2300      	movs	r3, #0
 8013d0a:	60fb      	str	r3, [r7, #12]
 8013d0c:	e01e      	b.n	8013d4c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8013d0e:	4913      	ldr	r1, [pc, #76]	@ (8013d5c <etharp_cleanup_netif+0x5c>)
 8013d10:	68fa      	ldr	r2, [r7, #12]
 8013d12:	4613      	mov	r3, r2
 8013d14:	005b      	lsls	r3, r3, #1
 8013d16:	4413      	add	r3, r2
 8013d18:	00db      	lsls	r3, r3, #3
 8013d1a:	440b      	add	r3, r1
 8013d1c:	3314      	adds	r3, #20
 8013d1e:	781b      	ldrb	r3, [r3, #0]
 8013d20:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8013d22:	7afb      	ldrb	r3, [r7, #11]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d00e      	beq.n	8013d46 <etharp_cleanup_netif+0x46>
 8013d28:	490c      	ldr	r1, [pc, #48]	@ (8013d5c <etharp_cleanup_netif+0x5c>)
 8013d2a:	68fa      	ldr	r2, [r7, #12]
 8013d2c:	4613      	mov	r3, r2
 8013d2e:	005b      	lsls	r3, r3, #1
 8013d30:	4413      	add	r3, r2
 8013d32:	00db      	lsls	r3, r3, #3
 8013d34:	440b      	add	r3, r1
 8013d36:	3308      	adds	r3, #8
 8013d38:	681b      	ldr	r3, [r3, #0]
 8013d3a:	687a      	ldr	r2, [r7, #4]
 8013d3c:	429a      	cmp	r2, r3
 8013d3e:	d102      	bne.n	8013d46 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8013d40:	68f8      	ldr	r0, [r7, #12]
 8013d42:	f7ff fce5 	bl	8013710 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	3301      	adds	r3, #1
 8013d4a:	60fb      	str	r3, [r7, #12]
 8013d4c:	68fb      	ldr	r3, [r7, #12]
 8013d4e:	2b09      	cmp	r3, #9
 8013d50:	dddd      	ble.n	8013d0e <etharp_cleanup_netif+0xe>
    }
  }
}
 8013d52:	bf00      	nop
 8013d54:	bf00      	nop
 8013d56:	3710      	adds	r7, #16
 8013d58:	46bd      	mov	sp, r7
 8013d5a:	bd80      	pop	{r7, pc}
 8013d5c:	2400ca2c 	.word	0x2400ca2c

08013d60 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8013d60:	b5b0      	push	{r4, r5, r7, lr}
 8013d62:	b08a      	sub	sp, #40	@ 0x28
 8013d64:	af04      	add	r7, sp, #16
 8013d66:	6078      	str	r0, [r7, #4]
 8013d68:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013d6a:	683b      	ldr	r3, [r7, #0]
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d107      	bne.n	8013d80 <etharp_input+0x20>
 8013d70:	4b3d      	ldr	r3, [pc, #244]	@ (8013e68 <etharp_input+0x108>)
 8013d72:	f240 228a 	movw	r2, #650	@ 0x28a
 8013d76:	493d      	ldr	r1, [pc, #244]	@ (8013e6c <etharp_input+0x10c>)
 8013d78:	483d      	ldr	r0, [pc, #244]	@ (8013e70 <etharp_input+0x110>)
 8013d7a:	f002 f9a7 	bl	80160cc <iprintf>
 8013d7e:	e06f      	b.n	8013e60 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	685b      	ldr	r3, [r3, #4]
 8013d84:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013d86:	693b      	ldr	r3, [r7, #16]
 8013d88:	881b      	ldrh	r3, [r3, #0]
 8013d8a:	b29b      	uxth	r3, r3
 8013d8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013d90:	d10c      	bne.n	8013dac <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013d92:	693b      	ldr	r3, [r7, #16]
 8013d94:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013d96:	2b06      	cmp	r3, #6
 8013d98:	d108      	bne.n	8013dac <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013d9a:	693b      	ldr	r3, [r7, #16]
 8013d9c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013d9e:	2b04      	cmp	r3, #4
 8013da0:	d104      	bne.n	8013dac <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8013da2:	693b      	ldr	r3, [r7, #16]
 8013da4:	885b      	ldrh	r3, [r3, #2]
 8013da6:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013da8:	2b08      	cmp	r3, #8
 8013daa:	d003      	beq.n	8013db4 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8013dac:	6878      	ldr	r0, [r7, #4]
 8013dae:	f7f9 fd83 	bl	800d8b8 <pbuf_free>
    return;
 8013db2:	e055      	b.n	8013e60 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8013db4:	693b      	ldr	r3, [r7, #16]
 8013db6:	330e      	adds	r3, #14
 8013db8:	681b      	ldr	r3, [r3, #0]
 8013dba:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8013dbc:	693b      	ldr	r3, [r7, #16]
 8013dbe:	3318      	adds	r3, #24
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013dc4:	683b      	ldr	r3, [r7, #0]
 8013dc6:	3304      	adds	r3, #4
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d102      	bne.n	8013dd4 <etharp_input+0x74>
    for_us = 0;
 8013dce:	2300      	movs	r3, #0
 8013dd0:	75fb      	strb	r3, [r7, #23]
 8013dd2:	e009      	b.n	8013de8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8013dd4:	68ba      	ldr	r2, [r7, #8]
 8013dd6:	683b      	ldr	r3, [r7, #0]
 8013dd8:	3304      	adds	r3, #4
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	429a      	cmp	r2, r3
 8013dde:	bf0c      	ite	eq
 8013de0:	2301      	moveq	r3, #1
 8013de2:	2300      	movne	r3, #0
 8013de4:	b2db      	uxtb	r3, r3
 8013de6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8013de8:	693b      	ldr	r3, [r7, #16]
 8013dea:	f103 0208 	add.w	r2, r3, #8
 8013dee:	7dfb      	ldrb	r3, [r7, #23]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	d001      	beq.n	8013df8 <etharp_input+0x98>
 8013df4:	2301      	movs	r3, #1
 8013df6:	e000      	b.n	8013dfa <etharp_input+0x9a>
 8013df8:	2302      	movs	r3, #2
 8013dfa:	f107 010c 	add.w	r1, r7, #12
 8013dfe:	6838      	ldr	r0, [r7, #0]
 8013e00:	f7ff fed8 	bl	8013bb4 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8013e04:	693b      	ldr	r3, [r7, #16]
 8013e06:	88db      	ldrh	r3, [r3, #6]
 8013e08:	b29b      	uxth	r3, r3
 8013e0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013e0e:	d003      	beq.n	8013e18 <etharp_input+0xb8>
 8013e10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013e14:	d01e      	beq.n	8013e54 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013e16:	e020      	b.n	8013e5a <etharp_input+0xfa>
      if (for_us) {
 8013e18:	7dfb      	ldrb	r3, [r7, #23]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d01c      	beq.n	8013e58 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8013e1e:	683b      	ldr	r3, [r7, #0]
 8013e20:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013e24:	693b      	ldr	r3, [r7, #16]
 8013e26:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8013e2a:	683b      	ldr	r3, [r7, #0]
 8013e2c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8013e30:	683b      	ldr	r3, [r7, #0]
 8013e32:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013e34:	693a      	ldr	r2, [r7, #16]
 8013e36:	3208      	adds	r2, #8
        etharp_raw(netif,
 8013e38:	2102      	movs	r1, #2
 8013e3a:	9103      	str	r1, [sp, #12]
 8013e3c:	f107 010c 	add.w	r1, r7, #12
 8013e40:	9102      	str	r1, [sp, #8]
 8013e42:	9201      	str	r2, [sp, #4]
 8013e44:	9300      	str	r3, [sp, #0]
 8013e46:	462b      	mov	r3, r5
 8013e48:	4622      	mov	r2, r4
 8013e4a:	4601      	mov	r1, r0
 8013e4c:	6838      	ldr	r0, [r7, #0]
 8013e4e:	f000 faeb 	bl	8014428 <etharp_raw>
      break;
 8013e52:	e001      	b.n	8013e58 <etharp_input+0xf8>
      break;
 8013e54:	bf00      	nop
 8013e56:	e000      	b.n	8013e5a <etharp_input+0xfa>
      break;
 8013e58:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8013e5a:	6878      	ldr	r0, [r7, #4]
 8013e5c:	f7f9 fd2c 	bl	800d8b8 <pbuf_free>
}
 8013e60:	3718      	adds	r7, #24
 8013e62:	46bd      	mov	sp, r7
 8013e64:	bdb0      	pop	{r4, r5, r7, pc}
 8013e66:	bf00      	nop
 8013e68:	080199fc 	.word	0x080199fc
 8013e6c:	08019b4c 	.word	0x08019b4c
 8013e70:	08019a74 	.word	0x08019a74

08013e74 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8013e74:	b580      	push	{r7, lr}
 8013e76:	b086      	sub	sp, #24
 8013e78:	af02      	add	r7, sp, #8
 8013e7a:	60f8      	str	r0, [r7, #12]
 8013e7c:	60b9      	str	r1, [r7, #8]
 8013e7e:	4613      	mov	r3, r2
 8013e80:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8013e82:	79fa      	ldrb	r2, [r7, #7]
 8013e84:	4944      	ldr	r1, [pc, #272]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013e86:	4613      	mov	r3, r2
 8013e88:	005b      	lsls	r3, r3, #1
 8013e8a:	4413      	add	r3, r2
 8013e8c:	00db      	lsls	r3, r3, #3
 8013e8e:	440b      	add	r3, r1
 8013e90:	3314      	adds	r3, #20
 8013e92:	781b      	ldrb	r3, [r3, #0]
 8013e94:	2b01      	cmp	r3, #1
 8013e96:	d806      	bhi.n	8013ea6 <etharp_output_to_arp_index+0x32>
 8013e98:	4b40      	ldr	r3, [pc, #256]	@ (8013f9c <etharp_output_to_arp_index+0x128>)
 8013e9a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8013e9e:	4940      	ldr	r1, [pc, #256]	@ (8013fa0 <etharp_output_to_arp_index+0x12c>)
 8013ea0:	4840      	ldr	r0, [pc, #256]	@ (8013fa4 <etharp_output_to_arp_index+0x130>)
 8013ea2:	f002 f913 	bl	80160cc <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8013ea6:	79fa      	ldrb	r2, [r7, #7]
 8013ea8:	493b      	ldr	r1, [pc, #236]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013eaa:	4613      	mov	r3, r2
 8013eac:	005b      	lsls	r3, r3, #1
 8013eae:	4413      	add	r3, r2
 8013eb0:	00db      	lsls	r3, r3, #3
 8013eb2:	440b      	add	r3, r1
 8013eb4:	3314      	adds	r3, #20
 8013eb6:	781b      	ldrb	r3, [r3, #0]
 8013eb8:	2b02      	cmp	r3, #2
 8013eba:	d153      	bne.n	8013f64 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8013ebc:	79fa      	ldrb	r2, [r7, #7]
 8013ebe:	4936      	ldr	r1, [pc, #216]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013ec0:	4613      	mov	r3, r2
 8013ec2:	005b      	lsls	r3, r3, #1
 8013ec4:	4413      	add	r3, r2
 8013ec6:	00db      	lsls	r3, r3, #3
 8013ec8:	440b      	add	r3, r1
 8013eca:	3312      	adds	r3, #18
 8013ecc:	881b      	ldrh	r3, [r3, #0]
 8013ece:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8013ed2:	d919      	bls.n	8013f08 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8013ed4:	79fa      	ldrb	r2, [r7, #7]
 8013ed6:	4613      	mov	r3, r2
 8013ed8:	005b      	lsls	r3, r3, #1
 8013eda:	4413      	add	r3, r2
 8013edc:	00db      	lsls	r3, r3, #3
 8013ede:	4a2e      	ldr	r2, [pc, #184]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013ee0:	4413      	add	r3, r2
 8013ee2:	3304      	adds	r3, #4
 8013ee4:	4619      	mov	r1, r3
 8013ee6:	68f8      	ldr	r0, [r7, #12]
 8013ee8:	f000 fb4c 	bl	8014584 <etharp_request>
 8013eec:	4603      	mov	r3, r0
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d138      	bne.n	8013f64 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013ef2:	79fa      	ldrb	r2, [r7, #7]
 8013ef4:	4928      	ldr	r1, [pc, #160]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013ef6:	4613      	mov	r3, r2
 8013ef8:	005b      	lsls	r3, r3, #1
 8013efa:	4413      	add	r3, r2
 8013efc:	00db      	lsls	r3, r3, #3
 8013efe:	440b      	add	r3, r1
 8013f00:	3314      	adds	r3, #20
 8013f02:	2203      	movs	r2, #3
 8013f04:	701a      	strb	r2, [r3, #0]
 8013f06:	e02d      	b.n	8013f64 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8013f08:	79fa      	ldrb	r2, [r7, #7]
 8013f0a:	4923      	ldr	r1, [pc, #140]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013f0c:	4613      	mov	r3, r2
 8013f0e:	005b      	lsls	r3, r3, #1
 8013f10:	4413      	add	r3, r2
 8013f12:	00db      	lsls	r3, r3, #3
 8013f14:	440b      	add	r3, r1
 8013f16:	3312      	adds	r3, #18
 8013f18:	881b      	ldrh	r3, [r3, #0]
 8013f1a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8013f1e:	d321      	bcc.n	8013f64 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8013f20:	79fa      	ldrb	r2, [r7, #7]
 8013f22:	4613      	mov	r3, r2
 8013f24:	005b      	lsls	r3, r3, #1
 8013f26:	4413      	add	r3, r2
 8013f28:	00db      	lsls	r3, r3, #3
 8013f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013f2c:	4413      	add	r3, r2
 8013f2e:	1d19      	adds	r1, r3, #4
 8013f30:	79fa      	ldrb	r2, [r7, #7]
 8013f32:	4613      	mov	r3, r2
 8013f34:	005b      	lsls	r3, r3, #1
 8013f36:	4413      	add	r3, r2
 8013f38:	00db      	lsls	r3, r3, #3
 8013f3a:	3308      	adds	r3, #8
 8013f3c:	4a16      	ldr	r2, [pc, #88]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013f3e:	4413      	add	r3, r2
 8013f40:	3304      	adds	r3, #4
 8013f42:	461a      	mov	r2, r3
 8013f44:	68f8      	ldr	r0, [r7, #12]
 8013f46:	f000 fafb 	bl	8014540 <etharp_request_dst>
 8013f4a:	4603      	mov	r3, r0
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d109      	bne.n	8013f64 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013f50:	79fa      	ldrb	r2, [r7, #7]
 8013f52:	4911      	ldr	r1, [pc, #68]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013f54:	4613      	mov	r3, r2
 8013f56:	005b      	lsls	r3, r3, #1
 8013f58:	4413      	add	r3, r2
 8013f5a:	00db      	lsls	r3, r3, #3
 8013f5c:	440b      	add	r3, r1
 8013f5e:	3314      	adds	r3, #20
 8013f60:	2203      	movs	r2, #3
 8013f62:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8013f6a:	79fa      	ldrb	r2, [r7, #7]
 8013f6c:	4613      	mov	r3, r2
 8013f6e:	005b      	lsls	r3, r3, #1
 8013f70:	4413      	add	r3, r2
 8013f72:	00db      	lsls	r3, r3, #3
 8013f74:	3308      	adds	r3, #8
 8013f76:	4a08      	ldr	r2, [pc, #32]	@ (8013f98 <etharp_output_to_arp_index+0x124>)
 8013f78:	4413      	add	r3, r2
 8013f7a:	3304      	adds	r3, #4
 8013f7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013f80:	9200      	str	r2, [sp, #0]
 8013f82:	460a      	mov	r2, r1
 8013f84:	68b9      	ldr	r1, [r7, #8]
 8013f86:	68f8      	ldr	r0, [r7, #12]
 8013f88:	f001 fe66 	bl	8015c58 <ethernet_output>
 8013f8c:	4603      	mov	r3, r0
}
 8013f8e:	4618      	mov	r0, r3
 8013f90:	3710      	adds	r7, #16
 8013f92:	46bd      	mov	sp, r7
 8013f94:	bd80      	pop	{r7, pc}
 8013f96:	bf00      	nop
 8013f98:	2400ca2c 	.word	0x2400ca2c
 8013f9c:	080199fc 	.word	0x080199fc
 8013fa0:	08019b6c 	.word	0x08019b6c
 8013fa4:	08019a74 	.word	0x08019a74

08013fa8 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8013fa8:	b580      	push	{r7, lr}
 8013faa:	b08a      	sub	sp, #40	@ 0x28
 8013fac:	af02      	add	r7, sp, #8
 8013fae:	60f8      	str	r0, [r7, #12]
 8013fb0:	60b9      	str	r1, [r7, #8]
 8013fb2:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013fb8:	68fb      	ldr	r3, [r7, #12]
 8013fba:	2b00      	cmp	r3, #0
 8013fbc:	d106      	bne.n	8013fcc <etharp_output+0x24>
 8013fbe:	4b73      	ldr	r3, [pc, #460]	@ (801418c <etharp_output+0x1e4>)
 8013fc0:	f240 321e 	movw	r2, #798	@ 0x31e
 8013fc4:	4972      	ldr	r1, [pc, #456]	@ (8014190 <etharp_output+0x1e8>)
 8013fc6:	4873      	ldr	r0, [pc, #460]	@ (8014194 <etharp_output+0x1ec>)
 8013fc8:	f002 f880 	bl	80160cc <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8013fcc:	68bb      	ldr	r3, [r7, #8]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d106      	bne.n	8013fe0 <etharp_output+0x38>
 8013fd2:	4b6e      	ldr	r3, [pc, #440]	@ (801418c <etharp_output+0x1e4>)
 8013fd4:	f240 321f 	movw	r2, #799	@ 0x31f
 8013fd8:	496f      	ldr	r1, [pc, #444]	@ (8014198 <etharp_output+0x1f0>)
 8013fda:	486e      	ldr	r0, [pc, #440]	@ (8014194 <etharp_output+0x1ec>)
 8013fdc:	f002 f876 	bl	80160cc <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d106      	bne.n	8013ff4 <etharp_output+0x4c>
 8013fe6:	4b69      	ldr	r3, [pc, #420]	@ (801418c <etharp_output+0x1e4>)
 8013fe8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8013fec:	496b      	ldr	r1, [pc, #428]	@ (801419c <etharp_output+0x1f4>)
 8013fee:	4869      	ldr	r0, [pc, #420]	@ (8014194 <etharp_output+0x1ec>)
 8013ff0:	f002 f86c 	bl	80160cc <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	68f9      	ldr	r1, [r7, #12]
 8013ffa:	4618      	mov	r0, r3
 8013ffc:	f000 ff1e 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 8014000:	4603      	mov	r3, r0
 8014002:	2b00      	cmp	r3, #0
 8014004:	d002      	beq.n	801400c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8014006:	4b66      	ldr	r3, [pc, #408]	@ (80141a0 <etharp_output+0x1f8>)
 8014008:	61fb      	str	r3, [r7, #28]
 801400a:	e0af      	b.n	801416c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014014:	2be0      	cmp	r3, #224	@ 0xe0
 8014016:	d118      	bne.n	801404a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8014018:	2301      	movs	r3, #1
 801401a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801401c:	2300      	movs	r3, #0
 801401e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8014020:	235e      	movs	r3, #94	@ 0x5e
 8014022:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	3301      	adds	r3, #1
 8014028:	781b      	ldrb	r3, [r3, #0]
 801402a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801402e:	b2db      	uxtb	r3, r3
 8014030:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	3302      	adds	r3, #2
 8014036:	781b      	ldrb	r3, [r3, #0]
 8014038:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801403a:	687b      	ldr	r3, [r7, #4]
 801403c:	3303      	adds	r3, #3
 801403e:	781b      	ldrb	r3, [r3, #0]
 8014040:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8014042:	f107 0310 	add.w	r3, r7, #16
 8014046:	61fb      	str	r3, [r7, #28]
 8014048:	e090      	b.n	801416c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	681a      	ldr	r2, [r3, #0]
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	3304      	adds	r3, #4
 8014052:	681b      	ldr	r3, [r3, #0]
 8014054:	405a      	eors	r2, r3
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	3308      	adds	r3, #8
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	4013      	ands	r3, r2
 801405e:	2b00      	cmp	r3, #0
 8014060:	d012      	beq.n	8014088 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8014068:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801406c:	4293      	cmp	r3, r2
 801406e:	d00b      	beq.n	8014088 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	330c      	adds	r3, #12
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	2b00      	cmp	r3, #0
 8014078:	d003      	beq.n	8014082 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	330c      	adds	r3, #12
 801407e:	61bb      	str	r3, [r7, #24]
 8014080:	e002      	b.n	8014088 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8014082:	f06f 0303 	mvn.w	r3, #3
 8014086:	e07d      	b.n	8014184 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8014088:	4b46      	ldr	r3, [pc, #280]	@ (80141a4 <etharp_output+0x1fc>)
 801408a:	781b      	ldrb	r3, [r3, #0]
 801408c:	4619      	mov	r1, r3
 801408e:	4a46      	ldr	r2, [pc, #280]	@ (80141a8 <etharp_output+0x200>)
 8014090:	460b      	mov	r3, r1
 8014092:	005b      	lsls	r3, r3, #1
 8014094:	440b      	add	r3, r1
 8014096:	00db      	lsls	r3, r3, #3
 8014098:	4413      	add	r3, r2
 801409a:	3314      	adds	r3, #20
 801409c:	781b      	ldrb	r3, [r3, #0]
 801409e:	2b01      	cmp	r3, #1
 80140a0:	d925      	bls.n	80140ee <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 80140a2:	4b40      	ldr	r3, [pc, #256]	@ (80141a4 <etharp_output+0x1fc>)
 80140a4:	781b      	ldrb	r3, [r3, #0]
 80140a6:	4619      	mov	r1, r3
 80140a8:	4a3f      	ldr	r2, [pc, #252]	@ (80141a8 <etharp_output+0x200>)
 80140aa:	460b      	mov	r3, r1
 80140ac:	005b      	lsls	r3, r3, #1
 80140ae:	440b      	add	r3, r1
 80140b0:	00db      	lsls	r3, r3, #3
 80140b2:	4413      	add	r3, r2
 80140b4:	3308      	adds	r3, #8
 80140b6:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80140b8:	68fa      	ldr	r2, [r7, #12]
 80140ba:	429a      	cmp	r2, r3
 80140bc:	d117      	bne.n	80140ee <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80140be:	69bb      	ldr	r3, [r7, #24]
 80140c0:	681a      	ldr	r2, [r3, #0]
 80140c2:	4b38      	ldr	r3, [pc, #224]	@ (80141a4 <etharp_output+0x1fc>)
 80140c4:	781b      	ldrb	r3, [r3, #0]
 80140c6:	4618      	mov	r0, r3
 80140c8:	4937      	ldr	r1, [pc, #220]	@ (80141a8 <etharp_output+0x200>)
 80140ca:	4603      	mov	r3, r0
 80140cc:	005b      	lsls	r3, r3, #1
 80140ce:	4403      	add	r3, r0
 80140d0:	00db      	lsls	r3, r3, #3
 80140d2:	440b      	add	r3, r1
 80140d4:	3304      	adds	r3, #4
 80140d6:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80140d8:	429a      	cmp	r2, r3
 80140da:	d108      	bne.n	80140ee <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80140dc:	4b31      	ldr	r3, [pc, #196]	@ (80141a4 <etharp_output+0x1fc>)
 80140de:	781b      	ldrb	r3, [r3, #0]
 80140e0:	461a      	mov	r2, r3
 80140e2:	68b9      	ldr	r1, [r7, #8]
 80140e4:	68f8      	ldr	r0, [r7, #12]
 80140e6:	f7ff fec5 	bl	8013e74 <etharp_output_to_arp_index>
 80140ea:	4603      	mov	r3, r0
 80140ec:	e04a      	b.n	8014184 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80140ee:	2300      	movs	r3, #0
 80140f0:	75fb      	strb	r3, [r7, #23]
 80140f2:	e031      	b.n	8014158 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80140f4:	7dfa      	ldrb	r2, [r7, #23]
 80140f6:	492c      	ldr	r1, [pc, #176]	@ (80141a8 <etharp_output+0x200>)
 80140f8:	4613      	mov	r3, r2
 80140fa:	005b      	lsls	r3, r3, #1
 80140fc:	4413      	add	r3, r2
 80140fe:	00db      	lsls	r3, r3, #3
 8014100:	440b      	add	r3, r1
 8014102:	3314      	adds	r3, #20
 8014104:	781b      	ldrb	r3, [r3, #0]
 8014106:	2b01      	cmp	r3, #1
 8014108:	d923      	bls.n	8014152 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801410a:	7dfa      	ldrb	r2, [r7, #23]
 801410c:	4926      	ldr	r1, [pc, #152]	@ (80141a8 <etharp_output+0x200>)
 801410e:	4613      	mov	r3, r2
 8014110:	005b      	lsls	r3, r3, #1
 8014112:	4413      	add	r3, r2
 8014114:	00db      	lsls	r3, r3, #3
 8014116:	440b      	add	r3, r1
 8014118:	3308      	adds	r3, #8
 801411a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801411c:	68fa      	ldr	r2, [r7, #12]
 801411e:	429a      	cmp	r2, r3
 8014120:	d117      	bne.n	8014152 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8014122:	69bb      	ldr	r3, [r7, #24]
 8014124:	6819      	ldr	r1, [r3, #0]
 8014126:	7dfa      	ldrb	r2, [r7, #23]
 8014128:	481f      	ldr	r0, [pc, #124]	@ (80141a8 <etharp_output+0x200>)
 801412a:	4613      	mov	r3, r2
 801412c:	005b      	lsls	r3, r3, #1
 801412e:	4413      	add	r3, r2
 8014130:	00db      	lsls	r3, r3, #3
 8014132:	4403      	add	r3, r0
 8014134:	3304      	adds	r3, #4
 8014136:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8014138:	4299      	cmp	r1, r3
 801413a:	d10a      	bne.n	8014152 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801413c:	4a19      	ldr	r2, [pc, #100]	@ (80141a4 <etharp_output+0x1fc>)
 801413e:	7dfb      	ldrb	r3, [r7, #23]
 8014140:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8014142:	7dfb      	ldrb	r3, [r7, #23]
 8014144:	461a      	mov	r2, r3
 8014146:	68b9      	ldr	r1, [r7, #8]
 8014148:	68f8      	ldr	r0, [r7, #12]
 801414a:	f7ff fe93 	bl	8013e74 <etharp_output_to_arp_index>
 801414e:	4603      	mov	r3, r0
 8014150:	e018      	b.n	8014184 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8014152:	7dfb      	ldrb	r3, [r7, #23]
 8014154:	3301      	adds	r3, #1
 8014156:	75fb      	strb	r3, [r7, #23]
 8014158:	7dfb      	ldrb	r3, [r7, #23]
 801415a:	2b09      	cmp	r3, #9
 801415c:	d9ca      	bls.n	80140f4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801415e:	68ba      	ldr	r2, [r7, #8]
 8014160:	69b9      	ldr	r1, [r7, #24]
 8014162:	68f8      	ldr	r0, [r7, #12]
 8014164:	f000 f822 	bl	80141ac <etharp_query>
 8014168:	4603      	mov	r3, r0
 801416a:	e00b      	b.n	8014184 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8014172:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014176:	9300      	str	r3, [sp, #0]
 8014178:	69fb      	ldr	r3, [r7, #28]
 801417a:	68b9      	ldr	r1, [r7, #8]
 801417c:	68f8      	ldr	r0, [r7, #12]
 801417e:	f001 fd6b 	bl	8015c58 <ethernet_output>
 8014182:	4603      	mov	r3, r0
}
 8014184:	4618      	mov	r0, r3
 8014186:	3720      	adds	r7, #32
 8014188:	46bd      	mov	sp, r7
 801418a:	bd80      	pop	{r7, pc}
 801418c:	080199fc 	.word	0x080199fc
 8014190:	08019b4c 	.word	0x08019b4c
 8014194:	08019a74 	.word	0x08019a74
 8014198:	08019b9c 	.word	0x08019b9c
 801419c:	08019b3c 	.word	0x08019b3c
 80141a0:	0801a214 	.word	0x0801a214
 80141a4:	2400cb1c 	.word	0x2400cb1c
 80141a8:	2400ca2c 	.word	0x2400ca2c

080141ac <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80141ac:	b580      	push	{r7, lr}
 80141ae:	b08c      	sub	sp, #48	@ 0x30
 80141b0:	af02      	add	r7, sp, #8
 80141b2:	60f8      	str	r0, [r7, #12]
 80141b4:	60b9      	str	r1, [r7, #8]
 80141b6:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80141b8:	68fb      	ldr	r3, [r7, #12]
 80141ba:	3326      	adds	r3, #38	@ 0x26
 80141bc:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80141be:	23ff      	movs	r3, #255	@ 0xff
 80141c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 80141c4:	2300      	movs	r3, #0
 80141c6:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80141c8:	68bb      	ldr	r3, [r7, #8]
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	68f9      	ldr	r1, [r7, #12]
 80141ce:	4618      	mov	r0, r3
 80141d0:	f000 fe34 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 80141d4:	4603      	mov	r3, r0
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d10c      	bne.n	80141f4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80141da:	68bb      	ldr	r3, [r7, #8]
 80141dc:	681b      	ldr	r3, [r3, #0]
 80141de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80141e2:	2be0      	cmp	r3, #224	@ 0xe0
 80141e4:	d006      	beq.n	80141f4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80141e6:	68bb      	ldr	r3, [r7, #8]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d003      	beq.n	80141f4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80141ec:	68bb      	ldr	r3, [r7, #8]
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d102      	bne.n	80141fa <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80141f4:	f06f 030f 	mvn.w	r3, #15
 80141f8:	e101      	b.n	80143fe <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80141fa:	68fa      	ldr	r2, [r7, #12]
 80141fc:	2101      	movs	r1, #1
 80141fe:	68b8      	ldr	r0, [r7, #8]
 8014200:	f7ff fb60 	bl	80138c4 <etharp_find_entry>
 8014204:	4603      	mov	r3, r0
 8014206:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8014208:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801420c:	2b00      	cmp	r3, #0
 801420e:	da02      	bge.n	8014216 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8014210:	8a7b      	ldrh	r3, [r7, #18]
 8014212:	b25b      	sxtb	r3, r3
 8014214:	e0f3      	b.n	80143fe <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8014216:	8a7b      	ldrh	r3, [r7, #18]
 8014218:	2b7e      	cmp	r3, #126	@ 0x7e
 801421a:	d906      	bls.n	801422a <etharp_query+0x7e>
 801421c:	4b7a      	ldr	r3, [pc, #488]	@ (8014408 <etharp_query+0x25c>)
 801421e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8014222:	497a      	ldr	r1, [pc, #488]	@ (801440c <etharp_query+0x260>)
 8014224:	487a      	ldr	r0, [pc, #488]	@ (8014410 <etharp_query+0x264>)
 8014226:	f001 ff51 	bl	80160cc <iprintf>
  i = (netif_addr_idx_t)i_err;
 801422a:	8a7b      	ldrh	r3, [r7, #18]
 801422c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801422e:	7c7a      	ldrb	r2, [r7, #17]
 8014230:	4978      	ldr	r1, [pc, #480]	@ (8014414 <etharp_query+0x268>)
 8014232:	4613      	mov	r3, r2
 8014234:	005b      	lsls	r3, r3, #1
 8014236:	4413      	add	r3, r2
 8014238:	00db      	lsls	r3, r3, #3
 801423a:	440b      	add	r3, r1
 801423c:	3314      	adds	r3, #20
 801423e:	781b      	ldrb	r3, [r3, #0]
 8014240:	2b00      	cmp	r3, #0
 8014242:	d115      	bne.n	8014270 <etharp_query+0xc4>
    is_new_entry = 1;
 8014244:	2301      	movs	r3, #1
 8014246:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8014248:	7c7a      	ldrb	r2, [r7, #17]
 801424a:	4972      	ldr	r1, [pc, #456]	@ (8014414 <etharp_query+0x268>)
 801424c:	4613      	mov	r3, r2
 801424e:	005b      	lsls	r3, r3, #1
 8014250:	4413      	add	r3, r2
 8014252:	00db      	lsls	r3, r3, #3
 8014254:	440b      	add	r3, r1
 8014256:	3314      	adds	r3, #20
 8014258:	2201      	movs	r2, #1
 801425a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801425c:	7c7a      	ldrb	r2, [r7, #17]
 801425e:	496d      	ldr	r1, [pc, #436]	@ (8014414 <etharp_query+0x268>)
 8014260:	4613      	mov	r3, r2
 8014262:	005b      	lsls	r3, r3, #1
 8014264:	4413      	add	r3, r2
 8014266:	00db      	lsls	r3, r3, #3
 8014268:	440b      	add	r3, r1
 801426a:	3308      	adds	r3, #8
 801426c:	68fa      	ldr	r2, [r7, #12]
 801426e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8014270:	7c7a      	ldrb	r2, [r7, #17]
 8014272:	4968      	ldr	r1, [pc, #416]	@ (8014414 <etharp_query+0x268>)
 8014274:	4613      	mov	r3, r2
 8014276:	005b      	lsls	r3, r3, #1
 8014278:	4413      	add	r3, r2
 801427a:	00db      	lsls	r3, r3, #3
 801427c:	440b      	add	r3, r1
 801427e:	3314      	adds	r3, #20
 8014280:	781b      	ldrb	r3, [r3, #0]
 8014282:	2b01      	cmp	r3, #1
 8014284:	d011      	beq.n	80142aa <etharp_query+0xfe>
 8014286:	7c7a      	ldrb	r2, [r7, #17]
 8014288:	4962      	ldr	r1, [pc, #392]	@ (8014414 <etharp_query+0x268>)
 801428a:	4613      	mov	r3, r2
 801428c:	005b      	lsls	r3, r3, #1
 801428e:	4413      	add	r3, r2
 8014290:	00db      	lsls	r3, r3, #3
 8014292:	440b      	add	r3, r1
 8014294:	3314      	adds	r3, #20
 8014296:	781b      	ldrb	r3, [r3, #0]
 8014298:	2b01      	cmp	r3, #1
 801429a:	d806      	bhi.n	80142aa <etharp_query+0xfe>
 801429c:	4b5a      	ldr	r3, [pc, #360]	@ (8014408 <etharp_query+0x25c>)
 801429e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 80142a2:	495d      	ldr	r1, [pc, #372]	@ (8014418 <etharp_query+0x26c>)
 80142a4:	485a      	ldr	r0, [pc, #360]	@ (8014410 <etharp_query+0x264>)
 80142a6:	f001 ff11 	bl	80160cc <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80142aa:	6a3b      	ldr	r3, [r7, #32]
 80142ac:	2b00      	cmp	r3, #0
 80142ae:	d102      	bne.n	80142b6 <etharp_query+0x10a>
 80142b0:	687b      	ldr	r3, [r7, #4]
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d10c      	bne.n	80142d0 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80142b6:	68b9      	ldr	r1, [r7, #8]
 80142b8:	68f8      	ldr	r0, [r7, #12]
 80142ba:	f000 f963 	bl	8014584 <etharp_request>
 80142be:	4603      	mov	r3, r0
 80142c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d102      	bne.n	80142d0 <etharp_query+0x124>
      return result;
 80142ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80142ce:	e096      	b.n	80143fe <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80142d0:	687b      	ldr	r3, [r7, #4]
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d106      	bne.n	80142e4 <etharp_query+0x138>
 80142d6:	4b4c      	ldr	r3, [pc, #304]	@ (8014408 <etharp_query+0x25c>)
 80142d8:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80142dc:	494f      	ldr	r1, [pc, #316]	@ (801441c <etharp_query+0x270>)
 80142de:	484c      	ldr	r0, [pc, #304]	@ (8014410 <etharp_query+0x264>)
 80142e0:	f001 fef4 	bl	80160cc <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80142e4:	7c7a      	ldrb	r2, [r7, #17]
 80142e6:	494b      	ldr	r1, [pc, #300]	@ (8014414 <etharp_query+0x268>)
 80142e8:	4613      	mov	r3, r2
 80142ea:	005b      	lsls	r3, r3, #1
 80142ec:	4413      	add	r3, r2
 80142ee:	00db      	lsls	r3, r3, #3
 80142f0:	440b      	add	r3, r1
 80142f2:	3314      	adds	r3, #20
 80142f4:	781b      	ldrb	r3, [r3, #0]
 80142f6:	2b01      	cmp	r3, #1
 80142f8:	d917      	bls.n	801432a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80142fa:	4a49      	ldr	r2, [pc, #292]	@ (8014420 <etharp_query+0x274>)
 80142fc:	7c7b      	ldrb	r3, [r7, #17]
 80142fe:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8014300:	7c7a      	ldrb	r2, [r7, #17]
 8014302:	4613      	mov	r3, r2
 8014304:	005b      	lsls	r3, r3, #1
 8014306:	4413      	add	r3, r2
 8014308:	00db      	lsls	r3, r3, #3
 801430a:	3308      	adds	r3, #8
 801430c:	4a41      	ldr	r2, [pc, #260]	@ (8014414 <etharp_query+0x268>)
 801430e:	4413      	add	r3, r2
 8014310:	3304      	adds	r3, #4
 8014312:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014316:	9200      	str	r2, [sp, #0]
 8014318:	697a      	ldr	r2, [r7, #20]
 801431a:	6879      	ldr	r1, [r7, #4]
 801431c:	68f8      	ldr	r0, [r7, #12]
 801431e:	f001 fc9b 	bl	8015c58 <ethernet_output>
 8014322:	4603      	mov	r3, r0
 8014324:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014328:	e067      	b.n	80143fa <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801432a:	7c7a      	ldrb	r2, [r7, #17]
 801432c:	4939      	ldr	r1, [pc, #228]	@ (8014414 <etharp_query+0x268>)
 801432e:	4613      	mov	r3, r2
 8014330:	005b      	lsls	r3, r3, #1
 8014332:	4413      	add	r3, r2
 8014334:	00db      	lsls	r3, r3, #3
 8014336:	440b      	add	r3, r1
 8014338:	3314      	adds	r3, #20
 801433a:	781b      	ldrb	r3, [r3, #0]
 801433c:	2b01      	cmp	r3, #1
 801433e:	d15c      	bne.n	80143fa <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8014340:	2300      	movs	r3, #0
 8014342:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014348:	e01c      	b.n	8014384 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801434a:	69fb      	ldr	r3, [r7, #28]
 801434c:	895a      	ldrh	r2, [r3, #10]
 801434e:	69fb      	ldr	r3, [r7, #28]
 8014350:	891b      	ldrh	r3, [r3, #8]
 8014352:	429a      	cmp	r2, r3
 8014354:	d10a      	bne.n	801436c <etharp_query+0x1c0>
 8014356:	69fb      	ldr	r3, [r7, #28]
 8014358:	681b      	ldr	r3, [r3, #0]
 801435a:	2b00      	cmp	r3, #0
 801435c:	d006      	beq.n	801436c <etharp_query+0x1c0>
 801435e:	4b2a      	ldr	r3, [pc, #168]	@ (8014408 <etharp_query+0x25c>)
 8014360:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8014364:	492f      	ldr	r1, [pc, #188]	@ (8014424 <etharp_query+0x278>)
 8014366:	482a      	ldr	r0, [pc, #168]	@ (8014410 <etharp_query+0x264>)
 8014368:	f001 feb0 	bl	80160cc <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801436c:	69fb      	ldr	r3, [r7, #28]
 801436e:	7b1b      	ldrb	r3, [r3, #12]
 8014370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014374:	2b00      	cmp	r3, #0
 8014376:	d002      	beq.n	801437e <etharp_query+0x1d2>
        copy_needed = 1;
 8014378:	2301      	movs	r3, #1
 801437a:	61bb      	str	r3, [r7, #24]
        break;
 801437c:	e005      	b.n	801438a <etharp_query+0x1de>
      }
      p = p->next;
 801437e:	69fb      	ldr	r3, [r7, #28]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	61fb      	str	r3, [r7, #28]
    while (p) {
 8014384:	69fb      	ldr	r3, [r7, #28]
 8014386:	2b00      	cmp	r3, #0
 8014388:	d1df      	bne.n	801434a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801438a:	69bb      	ldr	r3, [r7, #24]
 801438c:	2b00      	cmp	r3, #0
 801438e:	d007      	beq.n	80143a0 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8014390:	687a      	ldr	r2, [r7, #4]
 8014392:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8014396:	200e      	movs	r0, #14
 8014398:	f7f9 fcf6 	bl	800dd88 <pbuf_clone>
 801439c:	61f8      	str	r0, [r7, #28]
 801439e:	e004      	b.n	80143aa <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80143a4:	69f8      	ldr	r0, [r7, #28]
 80143a6:	f7f9 fb2d 	bl	800da04 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80143aa:	69fb      	ldr	r3, [r7, #28]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d021      	beq.n	80143f4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80143b0:	7c7a      	ldrb	r2, [r7, #17]
 80143b2:	4918      	ldr	r1, [pc, #96]	@ (8014414 <etharp_query+0x268>)
 80143b4:	4613      	mov	r3, r2
 80143b6:	005b      	lsls	r3, r3, #1
 80143b8:	4413      	add	r3, r2
 80143ba:	00db      	lsls	r3, r3, #3
 80143bc:	440b      	add	r3, r1
 80143be:	681b      	ldr	r3, [r3, #0]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d00a      	beq.n	80143da <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80143c4:	7c7a      	ldrb	r2, [r7, #17]
 80143c6:	4913      	ldr	r1, [pc, #76]	@ (8014414 <etharp_query+0x268>)
 80143c8:	4613      	mov	r3, r2
 80143ca:	005b      	lsls	r3, r3, #1
 80143cc:	4413      	add	r3, r2
 80143ce:	00db      	lsls	r3, r3, #3
 80143d0:	440b      	add	r3, r1
 80143d2:	681b      	ldr	r3, [r3, #0]
 80143d4:	4618      	mov	r0, r3
 80143d6:	f7f9 fa6f 	bl	800d8b8 <pbuf_free>
      }
      arp_table[i].q = p;
 80143da:	7c7a      	ldrb	r2, [r7, #17]
 80143dc:	490d      	ldr	r1, [pc, #52]	@ (8014414 <etharp_query+0x268>)
 80143de:	4613      	mov	r3, r2
 80143e0:	005b      	lsls	r3, r3, #1
 80143e2:	4413      	add	r3, r2
 80143e4:	00db      	lsls	r3, r3, #3
 80143e6:	440b      	add	r3, r1
 80143e8:	69fa      	ldr	r2, [r7, #28]
 80143ea:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80143ec:	2300      	movs	r3, #0
 80143ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80143f2:	e002      	b.n	80143fa <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80143f4:	23ff      	movs	r3, #255	@ 0xff
 80143f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 80143fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80143fe:	4618      	mov	r0, r3
 8014400:	3728      	adds	r7, #40	@ 0x28
 8014402:	46bd      	mov	sp, r7
 8014404:	bd80      	pop	{r7, pc}
 8014406:	bf00      	nop
 8014408:	080199fc 	.word	0x080199fc
 801440c:	08019ba8 	.word	0x08019ba8
 8014410:	08019a74 	.word	0x08019a74
 8014414:	2400ca2c 	.word	0x2400ca2c
 8014418:	08019bb8 	.word	0x08019bb8
 801441c:	08019b9c 	.word	0x08019b9c
 8014420:	2400cb1c 	.word	0x2400cb1c
 8014424:	08019be0 	.word	0x08019be0

08014428 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8014428:	b580      	push	{r7, lr}
 801442a:	b08a      	sub	sp, #40	@ 0x28
 801442c:	af02      	add	r7, sp, #8
 801442e:	60f8      	str	r0, [r7, #12]
 8014430:	60b9      	str	r1, [r7, #8]
 8014432:	607a      	str	r2, [r7, #4]
 8014434:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8014436:	2300      	movs	r3, #0
 8014438:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	2b00      	cmp	r3, #0
 801443e:	d106      	bne.n	801444e <etharp_raw+0x26>
 8014440:	4b3a      	ldr	r3, [pc, #232]	@ (801452c <etharp_raw+0x104>)
 8014442:	f240 4257 	movw	r2, #1111	@ 0x457
 8014446:	493a      	ldr	r1, [pc, #232]	@ (8014530 <etharp_raw+0x108>)
 8014448:	483a      	ldr	r0, [pc, #232]	@ (8014534 <etharp_raw+0x10c>)
 801444a:	f001 fe3f 	bl	80160cc <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801444e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014452:	211c      	movs	r1, #28
 8014454:	200e      	movs	r0, #14
 8014456:	f7f8 ff47 	bl	800d2e8 <pbuf_alloc>
 801445a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801445c:	69bb      	ldr	r3, [r7, #24]
 801445e:	2b00      	cmp	r3, #0
 8014460:	d102      	bne.n	8014468 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8014462:	f04f 33ff 	mov.w	r3, #4294967295
 8014466:	e05d      	b.n	8014524 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8014468:	69bb      	ldr	r3, [r7, #24]
 801446a:	895b      	ldrh	r3, [r3, #10]
 801446c:	2b1b      	cmp	r3, #27
 801446e:	d806      	bhi.n	801447e <etharp_raw+0x56>
 8014470:	4b2e      	ldr	r3, [pc, #184]	@ (801452c <etharp_raw+0x104>)
 8014472:	f240 4262 	movw	r2, #1122	@ 0x462
 8014476:	4930      	ldr	r1, [pc, #192]	@ (8014538 <etharp_raw+0x110>)
 8014478:	482e      	ldr	r0, [pc, #184]	@ (8014534 <etharp_raw+0x10c>)
 801447a:	f001 fe27 	bl	80160cc <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801447e:	69bb      	ldr	r3, [r7, #24]
 8014480:	685b      	ldr	r3, [r3, #4]
 8014482:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8014484:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8014486:	4618      	mov	r0, r3
 8014488:	f7f7 fd58 	bl	800bf3c <lwip_htons>
 801448c:	4603      	mov	r3, r0
 801448e:	461a      	mov	r2, r3
 8014490:	697b      	ldr	r3, [r7, #20]
 8014492:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801449a:	2b06      	cmp	r3, #6
 801449c:	d006      	beq.n	80144ac <etharp_raw+0x84>
 801449e:	4b23      	ldr	r3, [pc, #140]	@ (801452c <etharp_raw+0x104>)
 80144a0:	f240 4269 	movw	r2, #1129	@ 0x469
 80144a4:	4925      	ldr	r1, [pc, #148]	@ (801453c <etharp_raw+0x114>)
 80144a6:	4823      	ldr	r0, [pc, #140]	@ (8014534 <etharp_raw+0x10c>)
 80144a8:	f001 fe10 	bl	80160cc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80144ac:	697b      	ldr	r3, [r7, #20]
 80144ae:	3308      	adds	r3, #8
 80144b0:	2206      	movs	r2, #6
 80144b2:	6839      	ldr	r1, [r7, #0]
 80144b4:	4618      	mov	r0, r3
 80144b6:	f001 ff48 	bl	801634a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80144ba:	697b      	ldr	r3, [r7, #20]
 80144bc:	3312      	adds	r3, #18
 80144be:	2206      	movs	r2, #6
 80144c0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80144c2:	4618      	mov	r0, r3
 80144c4:	f001 ff41 	bl	801634a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80144c8:	697b      	ldr	r3, [r7, #20]
 80144ca:	330e      	adds	r3, #14
 80144cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80144ce:	6812      	ldr	r2, [r2, #0]
 80144d0:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80144d2:	697b      	ldr	r3, [r7, #20]
 80144d4:	3318      	adds	r3, #24
 80144d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80144d8:	6812      	ldr	r2, [r2, #0]
 80144da:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80144dc:	697b      	ldr	r3, [r7, #20]
 80144de:	2200      	movs	r2, #0
 80144e0:	701a      	strb	r2, [r3, #0]
 80144e2:	2200      	movs	r2, #0
 80144e4:	f042 0201 	orr.w	r2, r2, #1
 80144e8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80144ea:	697b      	ldr	r3, [r7, #20]
 80144ec:	2200      	movs	r2, #0
 80144ee:	f042 0208 	orr.w	r2, r2, #8
 80144f2:	709a      	strb	r2, [r3, #2]
 80144f4:	2200      	movs	r2, #0
 80144f6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80144f8:	697b      	ldr	r3, [r7, #20]
 80144fa:	2206      	movs	r2, #6
 80144fc:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80144fe:	697b      	ldr	r3, [r7, #20]
 8014500:	2204      	movs	r2, #4
 8014502:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8014504:	f640 0306 	movw	r3, #2054	@ 0x806
 8014508:	9300      	str	r3, [sp, #0]
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	68ba      	ldr	r2, [r7, #8]
 801450e:	69b9      	ldr	r1, [r7, #24]
 8014510:	68f8      	ldr	r0, [r7, #12]
 8014512:	f001 fba1 	bl	8015c58 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8014516:	69b8      	ldr	r0, [r7, #24]
 8014518:	f7f9 f9ce 	bl	800d8b8 <pbuf_free>
  p = NULL;
 801451c:	2300      	movs	r3, #0
 801451e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8014520:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8014524:	4618      	mov	r0, r3
 8014526:	3720      	adds	r7, #32
 8014528:	46bd      	mov	sp, r7
 801452a:	bd80      	pop	{r7, pc}
 801452c:	080199fc 	.word	0x080199fc
 8014530:	08019b4c 	.word	0x08019b4c
 8014534:	08019a74 	.word	0x08019a74
 8014538:	08019bfc 	.word	0x08019bfc
 801453c:	08019c30 	.word	0x08019c30

08014540 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8014540:	b580      	push	{r7, lr}
 8014542:	b088      	sub	sp, #32
 8014544:	af04      	add	r7, sp, #16
 8014546:	60f8      	str	r0, [r7, #12]
 8014548:	60b9      	str	r1, [r7, #8]
 801454a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8014552:	68fb      	ldr	r3, [r7, #12]
 8014554:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8014558:	68fb      	ldr	r3, [r7, #12]
 801455a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801455c:	2201      	movs	r2, #1
 801455e:	9203      	str	r2, [sp, #12]
 8014560:	68ba      	ldr	r2, [r7, #8]
 8014562:	9202      	str	r2, [sp, #8]
 8014564:	4a06      	ldr	r2, [pc, #24]	@ (8014580 <etharp_request_dst+0x40>)
 8014566:	9201      	str	r2, [sp, #4]
 8014568:	9300      	str	r3, [sp, #0]
 801456a:	4603      	mov	r3, r0
 801456c:	687a      	ldr	r2, [r7, #4]
 801456e:	68f8      	ldr	r0, [r7, #12]
 8014570:	f7ff ff5a 	bl	8014428 <etharp_raw>
 8014574:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8014576:	4618      	mov	r0, r3
 8014578:	3710      	adds	r7, #16
 801457a:	46bd      	mov	sp, r7
 801457c:	bd80      	pop	{r7, pc}
 801457e:	bf00      	nop
 8014580:	0801a21c 	.word	0x0801a21c

08014584 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8014584:	b580      	push	{r7, lr}
 8014586:	b082      	sub	sp, #8
 8014588:	af00      	add	r7, sp, #0
 801458a:	6078      	str	r0, [r7, #4]
 801458c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801458e:	4a05      	ldr	r2, [pc, #20]	@ (80145a4 <etharp_request+0x20>)
 8014590:	6839      	ldr	r1, [r7, #0]
 8014592:	6878      	ldr	r0, [r7, #4]
 8014594:	f7ff ffd4 	bl	8014540 <etharp_request_dst>
 8014598:	4603      	mov	r3, r0
}
 801459a:	4618      	mov	r0, r3
 801459c:	3708      	adds	r7, #8
 801459e:	46bd      	mov	sp, r7
 80145a0:	bd80      	pop	{r7, pc}
 80145a2:	bf00      	nop
 80145a4:	0801a214 	.word	0x0801a214

080145a8 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 80145a8:	b580      	push	{r7, lr}
 80145aa:	b08e      	sub	sp, #56	@ 0x38
 80145ac:	af04      	add	r7, sp, #16
 80145ae:	6078      	str	r0, [r7, #4]
 80145b0:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 80145b2:	4b87      	ldr	r3, [pc, #540]	@ (80147d0 <icmp_input+0x228>)
 80145b4:	689b      	ldr	r3, [r3, #8]
 80145b6:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 80145b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145ba:	781b      	ldrb	r3, [r3, #0]
 80145bc:	f003 030f 	and.w	r3, r3, #15
 80145c0:	b2db      	uxtb	r3, r3
 80145c2:	009b      	lsls	r3, r3, #2
 80145c4:	b2db      	uxtb	r3, r3
 80145c6:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 80145c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80145ca:	2b13      	cmp	r3, #19
 80145cc:	f240 80e8 	bls.w	80147a0 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	895b      	ldrh	r3, [r3, #10]
 80145d4:	2b03      	cmp	r3, #3
 80145d6:	f240 80e5 	bls.w	80147a4 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	685b      	ldr	r3, [r3, #4]
 80145de:	781b      	ldrb	r3, [r3, #0]
 80145e0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 80145e4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	f000 80d2 	beq.w	8014792 <icmp_input+0x1ea>
 80145ee:	2b08      	cmp	r3, #8
 80145f0:	f040 80d2 	bne.w	8014798 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80145f4:	4b77      	ldr	r3, [pc, #476]	@ (80147d4 <icmp_input+0x22c>)
 80145f6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80145f8:	4b75      	ldr	r3, [pc, #468]	@ (80147d0 <icmp_input+0x228>)
 80145fa:	695b      	ldr	r3, [r3, #20]
 80145fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014600:	2be0      	cmp	r3, #224	@ 0xe0
 8014602:	f000 80d6 	beq.w	80147b2 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8014606:	4b72      	ldr	r3, [pc, #456]	@ (80147d0 <icmp_input+0x228>)
 8014608:	695b      	ldr	r3, [r3, #20]
 801460a:	4a71      	ldr	r2, [pc, #452]	@ (80147d0 <icmp_input+0x228>)
 801460c:	6812      	ldr	r2, [r2, #0]
 801460e:	4611      	mov	r1, r2
 8014610:	4618      	mov	r0, r3
 8014612:	f000 fc13 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 8014616:	4603      	mov	r3, r0
 8014618:	2b00      	cmp	r3, #0
 801461a:	f040 80cc 	bne.w	80147b6 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	891b      	ldrh	r3, [r3, #8]
 8014622:	2b07      	cmp	r3, #7
 8014624:	f240 80c0 	bls.w	80147a8 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8014628:	6878      	ldr	r0, [r7, #4]
 801462a:	f7f7 fd25 	bl	800c078 <inet_chksum_pbuf>
 801462e:	4603      	mov	r3, r0
 8014630:	2b00      	cmp	r3, #0
 8014632:	d003      	beq.n	801463c <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8014634:	6878      	ldr	r0, [r7, #4]
 8014636:	f7f9 f93f 	bl	800d8b8 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 801463a:	e0c5      	b.n	80147c8 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801463c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801463e:	330e      	adds	r3, #14
 8014640:	4619      	mov	r1, r3
 8014642:	6878      	ldr	r0, [r7, #4]
 8014644:	f7f9 f8a2 	bl	800d78c <pbuf_add_header>
 8014648:	4603      	mov	r3, r0
 801464a:	2b00      	cmp	r3, #0
 801464c:	d04b      	beq.n	80146e6 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	891a      	ldrh	r2, [r3, #8]
 8014652:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014654:	4413      	add	r3, r2
 8014656:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	891b      	ldrh	r3, [r3, #8]
 801465c:	8b7a      	ldrh	r2, [r7, #26]
 801465e:	429a      	cmp	r2, r3
 8014660:	f0c0 80ab 	bcc.w	80147ba <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8014664:	8b7b      	ldrh	r3, [r7, #26]
 8014666:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801466a:	4619      	mov	r1, r3
 801466c:	200e      	movs	r0, #14
 801466e:	f7f8 fe3b 	bl	800d2e8 <pbuf_alloc>
 8014672:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8014674:	697b      	ldr	r3, [r7, #20]
 8014676:	2b00      	cmp	r3, #0
 8014678:	f000 80a1 	beq.w	80147be <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801467c:	697b      	ldr	r3, [r7, #20]
 801467e:	895b      	ldrh	r3, [r3, #10]
 8014680:	461a      	mov	r2, r3
 8014682:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014684:	3308      	adds	r3, #8
 8014686:	429a      	cmp	r2, r3
 8014688:	d203      	bcs.n	8014692 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801468a:	6978      	ldr	r0, [r7, #20]
 801468c:	f7f9 f914 	bl	800d8b8 <pbuf_free>
          goto icmperr;
 8014690:	e096      	b.n	80147c0 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8014692:	697b      	ldr	r3, [r7, #20]
 8014694:	685b      	ldr	r3, [r3, #4]
 8014696:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014698:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801469a:	4618      	mov	r0, r3
 801469c:	f001 fe55 	bl	801634a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 80146a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80146a2:	4619      	mov	r1, r3
 80146a4:	6978      	ldr	r0, [r7, #20]
 80146a6:	f7f9 f881 	bl	800d7ac <pbuf_remove_header>
 80146aa:	4603      	mov	r3, r0
 80146ac:	2b00      	cmp	r3, #0
 80146ae:	d009      	beq.n	80146c4 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 80146b0:	4b49      	ldr	r3, [pc, #292]	@ (80147d8 <icmp_input+0x230>)
 80146b2:	22b6      	movs	r2, #182	@ 0xb6
 80146b4:	4949      	ldr	r1, [pc, #292]	@ (80147dc <icmp_input+0x234>)
 80146b6:	484a      	ldr	r0, [pc, #296]	@ (80147e0 <icmp_input+0x238>)
 80146b8:	f001 fd08 	bl	80160cc <iprintf>
          pbuf_free(r);
 80146bc:	6978      	ldr	r0, [r7, #20]
 80146be:	f7f9 f8fb 	bl	800d8b8 <pbuf_free>
          goto icmperr;
 80146c2:	e07d      	b.n	80147c0 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 80146c4:	6879      	ldr	r1, [r7, #4]
 80146c6:	6978      	ldr	r0, [r7, #20]
 80146c8:	f7f9 fa1a 	bl	800db00 <pbuf_copy>
 80146cc:	4603      	mov	r3, r0
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d003      	beq.n	80146da <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 80146d2:	6978      	ldr	r0, [r7, #20]
 80146d4:	f7f9 f8f0 	bl	800d8b8 <pbuf_free>
          goto icmperr;
 80146d8:	e072      	b.n	80147c0 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 80146da:	6878      	ldr	r0, [r7, #4]
 80146dc:	f7f9 f8ec 	bl	800d8b8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 80146e0:	697b      	ldr	r3, [r7, #20]
 80146e2:	607b      	str	r3, [r7, #4]
 80146e4:	e00f      	b.n	8014706 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80146e6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80146e8:	330e      	adds	r3, #14
 80146ea:	4619      	mov	r1, r3
 80146ec:	6878      	ldr	r0, [r7, #4]
 80146ee:	f7f9 f85d 	bl	800d7ac <pbuf_remove_header>
 80146f2:	4603      	mov	r3, r0
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d006      	beq.n	8014706 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80146f8:	4b37      	ldr	r3, [pc, #220]	@ (80147d8 <icmp_input+0x230>)
 80146fa:	22c7      	movs	r2, #199	@ 0xc7
 80146fc:	4939      	ldr	r1, [pc, #228]	@ (80147e4 <icmp_input+0x23c>)
 80146fe:	4838      	ldr	r0, [pc, #224]	@ (80147e0 <icmp_input+0x238>)
 8014700:	f001 fce4 	bl	80160cc <iprintf>
          goto icmperr;
 8014704:	e05c      	b.n	80147c0 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	685b      	ldr	r3, [r3, #4]
 801470a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801470c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801470e:	4619      	mov	r1, r3
 8014710:	6878      	ldr	r0, [r7, #4]
 8014712:	f7f9 f83b 	bl	800d78c <pbuf_add_header>
 8014716:	4603      	mov	r3, r0
 8014718:	2b00      	cmp	r3, #0
 801471a:	d13c      	bne.n	8014796 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	685b      	ldr	r3, [r3, #4]
 8014720:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8014722:	69fb      	ldr	r3, [r7, #28]
 8014724:	681a      	ldr	r2, [r3, #0]
 8014726:	68fb      	ldr	r3, [r7, #12]
 8014728:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801472a:	4b29      	ldr	r3, [pc, #164]	@ (80147d0 <icmp_input+0x228>)
 801472c:	691a      	ldr	r2, [r3, #16]
 801472e:	68fb      	ldr	r3, [r7, #12]
 8014730:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8014732:	693b      	ldr	r3, [r7, #16]
 8014734:	2200      	movs	r2, #0
 8014736:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8014738:	693b      	ldr	r3, [r7, #16]
 801473a:	885b      	ldrh	r3, [r3, #2]
 801473c:	b29b      	uxth	r3, r3
 801473e:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8014742:	4293      	cmp	r3, r2
 8014744:	d907      	bls.n	8014756 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8014746:	693b      	ldr	r3, [r7, #16]
 8014748:	885b      	ldrh	r3, [r3, #2]
 801474a:	b29b      	uxth	r3, r3
 801474c:	3309      	adds	r3, #9
 801474e:	b29a      	uxth	r2, r3
 8014750:	693b      	ldr	r3, [r7, #16]
 8014752:	805a      	strh	r2, [r3, #2]
 8014754:	e006      	b.n	8014764 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8014756:	693b      	ldr	r3, [r7, #16]
 8014758:	885b      	ldrh	r3, [r3, #2]
 801475a:	b29b      	uxth	r3, r3
 801475c:	3308      	adds	r3, #8
 801475e:	b29a      	uxth	r2, r3
 8014760:	693b      	ldr	r3, [r7, #16]
 8014762:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8014764:	68fb      	ldr	r3, [r7, #12]
 8014766:	22ff      	movs	r2, #255	@ 0xff
 8014768:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801476a:	68fb      	ldr	r3, [r7, #12]
 801476c:	2200      	movs	r2, #0
 801476e:	729a      	strb	r2, [r3, #10]
 8014770:	2200      	movs	r2, #0
 8014772:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8014774:	683b      	ldr	r3, [r7, #0]
 8014776:	9302      	str	r3, [sp, #8]
 8014778:	2301      	movs	r3, #1
 801477a:	9301      	str	r3, [sp, #4]
 801477c:	2300      	movs	r3, #0
 801477e:	9300      	str	r3, [sp, #0]
 8014780:	23ff      	movs	r3, #255	@ 0xff
 8014782:	2200      	movs	r2, #0
 8014784:	69f9      	ldr	r1, [r7, #28]
 8014786:	6878      	ldr	r0, [r7, #4]
 8014788:	f000 fa80 	bl	8014c8c <ip4_output_if>
 801478c:	4603      	mov	r3, r0
 801478e:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8014790:	e001      	b.n	8014796 <icmp_input+0x1ee>
      break;
 8014792:	bf00      	nop
 8014794:	e000      	b.n	8014798 <icmp_input+0x1f0>
      break;
 8014796:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8014798:	6878      	ldr	r0, [r7, #4]
 801479a:	f7f9 f88d 	bl	800d8b8 <pbuf_free>
  return;
 801479e:	e013      	b.n	80147c8 <icmp_input+0x220>
    goto lenerr;
 80147a0:	bf00      	nop
 80147a2:	e002      	b.n	80147aa <icmp_input+0x202>
    goto lenerr;
 80147a4:	bf00      	nop
 80147a6:	e000      	b.n	80147aa <icmp_input+0x202>
        goto lenerr;
 80147a8:	bf00      	nop
lenerr:
  pbuf_free(p);
 80147aa:	6878      	ldr	r0, [r7, #4]
 80147ac:	f7f9 f884 	bl	800d8b8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80147b0:	e00a      	b.n	80147c8 <icmp_input+0x220>
        goto icmperr;
 80147b2:	bf00      	nop
 80147b4:	e004      	b.n	80147c0 <icmp_input+0x218>
        goto icmperr;
 80147b6:	bf00      	nop
 80147b8:	e002      	b.n	80147c0 <icmp_input+0x218>
          goto icmperr;
 80147ba:	bf00      	nop
 80147bc:	e000      	b.n	80147c0 <icmp_input+0x218>
          goto icmperr;
 80147be:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 80147c0:	6878      	ldr	r0, [r7, #4]
 80147c2:	f7f9 f879 	bl	800d8b8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80147c6:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 80147c8:	3728      	adds	r7, #40	@ 0x28
 80147ca:	46bd      	mov	sp, r7
 80147cc:	bd80      	pop	{r7, pc}
 80147ce:	bf00      	nop
 80147d0:	24005f0c 	.word	0x24005f0c
 80147d4:	24005f20 	.word	0x24005f20
 80147d8:	08019c74 	.word	0x08019c74
 80147dc:	08019cac 	.word	0x08019cac
 80147e0:	08019ce4 	.word	0x08019ce4
 80147e4:	08019d0c 	.word	0x08019d0c

080147e8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 80147e8:	b580      	push	{r7, lr}
 80147ea:	b082      	sub	sp, #8
 80147ec:	af00      	add	r7, sp, #0
 80147ee:	6078      	str	r0, [r7, #4]
 80147f0:	460b      	mov	r3, r1
 80147f2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 80147f4:	78fb      	ldrb	r3, [r7, #3]
 80147f6:	461a      	mov	r2, r3
 80147f8:	2103      	movs	r1, #3
 80147fa:	6878      	ldr	r0, [r7, #4]
 80147fc:	f000 f814 	bl	8014828 <icmp_send_response>
}
 8014800:	bf00      	nop
 8014802:	3708      	adds	r7, #8
 8014804:	46bd      	mov	sp, r7
 8014806:	bd80      	pop	{r7, pc}

08014808 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8014808:	b580      	push	{r7, lr}
 801480a:	b082      	sub	sp, #8
 801480c:	af00      	add	r7, sp, #0
 801480e:	6078      	str	r0, [r7, #4]
 8014810:	460b      	mov	r3, r1
 8014812:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8014814:	78fb      	ldrb	r3, [r7, #3]
 8014816:	461a      	mov	r2, r3
 8014818:	210b      	movs	r1, #11
 801481a:	6878      	ldr	r0, [r7, #4]
 801481c:	f000 f804 	bl	8014828 <icmp_send_response>
}
 8014820:	bf00      	nop
 8014822:	3708      	adds	r7, #8
 8014824:	46bd      	mov	sp, r7
 8014826:	bd80      	pop	{r7, pc}

08014828 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8014828:	b580      	push	{r7, lr}
 801482a:	b08c      	sub	sp, #48	@ 0x30
 801482c:	af04      	add	r7, sp, #16
 801482e:	6078      	str	r0, [r7, #4]
 8014830:	460b      	mov	r3, r1
 8014832:	70fb      	strb	r3, [r7, #3]
 8014834:	4613      	mov	r3, r2
 8014836:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8014838:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801483c:	2124      	movs	r1, #36	@ 0x24
 801483e:	2022      	movs	r0, #34	@ 0x22
 8014840:	f7f8 fd52 	bl	800d2e8 <pbuf_alloc>
 8014844:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8014846:	69fb      	ldr	r3, [r7, #28]
 8014848:	2b00      	cmp	r3, #0
 801484a:	d056      	beq.n	80148fa <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801484c:	69fb      	ldr	r3, [r7, #28]
 801484e:	895b      	ldrh	r3, [r3, #10]
 8014850:	2b23      	cmp	r3, #35	@ 0x23
 8014852:	d806      	bhi.n	8014862 <icmp_send_response+0x3a>
 8014854:	4b2b      	ldr	r3, [pc, #172]	@ (8014904 <icmp_send_response+0xdc>)
 8014856:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801485a:	492b      	ldr	r1, [pc, #172]	@ (8014908 <icmp_send_response+0xe0>)
 801485c:	482b      	ldr	r0, [pc, #172]	@ (801490c <icmp_send_response+0xe4>)
 801485e:	f001 fc35 	bl	80160cc <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	685b      	ldr	r3, [r3, #4]
 8014866:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8014868:	69fb      	ldr	r3, [r7, #28]
 801486a:	685b      	ldr	r3, [r3, #4]
 801486c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801486e:	697b      	ldr	r3, [r7, #20]
 8014870:	78fa      	ldrb	r2, [r7, #3]
 8014872:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8014874:	697b      	ldr	r3, [r7, #20]
 8014876:	78ba      	ldrb	r2, [r7, #2]
 8014878:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801487a:	697b      	ldr	r3, [r7, #20]
 801487c:	2200      	movs	r2, #0
 801487e:	711a      	strb	r2, [r3, #4]
 8014880:	2200      	movs	r2, #0
 8014882:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8014884:	697b      	ldr	r3, [r7, #20]
 8014886:	2200      	movs	r2, #0
 8014888:	719a      	strb	r2, [r3, #6]
 801488a:	2200      	movs	r2, #0
 801488c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801488e:	69fb      	ldr	r3, [r7, #28]
 8014890:	685b      	ldr	r3, [r3, #4]
 8014892:	f103 0008 	add.w	r0, r3, #8
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	685b      	ldr	r3, [r3, #4]
 801489a:	221c      	movs	r2, #28
 801489c:	4619      	mov	r1, r3
 801489e:	f001 fd54 	bl	801634a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80148a2:	69bb      	ldr	r3, [r7, #24]
 80148a4:	68db      	ldr	r3, [r3, #12]
 80148a6:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80148a8:	f107 030c 	add.w	r3, r7, #12
 80148ac:	4618      	mov	r0, r3
 80148ae:	f000 f82f 	bl	8014910 <ip4_route>
 80148b2:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 80148b4:	693b      	ldr	r3, [r7, #16]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d01b      	beq.n	80148f2 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 80148ba:	697b      	ldr	r3, [r7, #20]
 80148bc:	2200      	movs	r2, #0
 80148be:	709a      	strb	r2, [r3, #2]
 80148c0:	2200      	movs	r2, #0
 80148c2:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 80148c4:	69fb      	ldr	r3, [r7, #28]
 80148c6:	895b      	ldrh	r3, [r3, #10]
 80148c8:	4619      	mov	r1, r3
 80148ca:	6978      	ldr	r0, [r7, #20]
 80148cc:	f7f7 fbc2 	bl	800c054 <inet_chksum>
 80148d0:	4603      	mov	r3, r0
 80148d2:	461a      	mov	r2, r3
 80148d4:	697b      	ldr	r3, [r7, #20]
 80148d6:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 80148d8:	f107 020c 	add.w	r2, r7, #12
 80148dc:	693b      	ldr	r3, [r7, #16]
 80148de:	9302      	str	r3, [sp, #8]
 80148e0:	2301      	movs	r3, #1
 80148e2:	9301      	str	r3, [sp, #4]
 80148e4:	2300      	movs	r3, #0
 80148e6:	9300      	str	r3, [sp, #0]
 80148e8:	23ff      	movs	r3, #255	@ 0xff
 80148ea:	2100      	movs	r1, #0
 80148ec:	69f8      	ldr	r0, [r7, #28]
 80148ee:	f000 f9cd 	bl	8014c8c <ip4_output_if>
  }
  pbuf_free(q);
 80148f2:	69f8      	ldr	r0, [r7, #28]
 80148f4:	f7f8 ffe0 	bl	800d8b8 <pbuf_free>
 80148f8:	e000      	b.n	80148fc <icmp_send_response+0xd4>
    return;
 80148fa:	bf00      	nop
}
 80148fc:	3720      	adds	r7, #32
 80148fe:	46bd      	mov	sp, r7
 8014900:	bd80      	pop	{r7, pc}
 8014902:	bf00      	nop
 8014904:	08019c74 	.word	0x08019c74
 8014908:	08019d40 	.word	0x08019d40
 801490c:	08019ce4 	.word	0x08019ce4

08014910 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8014910:	b480      	push	{r7}
 8014912:	b085      	sub	sp, #20
 8014914:	af00      	add	r7, sp, #0
 8014916:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014918:	4b33      	ldr	r3, [pc, #204]	@ (80149e8 <ip4_route+0xd8>)
 801491a:	681b      	ldr	r3, [r3, #0]
 801491c:	60fb      	str	r3, [r7, #12]
 801491e:	e036      	b.n	801498e <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014920:	68fb      	ldr	r3, [r7, #12]
 8014922:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014926:	f003 0301 	and.w	r3, r3, #1
 801492a:	b2db      	uxtb	r3, r3
 801492c:	2b00      	cmp	r3, #0
 801492e:	d02b      	beq.n	8014988 <ip4_route+0x78>
 8014930:	68fb      	ldr	r3, [r7, #12]
 8014932:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014936:	089b      	lsrs	r3, r3, #2
 8014938:	f003 0301 	and.w	r3, r3, #1
 801493c:	b2db      	uxtb	r3, r3
 801493e:	2b00      	cmp	r3, #0
 8014940:	d022      	beq.n	8014988 <ip4_route+0x78>
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	3304      	adds	r3, #4
 8014946:	681b      	ldr	r3, [r3, #0]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d01d      	beq.n	8014988 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	681a      	ldr	r2, [r3, #0]
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	3304      	adds	r3, #4
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	405a      	eors	r2, r3
 8014958:	68fb      	ldr	r3, [r7, #12]
 801495a:	3308      	adds	r3, #8
 801495c:	681b      	ldr	r3, [r3, #0]
 801495e:	4013      	ands	r3, r2
 8014960:	2b00      	cmp	r3, #0
 8014962:	d101      	bne.n	8014968 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	e038      	b.n	80149da <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8014968:	68fb      	ldr	r3, [r7, #12]
 801496a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801496e:	f003 0302 	and.w	r3, r3, #2
 8014972:	2b00      	cmp	r3, #0
 8014974:	d108      	bne.n	8014988 <ip4_route+0x78>
 8014976:	687b      	ldr	r3, [r7, #4]
 8014978:	681a      	ldr	r2, [r3, #0]
 801497a:	68fb      	ldr	r3, [r7, #12]
 801497c:	330c      	adds	r3, #12
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	429a      	cmp	r2, r3
 8014982:	d101      	bne.n	8014988 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	e028      	b.n	80149da <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8014988:	68fb      	ldr	r3, [r7, #12]
 801498a:	681b      	ldr	r3, [r3, #0]
 801498c:	60fb      	str	r3, [r7, #12]
 801498e:	68fb      	ldr	r3, [r7, #12]
 8014990:	2b00      	cmp	r3, #0
 8014992:	d1c5      	bne.n	8014920 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014994:	4b15      	ldr	r3, [pc, #84]	@ (80149ec <ip4_route+0xdc>)
 8014996:	681b      	ldr	r3, [r3, #0]
 8014998:	2b00      	cmp	r3, #0
 801499a:	d01a      	beq.n	80149d2 <ip4_route+0xc2>
 801499c:	4b13      	ldr	r3, [pc, #76]	@ (80149ec <ip4_route+0xdc>)
 801499e:	681b      	ldr	r3, [r3, #0]
 80149a0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80149a4:	f003 0301 	and.w	r3, r3, #1
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d012      	beq.n	80149d2 <ip4_route+0xc2>
 80149ac:	4b0f      	ldr	r3, [pc, #60]	@ (80149ec <ip4_route+0xdc>)
 80149ae:	681b      	ldr	r3, [r3, #0]
 80149b0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80149b4:	f003 0304 	and.w	r3, r3, #4
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d00a      	beq.n	80149d2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80149bc:	4b0b      	ldr	r3, [pc, #44]	@ (80149ec <ip4_route+0xdc>)
 80149be:	681b      	ldr	r3, [r3, #0]
 80149c0:	3304      	adds	r3, #4
 80149c2:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d004      	beq.n	80149d2 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	681b      	ldr	r3, [r3, #0]
 80149cc:	b2db      	uxtb	r3, r3
 80149ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80149d0:	d101      	bne.n	80149d6 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80149d2:	2300      	movs	r3, #0
 80149d4:	e001      	b.n	80149da <ip4_route+0xca>
  }

  return netif_default;
 80149d6:	4b05      	ldr	r3, [pc, #20]	@ (80149ec <ip4_route+0xdc>)
 80149d8:	681b      	ldr	r3, [r3, #0]
}
 80149da:	4618      	mov	r0, r3
 80149dc:	3714      	adds	r7, #20
 80149de:	46bd      	mov	sp, r7
 80149e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149e4:	4770      	bx	lr
 80149e6:	bf00      	nop
 80149e8:	2400c9c0 	.word	0x2400c9c0
 80149ec:	2400c9c4 	.word	0x2400c9c4

080149f0 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80149f0:	b580      	push	{r7, lr}
 80149f2:	b082      	sub	sp, #8
 80149f4:	af00      	add	r7, sp, #0
 80149f6:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80149fe:	f003 0301 	and.w	r3, r3, #1
 8014a02:	b2db      	uxtb	r3, r3
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d016      	beq.n	8014a36 <ip4_input_accept+0x46>
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	3304      	adds	r3, #4
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	2b00      	cmp	r3, #0
 8014a10:	d011      	beq.n	8014a36 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014a12:	4b0b      	ldr	r3, [pc, #44]	@ (8014a40 <ip4_input_accept+0x50>)
 8014a14:	695a      	ldr	r2, [r3, #20]
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	3304      	adds	r3, #4
 8014a1a:	681b      	ldr	r3, [r3, #0]
 8014a1c:	429a      	cmp	r2, r3
 8014a1e:	d008      	beq.n	8014a32 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8014a20:	4b07      	ldr	r3, [pc, #28]	@ (8014a40 <ip4_input_accept+0x50>)
 8014a22:	695b      	ldr	r3, [r3, #20]
 8014a24:	6879      	ldr	r1, [r7, #4]
 8014a26:	4618      	mov	r0, r3
 8014a28:	f000 fa08 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 8014a2c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014a2e:	2b00      	cmp	r3, #0
 8014a30:	d001      	beq.n	8014a36 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8014a32:	2301      	movs	r3, #1
 8014a34:	e000      	b.n	8014a38 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8014a36:	2300      	movs	r3, #0
}
 8014a38:	4618      	mov	r0, r3
 8014a3a:	3708      	adds	r7, #8
 8014a3c:	46bd      	mov	sp, r7
 8014a3e:	bd80      	pop	{r7, pc}
 8014a40:	24005f0c 	.word	0x24005f0c

08014a44 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8014a44:	b580      	push	{r7, lr}
 8014a46:	b086      	sub	sp, #24
 8014a48:	af00      	add	r7, sp, #0
 8014a4a:	6078      	str	r0, [r7, #4]
 8014a4c:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	685b      	ldr	r3, [r3, #4]
 8014a52:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8014a54:	697b      	ldr	r3, [r7, #20]
 8014a56:	781b      	ldrb	r3, [r3, #0]
 8014a58:	091b      	lsrs	r3, r3, #4
 8014a5a:	b2db      	uxtb	r3, r3
 8014a5c:	2b04      	cmp	r3, #4
 8014a5e:	d004      	beq.n	8014a6a <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8014a60:	6878      	ldr	r0, [r7, #4]
 8014a62:	f7f8 ff29 	bl	800d8b8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8014a66:	2300      	movs	r3, #0
 8014a68:	e107      	b.n	8014c7a <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8014a6a:	697b      	ldr	r3, [r7, #20]
 8014a6c:	781b      	ldrb	r3, [r3, #0]
 8014a6e:	f003 030f 	and.w	r3, r3, #15
 8014a72:	b2db      	uxtb	r3, r3
 8014a74:	009b      	lsls	r3, r3, #2
 8014a76:	b2db      	uxtb	r3, r3
 8014a78:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8014a7a:	697b      	ldr	r3, [r7, #20]
 8014a7c:	885b      	ldrh	r3, [r3, #2]
 8014a7e:	b29b      	uxth	r3, r3
 8014a80:	4618      	mov	r0, r3
 8014a82:	f7f7 fa5b 	bl	800bf3c <lwip_htons>
 8014a86:	4603      	mov	r3, r0
 8014a88:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	891b      	ldrh	r3, [r3, #8]
 8014a8e:	89ba      	ldrh	r2, [r7, #12]
 8014a90:	429a      	cmp	r2, r3
 8014a92:	d204      	bcs.n	8014a9e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8014a94:	89bb      	ldrh	r3, [r7, #12]
 8014a96:	4619      	mov	r1, r3
 8014a98:	6878      	ldr	r0, [r7, #4]
 8014a9a:	f7f8 fd87 	bl	800d5ac <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	895b      	ldrh	r3, [r3, #10]
 8014aa2:	89fa      	ldrh	r2, [r7, #14]
 8014aa4:	429a      	cmp	r2, r3
 8014aa6:	d807      	bhi.n	8014ab8 <ip4_input+0x74>
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	891b      	ldrh	r3, [r3, #8]
 8014aac:	89ba      	ldrh	r2, [r7, #12]
 8014aae:	429a      	cmp	r2, r3
 8014ab0:	d802      	bhi.n	8014ab8 <ip4_input+0x74>
 8014ab2:	89fb      	ldrh	r3, [r7, #14]
 8014ab4:	2b13      	cmp	r3, #19
 8014ab6:	d804      	bhi.n	8014ac2 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8014ab8:	6878      	ldr	r0, [r7, #4]
 8014aba:	f7f8 fefd 	bl	800d8b8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8014abe:	2300      	movs	r3, #0
 8014ac0:	e0db      	b.n	8014c7a <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8014ac2:	697b      	ldr	r3, [r7, #20]
 8014ac4:	691b      	ldr	r3, [r3, #16]
 8014ac6:	4a6f      	ldr	r2, [pc, #444]	@ (8014c84 <ip4_input+0x240>)
 8014ac8:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8014aca:	697b      	ldr	r3, [r7, #20]
 8014acc:	68db      	ldr	r3, [r3, #12]
 8014ace:	4a6d      	ldr	r2, [pc, #436]	@ (8014c84 <ip4_input+0x240>)
 8014ad0:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014ad2:	4b6c      	ldr	r3, [pc, #432]	@ (8014c84 <ip4_input+0x240>)
 8014ad4:	695b      	ldr	r3, [r3, #20]
 8014ad6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8014ada:	2be0      	cmp	r3, #224	@ 0xe0
 8014adc:	d112      	bne.n	8014b04 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8014ade:	683b      	ldr	r3, [r7, #0]
 8014ae0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014ae4:	f003 0301 	and.w	r3, r3, #1
 8014ae8:	b2db      	uxtb	r3, r3
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d007      	beq.n	8014afe <ip4_input+0xba>
 8014aee:	683b      	ldr	r3, [r7, #0]
 8014af0:	3304      	adds	r3, #4
 8014af2:	681b      	ldr	r3, [r3, #0]
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d002      	beq.n	8014afe <ip4_input+0xba>
      netif = inp;
 8014af8:	683b      	ldr	r3, [r7, #0]
 8014afa:	613b      	str	r3, [r7, #16]
 8014afc:	e02a      	b.n	8014b54 <ip4_input+0x110>
    } else {
      netif = NULL;
 8014afe:	2300      	movs	r3, #0
 8014b00:	613b      	str	r3, [r7, #16]
 8014b02:	e027      	b.n	8014b54 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8014b04:	6838      	ldr	r0, [r7, #0]
 8014b06:	f7ff ff73 	bl	80149f0 <ip4_input_accept>
 8014b0a:	4603      	mov	r3, r0
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	d002      	beq.n	8014b16 <ip4_input+0xd2>
      netif = inp;
 8014b10:	683b      	ldr	r3, [r7, #0]
 8014b12:	613b      	str	r3, [r7, #16]
 8014b14:	e01e      	b.n	8014b54 <ip4_input+0x110>
    } else {
      netif = NULL;
 8014b16:	2300      	movs	r3, #0
 8014b18:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8014b1a:	4b5a      	ldr	r3, [pc, #360]	@ (8014c84 <ip4_input+0x240>)
 8014b1c:	695b      	ldr	r3, [r3, #20]
 8014b1e:	b2db      	uxtb	r3, r3
 8014b20:	2b7f      	cmp	r3, #127	@ 0x7f
 8014b22:	d017      	beq.n	8014b54 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8014b24:	4b58      	ldr	r3, [pc, #352]	@ (8014c88 <ip4_input+0x244>)
 8014b26:	681b      	ldr	r3, [r3, #0]
 8014b28:	613b      	str	r3, [r7, #16]
 8014b2a:	e00e      	b.n	8014b4a <ip4_input+0x106>
          if (netif == inp) {
 8014b2c:	693a      	ldr	r2, [r7, #16]
 8014b2e:	683b      	ldr	r3, [r7, #0]
 8014b30:	429a      	cmp	r2, r3
 8014b32:	d006      	beq.n	8014b42 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8014b34:	6938      	ldr	r0, [r7, #16]
 8014b36:	f7ff ff5b 	bl	80149f0 <ip4_input_accept>
 8014b3a:	4603      	mov	r3, r0
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d108      	bne.n	8014b52 <ip4_input+0x10e>
 8014b40:	e000      	b.n	8014b44 <ip4_input+0x100>
            continue;
 8014b42:	bf00      	nop
        NETIF_FOREACH(netif) {
 8014b44:	693b      	ldr	r3, [r7, #16]
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	613b      	str	r3, [r7, #16]
 8014b4a:	693b      	ldr	r3, [r7, #16]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d1ed      	bne.n	8014b2c <ip4_input+0xe8>
 8014b50:	e000      	b.n	8014b54 <ip4_input+0x110>
            break;
 8014b52:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014b54:	4b4b      	ldr	r3, [pc, #300]	@ (8014c84 <ip4_input+0x240>)
 8014b56:	691b      	ldr	r3, [r3, #16]
 8014b58:	6839      	ldr	r1, [r7, #0]
 8014b5a:	4618      	mov	r0, r3
 8014b5c:	f000 f96e 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 8014b60:	4603      	mov	r3, r0
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	d105      	bne.n	8014b72 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8014b66:	4b47      	ldr	r3, [pc, #284]	@ (8014c84 <ip4_input+0x240>)
 8014b68:	691b      	ldr	r3, [r3, #16]
 8014b6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014b6e:	2be0      	cmp	r3, #224	@ 0xe0
 8014b70:	d104      	bne.n	8014b7c <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8014b72:	6878      	ldr	r0, [r7, #4]
 8014b74:	f7f8 fea0 	bl	800d8b8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8014b78:	2300      	movs	r3, #0
 8014b7a:	e07e      	b.n	8014c7a <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8014b7c:	693b      	ldr	r3, [r7, #16]
 8014b7e:	2b00      	cmp	r3, #0
 8014b80:	d104      	bne.n	8014b8c <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8014b82:	6878      	ldr	r0, [r7, #4]
 8014b84:	f7f8 fe98 	bl	800d8b8 <pbuf_free>
    return ERR_OK;
 8014b88:	2300      	movs	r3, #0
 8014b8a:	e076      	b.n	8014c7a <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8014b8c:	697b      	ldr	r3, [r7, #20]
 8014b8e:	88db      	ldrh	r3, [r3, #6]
 8014b90:	b29b      	uxth	r3, r3
 8014b92:	461a      	mov	r2, r3
 8014b94:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8014b98:	4013      	ands	r3, r2
 8014b9a:	2b00      	cmp	r3, #0
 8014b9c:	d00b      	beq.n	8014bb6 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8014b9e:	6878      	ldr	r0, [r7, #4]
 8014ba0:	f000 fc92 	bl	80154c8 <ip4_reass>
 8014ba4:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d101      	bne.n	8014bb0 <ip4_input+0x16c>
      return ERR_OK;
 8014bac:	2300      	movs	r3, #0
 8014bae:	e064      	b.n	8014c7a <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8014bb0:	687b      	ldr	r3, [r7, #4]
 8014bb2:	685b      	ldr	r3, [r3, #4]
 8014bb4:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8014bb6:	4a33      	ldr	r2, [pc, #204]	@ (8014c84 <ip4_input+0x240>)
 8014bb8:	693b      	ldr	r3, [r7, #16]
 8014bba:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8014bbc:	4a31      	ldr	r2, [pc, #196]	@ (8014c84 <ip4_input+0x240>)
 8014bbe:	683b      	ldr	r3, [r7, #0]
 8014bc0:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8014bc2:	4a30      	ldr	r2, [pc, #192]	@ (8014c84 <ip4_input+0x240>)
 8014bc4:	697b      	ldr	r3, [r7, #20]
 8014bc6:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8014bc8:	697b      	ldr	r3, [r7, #20]
 8014bca:	781b      	ldrb	r3, [r3, #0]
 8014bcc:	f003 030f 	and.w	r3, r3, #15
 8014bd0:	b2db      	uxtb	r3, r3
 8014bd2:	009b      	lsls	r3, r3, #2
 8014bd4:	b2db      	uxtb	r3, r3
 8014bd6:	461a      	mov	r2, r3
 8014bd8:	4b2a      	ldr	r3, [pc, #168]	@ (8014c84 <ip4_input+0x240>)
 8014bda:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8014bdc:	89fb      	ldrh	r3, [r7, #14]
 8014bde:	4619      	mov	r1, r3
 8014be0:	6878      	ldr	r0, [r7, #4]
 8014be2:	f7f8 fde3 	bl	800d7ac <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8014be6:	697b      	ldr	r3, [r7, #20]
 8014be8:	7a5b      	ldrb	r3, [r3, #9]
 8014bea:	2b11      	cmp	r3, #17
 8014bec:	d006      	beq.n	8014bfc <ip4_input+0x1b8>
 8014bee:	2b11      	cmp	r3, #17
 8014bf0:	dc13      	bgt.n	8014c1a <ip4_input+0x1d6>
 8014bf2:	2b01      	cmp	r3, #1
 8014bf4:	d00c      	beq.n	8014c10 <ip4_input+0x1cc>
 8014bf6:	2b06      	cmp	r3, #6
 8014bf8:	d005      	beq.n	8014c06 <ip4_input+0x1c2>
 8014bfa:	e00e      	b.n	8014c1a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8014bfc:	6839      	ldr	r1, [r7, #0]
 8014bfe:	6878      	ldr	r0, [r7, #4]
 8014c00:	f7fe fc42 	bl	8013488 <udp_input>
        break;
 8014c04:	e026      	b.n	8014c54 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8014c06:	6839      	ldr	r1, [r7, #0]
 8014c08:	6878      	ldr	r0, [r7, #4]
 8014c0a:	f7fa fc8f 	bl	800f52c <tcp_input>
        break;
 8014c0e:	e021      	b.n	8014c54 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8014c10:	6839      	ldr	r1, [r7, #0]
 8014c12:	6878      	ldr	r0, [r7, #4]
 8014c14:	f7ff fcc8 	bl	80145a8 <icmp_input>
        break;
 8014c18:	e01c      	b.n	8014c54 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014c1a:	4b1a      	ldr	r3, [pc, #104]	@ (8014c84 <ip4_input+0x240>)
 8014c1c:	695b      	ldr	r3, [r3, #20]
 8014c1e:	6939      	ldr	r1, [r7, #16]
 8014c20:	4618      	mov	r0, r3
 8014c22:	f000 f90b 	bl	8014e3c <ip4_addr_isbroadcast_u32>
 8014c26:	4603      	mov	r3, r0
 8014c28:	2b00      	cmp	r3, #0
 8014c2a:	d10f      	bne.n	8014c4c <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014c2c:	4b15      	ldr	r3, [pc, #84]	@ (8014c84 <ip4_input+0x240>)
 8014c2e:	695b      	ldr	r3, [r3, #20]
 8014c30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014c34:	2be0      	cmp	r3, #224	@ 0xe0
 8014c36:	d009      	beq.n	8014c4c <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8014c38:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014c3c:	4619      	mov	r1, r3
 8014c3e:	6878      	ldr	r0, [r7, #4]
 8014c40:	f7f8 fe27 	bl	800d892 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8014c44:	2102      	movs	r1, #2
 8014c46:	6878      	ldr	r0, [r7, #4]
 8014c48:	f7ff fdce 	bl	80147e8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8014c4c:	6878      	ldr	r0, [r7, #4]
 8014c4e:	f7f8 fe33 	bl	800d8b8 <pbuf_free>
        break;
 8014c52:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8014c54:	4b0b      	ldr	r3, [pc, #44]	@ (8014c84 <ip4_input+0x240>)
 8014c56:	2200      	movs	r2, #0
 8014c58:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8014c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8014c84 <ip4_input+0x240>)
 8014c5c:	2200      	movs	r2, #0
 8014c5e:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8014c60:	4b08      	ldr	r3, [pc, #32]	@ (8014c84 <ip4_input+0x240>)
 8014c62:	2200      	movs	r2, #0
 8014c64:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8014c66:	4b07      	ldr	r3, [pc, #28]	@ (8014c84 <ip4_input+0x240>)
 8014c68:	2200      	movs	r2, #0
 8014c6a:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8014c6c:	4b05      	ldr	r3, [pc, #20]	@ (8014c84 <ip4_input+0x240>)
 8014c6e:	2200      	movs	r2, #0
 8014c70:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8014c72:	4b04      	ldr	r3, [pc, #16]	@ (8014c84 <ip4_input+0x240>)
 8014c74:	2200      	movs	r2, #0
 8014c76:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8014c78:	2300      	movs	r3, #0
}
 8014c7a:	4618      	mov	r0, r3
 8014c7c:	3718      	adds	r7, #24
 8014c7e:	46bd      	mov	sp, r7
 8014c80:	bd80      	pop	{r7, pc}
 8014c82:	bf00      	nop
 8014c84:	24005f0c 	.word	0x24005f0c
 8014c88:	2400c9c0 	.word	0x2400c9c0

08014c8c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b08a      	sub	sp, #40	@ 0x28
 8014c90:	af04      	add	r7, sp, #16
 8014c92:	60f8      	str	r0, [r7, #12]
 8014c94:	60b9      	str	r1, [r7, #8]
 8014c96:	607a      	str	r2, [r7, #4]
 8014c98:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8014c9a:	68bb      	ldr	r3, [r7, #8]
 8014c9c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8014c9e:	687b      	ldr	r3, [r7, #4]
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d009      	beq.n	8014cb8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8014ca4:	68bb      	ldr	r3, [r7, #8]
 8014ca6:	2b00      	cmp	r3, #0
 8014ca8:	d003      	beq.n	8014cb2 <ip4_output_if+0x26>
 8014caa:	68bb      	ldr	r3, [r7, #8]
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	2b00      	cmp	r3, #0
 8014cb0:	d102      	bne.n	8014cb8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8014cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cb4:	3304      	adds	r3, #4
 8014cb6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8014cb8:	78fa      	ldrb	r2, [r7, #3]
 8014cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cbc:	9302      	str	r3, [sp, #8]
 8014cbe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014cc2:	9301      	str	r3, [sp, #4]
 8014cc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014cc8:	9300      	str	r3, [sp, #0]
 8014cca:	4613      	mov	r3, r2
 8014ccc:	687a      	ldr	r2, [r7, #4]
 8014cce:	6979      	ldr	r1, [r7, #20]
 8014cd0:	68f8      	ldr	r0, [r7, #12]
 8014cd2:	f000 f805 	bl	8014ce0 <ip4_output_if_src>
 8014cd6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8014cd8:	4618      	mov	r0, r3
 8014cda:	3718      	adds	r7, #24
 8014cdc:	46bd      	mov	sp, r7
 8014cde:	bd80      	pop	{r7, pc}

08014ce0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8014ce0:	b580      	push	{r7, lr}
 8014ce2:	b088      	sub	sp, #32
 8014ce4:	af00      	add	r7, sp, #0
 8014ce6:	60f8      	str	r0, [r7, #12]
 8014ce8:	60b9      	str	r1, [r7, #8]
 8014cea:	607a      	str	r2, [r7, #4]
 8014cec:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8014cee:	68fb      	ldr	r3, [r7, #12]
 8014cf0:	7b9b      	ldrb	r3, [r3, #14]
 8014cf2:	2b01      	cmp	r3, #1
 8014cf4:	d006      	beq.n	8014d04 <ip4_output_if_src+0x24>
 8014cf6:	4b4b      	ldr	r3, [pc, #300]	@ (8014e24 <ip4_output_if_src+0x144>)
 8014cf8:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8014cfc:	494a      	ldr	r1, [pc, #296]	@ (8014e28 <ip4_output_if_src+0x148>)
 8014cfe:	484b      	ldr	r0, [pc, #300]	@ (8014e2c <ip4_output_if_src+0x14c>)
 8014d00:	f001 f9e4 	bl	80160cc <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	d060      	beq.n	8014dcc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8014d0a:	2314      	movs	r3, #20
 8014d0c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8014d0e:	2114      	movs	r1, #20
 8014d10:	68f8      	ldr	r0, [r7, #12]
 8014d12:	f7f8 fd3b 	bl	800d78c <pbuf_add_header>
 8014d16:	4603      	mov	r3, r0
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	d002      	beq.n	8014d22 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014d1c:	f06f 0301 	mvn.w	r3, #1
 8014d20:	e07c      	b.n	8014e1c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8014d22:	68fb      	ldr	r3, [r7, #12]
 8014d24:	685b      	ldr	r3, [r3, #4]
 8014d26:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	895b      	ldrh	r3, [r3, #10]
 8014d2c:	2b13      	cmp	r3, #19
 8014d2e:	d806      	bhi.n	8014d3e <ip4_output_if_src+0x5e>
 8014d30:	4b3c      	ldr	r3, [pc, #240]	@ (8014e24 <ip4_output_if_src+0x144>)
 8014d32:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8014d36:	493e      	ldr	r1, [pc, #248]	@ (8014e30 <ip4_output_if_src+0x150>)
 8014d38:	483c      	ldr	r0, [pc, #240]	@ (8014e2c <ip4_output_if_src+0x14c>)
 8014d3a:	f001 f9c7 	bl	80160cc <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8014d3e:	69fb      	ldr	r3, [r7, #28]
 8014d40:	78fa      	ldrb	r2, [r7, #3]
 8014d42:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8014d44:	69fb      	ldr	r3, [r7, #28]
 8014d46:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8014d4a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	681a      	ldr	r2, [r3, #0]
 8014d50:	69fb      	ldr	r3, [r7, #28]
 8014d52:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8014d54:	8b7b      	ldrh	r3, [r7, #26]
 8014d56:	089b      	lsrs	r3, r3, #2
 8014d58:	b29b      	uxth	r3, r3
 8014d5a:	b2db      	uxtb	r3, r3
 8014d5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014d60:	b2da      	uxtb	r2, r3
 8014d62:	69fb      	ldr	r3, [r7, #28]
 8014d64:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8014d66:	69fb      	ldr	r3, [r7, #28]
 8014d68:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8014d6c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8014d6e:	68fb      	ldr	r3, [r7, #12]
 8014d70:	891b      	ldrh	r3, [r3, #8]
 8014d72:	4618      	mov	r0, r3
 8014d74:	f7f7 f8e2 	bl	800bf3c <lwip_htons>
 8014d78:	4603      	mov	r3, r0
 8014d7a:	461a      	mov	r2, r3
 8014d7c:	69fb      	ldr	r3, [r7, #28]
 8014d7e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8014d80:	69fb      	ldr	r3, [r7, #28]
 8014d82:	2200      	movs	r2, #0
 8014d84:	719a      	strb	r2, [r3, #6]
 8014d86:	2200      	movs	r2, #0
 8014d88:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8014d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8014e34 <ip4_output_if_src+0x154>)
 8014d8c:	881b      	ldrh	r3, [r3, #0]
 8014d8e:	4618      	mov	r0, r3
 8014d90:	f7f7 f8d4 	bl	800bf3c <lwip_htons>
 8014d94:	4603      	mov	r3, r0
 8014d96:	461a      	mov	r2, r3
 8014d98:	69fb      	ldr	r3, [r7, #28]
 8014d9a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8014d9c:	4b25      	ldr	r3, [pc, #148]	@ (8014e34 <ip4_output_if_src+0x154>)
 8014d9e:	881b      	ldrh	r3, [r3, #0]
 8014da0:	3301      	adds	r3, #1
 8014da2:	b29a      	uxth	r2, r3
 8014da4:	4b23      	ldr	r3, [pc, #140]	@ (8014e34 <ip4_output_if_src+0x154>)
 8014da6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014da8:	68bb      	ldr	r3, [r7, #8]
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d104      	bne.n	8014db8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8014dae:	4b22      	ldr	r3, [pc, #136]	@ (8014e38 <ip4_output_if_src+0x158>)
 8014db0:	681a      	ldr	r2, [r3, #0]
 8014db2:	69fb      	ldr	r3, [r7, #28]
 8014db4:	60da      	str	r2, [r3, #12]
 8014db6:	e003      	b.n	8014dc0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014db8:	68bb      	ldr	r3, [r7, #8]
 8014dba:	681a      	ldr	r2, [r3, #0]
 8014dbc:	69fb      	ldr	r3, [r7, #28]
 8014dbe:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8014dc0:	69fb      	ldr	r3, [r7, #28]
 8014dc2:	2200      	movs	r2, #0
 8014dc4:	729a      	strb	r2, [r3, #10]
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	72da      	strb	r2, [r3, #11]
 8014dca:	e00f      	b.n	8014dec <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	895b      	ldrh	r3, [r3, #10]
 8014dd0:	2b13      	cmp	r3, #19
 8014dd2:	d802      	bhi.n	8014dda <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014dd4:	f06f 0301 	mvn.w	r3, #1
 8014dd8:	e020      	b.n	8014e1c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8014dda:	68fb      	ldr	r3, [r7, #12]
 8014ddc:	685b      	ldr	r3, [r3, #4]
 8014dde:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8014de0:	69fb      	ldr	r3, [r7, #28]
 8014de2:	691b      	ldr	r3, [r3, #16]
 8014de4:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8014de6:	f107 0314 	add.w	r3, r7, #20
 8014dea:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8014dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014df0:	2b00      	cmp	r3, #0
 8014df2:	d00c      	beq.n	8014e0e <ip4_output_if_src+0x12e>
 8014df4:	68fb      	ldr	r3, [r7, #12]
 8014df6:	891a      	ldrh	r2, [r3, #8]
 8014df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dfa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014dfc:	429a      	cmp	r2, r3
 8014dfe:	d906      	bls.n	8014e0e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8014e00:	687a      	ldr	r2, [r7, #4]
 8014e02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014e04:	68f8      	ldr	r0, [r7, #12]
 8014e06:	f000 fd53 	bl	80158b0 <ip4_frag>
 8014e0a:	4603      	mov	r3, r0
 8014e0c:	e006      	b.n	8014e1c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8014e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e10:	695b      	ldr	r3, [r3, #20]
 8014e12:	687a      	ldr	r2, [r7, #4]
 8014e14:	68f9      	ldr	r1, [r7, #12]
 8014e16:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014e18:	4798      	blx	r3
 8014e1a:	4603      	mov	r3, r0
}
 8014e1c:	4618      	mov	r0, r3
 8014e1e:	3720      	adds	r7, #32
 8014e20:	46bd      	mov	sp, r7
 8014e22:	bd80      	pop	{r7, pc}
 8014e24:	08019d6c 	.word	0x08019d6c
 8014e28:	08019da0 	.word	0x08019da0
 8014e2c:	08019dac 	.word	0x08019dac
 8014e30:	08019dd4 	.word	0x08019dd4
 8014e34:	2400cb1e 	.word	0x2400cb1e
 8014e38:	0801a210 	.word	0x0801a210

08014e3c <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8014e3c:	b480      	push	{r7}
 8014e3e:	b085      	sub	sp, #20
 8014e40:	af00      	add	r7, sp, #0
 8014e42:	6078      	str	r0, [r7, #4]
 8014e44:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8014e4a:	687b      	ldr	r3, [r7, #4]
 8014e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e50:	d002      	beq.n	8014e58 <ip4_addr_isbroadcast_u32+0x1c>
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d101      	bne.n	8014e5c <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8014e58:	2301      	movs	r3, #1
 8014e5a:	e02a      	b.n	8014eb2 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8014e5c:	683b      	ldr	r3, [r7, #0]
 8014e5e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014e62:	f003 0302 	and.w	r3, r3, #2
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d101      	bne.n	8014e6e <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8014e6a:	2300      	movs	r3, #0
 8014e6c:	e021      	b.n	8014eb2 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8014e6e:	683b      	ldr	r3, [r7, #0]
 8014e70:	3304      	adds	r3, #4
 8014e72:	681b      	ldr	r3, [r3, #0]
 8014e74:	687a      	ldr	r2, [r7, #4]
 8014e76:	429a      	cmp	r2, r3
 8014e78:	d101      	bne.n	8014e7e <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8014e7a:	2300      	movs	r3, #0
 8014e7c:	e019      	b.n	8014eb2 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8014e7e:	68fa      	ldr	r2, [r7, #12]
 8014e80:	683b      	ldr	r3, [r7, #0]
 8014e82:	3304      	adds	r3, #4
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	405a      	eors	r2, r3
 8014e88:	683b      	ldr	r3, [r7, #0]
 8014e8a:	3308      	adds	r3, #8
 8014e8c:	681b      	ldr	r3, [r3, #0]
 8014e8e:	4013      	ands	r3, r2
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d10d      	bne.n	8014eb0 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014e94:	683b      	ldr	r3, [r7, #0]
 8014e96:	3308      	adds	r3, #8
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	43da      	mvns	r2, r3
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8014ea0:	683b      	ldr	r3, [r7, #0]
 8014ea2:	3308      	adds	r3, #8
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014ea8:	429a      	cmp	r2, r3
 8014eaa:	d101      	bne.n	8014eb0 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8014eac:	2301      	movs	r3, #1
 8014eae:	e000      	b.n	8014eb2 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8014eb0:	2300      	movs	r3, #0
  }
}
 8014eb2:	4618      	mov	r0, r3
 8014eb4:	3714      	adds	r7, #20
 8014eb6:	46bd      	mov	sp, r7
 8014eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ebc:	4770      	bx	lr
	...

08014ec0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8014ec0:	b580      	push	{r7, lr}
 8014ec2:	b084      	sub	sp, #16
 8014ec4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8014ec6:	2300      	movs	r3, #0
 8014ec8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8014eca:	4b12      	ldr	r3, [pc, #72]	@ (8014f14 <ip_reass_tmr+0x54>)
 8014ecc:	681b      	ldr	r3, [r3, #0]
 8014ece:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8014ed0:	e018      	b.n	8014f04 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	7fdb      	ldrb	r3, [r3, #31]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d00b      	beq.n	8014ef2 <ip_reass_tmr+0x32>
      r->timer--;
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	7fdb      	ldrb	r3, [r3, #31]
 8014ede:	3b01      	subs	r3, #1
 8014ee0:	b2da      	uxtb	r2, r3
 8014ee2:	68fb      	ldr	r3, [r7, #12]
 8014ee4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8014ee6:	68fb      	ldr	r3, [r7, #12]
 8014ee8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	681b      	ldr	r3, [r3, #0]
 8014eee:	60fb      	str	r3, [r7, #12]
 8014ef0:	e008      	b.n	8014f04 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	681b      	ldr	r3, [r3, #0]
 8014efa:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8014efc:	68b9      	ldr	r1, [r7, #8]
 8014efe:	6878      	ldr	r0, [r7, #4]
 8014f00:	f000 f80a 	bl	8014f18 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d1e3      	bne.n	8014ed2 <ip_reass_tmr+0x12>
    }
  }
}
 8014f0a:	bf00      	nop
 8014f0c:	bf00      	nop
 8014f0e:	3710      	adds	r7, #16
 8014f10:	46bd      	mov	sp, r7
 8014f12:	bd80      	pop	{r7, pc}
 8014f14:	2400cb20 	.word	0x2400cb20

08014f18 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014f18:	b580      	push	{r7, lr}
 8014f1a:	b088      	sub	sp, #32
 8014f1c:	af00      	add	r7, sp, #0
 8014f1e:	6078      	str	r0, [r7, #4]
 8014f20:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8014f22:	2300      	movs	r3, #0
 8014f24:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8014f26:	683a      	ldr	r2, [r7, #0]
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	429a      	cmp	r2, r3
 8014f2c:	d105      	bne.n	8014f3a <ip_reass_free_complete_datagram+0x22>
 8014f2e:	4b45      	ldr	r3, [pc, #276]	@ (8015044 <ip_reass_free_complete_datagram+0x12c>)
 8014f30:	22ab      	movs	r2, #171	@ 0xab
 8014f32:	4945      	ldr	r1, [pc, #276]	@ (8015048 <ip_reass_free_complete_datagram+0x130>)
 8014f34:	4845      	ldr	r0, [pc, #276]	@ (801504c <ip_reass_free_complete_datagram+0x134>)
 8014f36:	f001 f8c9 	bl	80160cc <iprintf>
  if (prev != NULL) {
 8014f3a:	683b      	ldr	r3, [r7, #0]
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d00a      	beq.n	8014f56 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8014f40:	683b      	ldr	r3, [r7, #0]
 8014f42:	681b      	ldr	r3, [r3, #0]
 8014f44:	687a      	ldr	r2, [r7, #4]
 8014f46:	429a      	cmp	r2, r3
 8014f48:	d005      	beq.n	8014f56 <ip_reass_free_complete_datagram+0x3e>
 8014f4a:	4b3e      	ldr	r3, [pc, #248]	@ (8015044 <ip_reass_free_complete_datagram+0x12c>)
 8014f4c:	22ad      	movs	r2, #173	@ 0xad
 8014f4e:	4940      	ldr	r1, [pc, #256]	@ (8015050 <ip_reass_free_complete_datagram+0x138>)
 8014f50:	483e      	ldr	r0, [pc, #248]	@ (801504c <ip_reass_free_complete_datagram+0x134>)
 8014f52:	f001 f8bb 	bl	80160cc <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	685b      	ldr	r3, [r3, #4]
 8014f5a:	685b      	ldr	r3, [r3, #4]
 8014f5c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8014f5e:	697b      	ldr	r3, [r7, #20]
 8014f60:	889b      	ldrh	r3, [r3, #4]
 8014f62:	b29b      	uxth	r3, r3
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d12a      	bne.n	8014fbe <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	685b      	ldr	r3, [r3, #4]
 8014f6c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8014f6e:	697b      	ldr	r3, [r7, #20]
 8014f70:	681a      	ldr	r2, [r3, #0]
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8014f76:	69bb      	ldr	r3, [r7, #24]
 8014f78:	6858      	ldr	r0, [r3, #4]
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	3308      	adds	r3, #8
 8014f7e:	2214      	movs	r2, #20
 8014f80:	4619      	mov	r1, r3
 8014f82:	f001 f9e2 	bl	801634a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8014f86:	2101      	movs	r1, #1
 8014f88:	69b8      	ldr	r0, [r7, #24]
 8014f8a:	f7ff fc3d 	bl	8014808 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8014f8e:	69b8      	ldr	r0, [r7, #24]
 8014f90:	f7f8 fd20 	bl	800d9d4 <pbuf_clen>
 8014f94:	4603      	mov	r3, r0
 8014f96:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014f98:	8bfa      	ldrh	r2, [r7, #30]
 8014f9a:	8a7b      	ldrh	r3, [r7, #18]
 8014f9c:	4413      	add	r3, r2
 8014f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014fa2:	db05      	blt.n	8014fb0 <ip_reass_free_complete_datagram+0x98>
 8014fa4:	4b27      	ldr	r3, [pc, #156]	@ (8015044 <ip_reass_free_complete_datagram+0x12c>)
 8014fa6:	22bc      	movs	r2, #188	@ 0xbc
 8014fa8:	492a      	ldr	r1, [pc, #168]	@ (8015054 <ip_reass_free_complete_datagram+0x13c>)
 8014faa:	4828      	ldr	r0, [pc, #160]	@ (801504c <ip_reass_free_complete_datagram+0x134>)
 8014fac:	f001 f88e 	bl	80160cc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014fb0:	8bfa      	ldrh	r2, [r7, #30]
 8014fb2:	8a7b      	ldrh	r3, [r7, #18]
 8014fb4:	4413      	add	r3, r2
 8014fb6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8014fb8:	69b8      	ldr	r0, [r7, #24]
 8014fba:	f7f8 fc7d 	bl	800d8b8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	685b      	ldr	r3, [r3, #4]
 8014fc2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8014fc4:	e01f      	b.n	8015006 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8014fc6:	69bb      	ldr	r3, [r7, #24]
 8014fc8:	685b      	ldr	r3, [r3, #4]
 8014fca:	617b      	str	r3, [r7, #20]
    pcur = p;
 8014fcc:	69bb      	ldr	r3, [r7, #24]
 8014fce:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8014fd0:	697b      	ldr	r3, [r7, #20]
 8014fd2:	681b      	ldr	r3, [r3, #0]
 8014fd4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8014fd6:	68f8      	ldr	r0, [r7, #12]
 8014fd8:	f7f8 fcfc 	bl	800d9d4 <pbuf_clen>
 8014fdc:	4603      	mov	r3, r0
 8014fde:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014fe0:	8bfa      	ldrh	r2, [r7, #30]
 8014fe2:	8a7b      	ldrh	r3, [r7, #18]
 8014fe4:	4413      	add	r3, r2
 8014fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014fea:	db05      	blt.n	8014ff8 <ip_reass_free_complete_datagram+0xe0>
 8014fec:	4b15      	ldr	r3, [pc, #84]	@ (8015044 <ip_reass_free_complete_datagram+0x12c>)
 8014fee:	22cc      	movs	r2, #204	@ 0xcc
 8014ff0:	4918      	ldr	r1, [pc, #96]	@ (8015054 <ip_reass_free_complete_datagram+0x13c>)
 8014ff2:	4816      	ldr	r0, [pc, #88]	@ (801504c <ip_reass_free_complete_datagram+0x134>)
 8014ff4:	f001 f86a 	bl	80160cc <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014ff8:	8bfa      	ldrh	r2, [r7, #30]
 8014ffa:	8a7b      	ldrh	r3, [r7, #18]
 8014ffc:	4413      	add	r3, r2
 8014ffe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8015000:	68f8      	ldr	r0, [r7, #12]
 8015002:	f7f8 fc59 	bl	800d8b8 <pbuf_free>
  while (p != NULL) {
 8015006:	69bb      	ldr	r3, [r7, #24]
 8015008:	2b00      	cmp	r3, #0
 801500a:	d1dc      	bne.n	8014fc6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801500c:	6839      	ldr	r1, [r7, #0]
 801500e:	6878      	ldr	r0, [r7, #4]
 8015010:	f000 f8c2 	bl	8015198 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8015014:	4b10      	ldr	r3, [pc, #64]	@ (8015058 <ip_reass_free_complete_datagram+0x140>)
 8015016:	881b      	ldrh	r3, [r3, #0]
 8015018:	8bfa      	ldrh	r2, [r7, #30]
 801501a:	429a      	cmp	r2, r3
 801501c:	d905      	bls.n	801502a <ip_reass_free_complete_datagram+0x112>
 801501e:	4b09      	ldr	r3, [pc, #36]	@ (8015044 <ip_reass_free_complete_datagram+0x12c>)
 8015020:	22d2      	movs	r2, #210	@ 0xd2
 8015022:	490e      	ldr	r1, [pc, #56]	@ (801505c <ip_reass_free_complete_datagram+0x144>)
 8015024:	4809      	ldr	r0, [pc, #36]	@ (801504c <ip_reass_free_complete_datagram+0x134>)
 8015026:	f001 f851 	bl	80160cc <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801502a:	4b0b      	ldr	r3, [pc, #44]	@ (8015058 <ip_reass_free_complete_datagram+0x140>)
 801502c:	881a      	ldrh	r2, [r3, #0]
 801502e:	8bfb      	ldrh	r3, [r7, #30]
 8015030:	1ad3      	subs	r3, r2, r3
 8015032:	b29a      	uxth	r2, r3
 8015034:	4b08      	ldr	r3, [pc, #32]	@ (8015058 <ip_reass_free_complete_datagram+0x140>)
 8015036:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8015038:	8bfb      	ldrh	r3, [r7, #30]
}
 801503a:	4618      	mov	r0, r3
 801503c:	3720      	adds	r7, #32
 801503e:	46bd      	mov	sp, r7
 8015040:	bd80      	pop	{r7, pc}
 8015042:	bf00      	nop
 8015044:	08019e04 	.word	0x08019e04
 8015048:	08019e40 	.word	0x08019e40
 801504c:	08019e4c 	.word	0x08019e4c
 8015050:	08019e74 	.word	0x08019e74
 8015054:	08019e88 	.word	0x08019e88
 8015058:	2400cb24 	.word	0x2400cb24
 801505c:	08019ea8 	.word	0x08019ea8

08015060 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8015060:	b580      	push	{r7, lr}
 8015062:	b08a      	sub	sp, #40	@ 0x28
 8015064:	af00      	add	r7, sp, #0
 8015066:	6078      	str	r0, [r7, #4]
 8015068:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801506a:	2300      	movs	r3, #0
 801506c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801506e:	2300      	movs	r3, #0
 8015070:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8015072:	2300      	movs	r3, #0
 8015074:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8015076:	2300      	movs	r3, #0
 8015078:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801507a:	2300      	movs	r3, #0
 801507c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801507e:	4b28      	ldr	r3, [pc, #160]	@ (8015120 <ip_reass_remove_oldest_datagram+0xc0>)
 8015080:	681b      	ldr	r3, [r3, #0]
 8015082:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015084:	e030      	b.n	80150e8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8015086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015088:	695a      	ldr	r2, [r3, #20]
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	68db      	ldr	r3, [r3, #12]
 801508e:	429a      	cmp	r2, r3
 8015090:	d10c      	bne.n	80150ac <ip_reass_remove_oldest_datagram+0x4c>
 8015092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015094:	699a      	ldr	r2, [r3, #24]
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	691b      	ldr	r3, [r3, #16]
 801509a:	429a      	cmp	r2, r3
 801509c:	d106      	bne.n	80150ac <ip_reass_remove_oldest_datagram+0x4c>
 801509e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150a0:	899a      	ldrh	r2, [r3, #12]
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	889b      	ldrh	r3, [r3, #4]
 80150a6:	b29b      	uxth	r3, r3
 80150a8:	429a      	cmp	r2, r3
 80150aa:	d014      	beq.n	80150d6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80150ac:	693b      	ldr	r3, [r7, #16]
 80150ae:	3301      	adds	r3, #1
 80150b0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80150b2:	6a3b      	ldr	r3, [r7, #32]
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d104      	bne.n	80150c2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80150b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150ba:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80150bc:	69fb      	ldr	r3, [r7, #28]
 80150be:	61bb      	str	r3, [r7, #24]
 80150c0:	e009      	b.n	80150d6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80150c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150c4:	7fda      	ldrb	r2, [r3, #31]
 80150c6:	6a3b      	ldr	r3, [r7, #32]
 80150c8:	7fdb      	ldrb	r3, [r3, #31]
 80150ca:	429a      	cmp	r2, r3
 80150cc:	d803      	bhi.n	80150d6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80150ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150d0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80150d2:	69fb      	ldr	r3, [r7, #28]
 80150d4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80150d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150d8:	681b      	ldr	r3, [r3, #0]
 80150da:	2b00      	cmp	r3, #0
 80150dc:	d001      	beq.n	80150e2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80150de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150e0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80150e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80150e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150ea:	2b00      	cmp	r3, #0
 80150ec:	d1cb      	bne.n	8015086 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 80150ee:	6a3b      	ldr	r3, [r7, #32]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	d008      	beq.n	8015106 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 80150f4:	69b9      	ldr	r1, [r7, #24]
 80150f6:	6a38      	ldr	r0, [r7, #32]
 80150f8:	f7ff ff0e 	bl	8014f18 <ip_reass_free_complete_datagram>
 80150fc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80150fe:	697a      	ldr	r2, [r7, #20]
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	4413      	add	r3, r2
 8015104:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015106:	697a      	ldr	r2, [r7, #20]
 8015108:	683b      	ldr	r3, [r7, #0]
 801510a:	429a      	cmp	r2, r3
 801510c:	da02      	bge.n	8015114 <ip_reass_remove_oldest_datagram+0xb4>
 801510e:	693b      	ldr	r3, [r7, #16]
 8015110:	2b01      	cmp	r3, #1
 8015112:	dcac      	bgt.n	801506e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015114:	697b      	ldr	r3, [r7, #20]
}
 8015116:	4618      	mov	r0, r3
 8015118:	3728      	adds	r7, #40	@ 0x28
 801511a:	46bd      	mov	sp, r7
 801511c:	bd80      	pop	{r7, pc}
 801511e:	bf00      	nop
 8015120:	2400cb20 	.word	0x2400cb20

08015124 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8015124:	b580      	push	{r7, lr}
 8015126:	b084      	sub	sp, #16
 8015128:	af00      	add	r7, sp, #0
 801512a:	6078      	str	r0, [r7, #4]
 801512c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801512e:	2004      	movs	r0, #4
 8015130:	f7f7 fca4 	bl	800ca7c <memp_malloc>
 8015134:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8015136:	68fb      	ldr	r3, [r7, #12]
 8015138:	2b00      	cmp	r3, #0
 801513a:	d110      	bne.n	801515e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801513c:	6839      	ldr	r1, [r7, #0]
 801513e:	6878      	ldr	r0, [r7, #4]
 8015140:	f7ff ff8e 	bl	8015060 <ip_reass_remove_oldest_datagram>
 8015144:	4602      	mov	r2, r0
 8015146:	683b      	ldr	r3, [r7, #0]
 8015148:	4293      	cmp	r3, r2
 801514a:	dc03      	bgt.n	8015154 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801514c:	2004      	movs	r0, #4
 801514e:	f7f7 fc95 	bl	800ca7c <memp_malloc>
 8015152:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8015154:	68fb      	ldr	r3, [r7, #12]
 8015156:	2b00      	cmp	r3, #0
 8015158:	d101      	bne.n	801515e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801515a:	2300      	movs	r3, #0
 801515c:	e016      	b.n	801518c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801515e:	2220      	movs	r2, #32
 8015160:	2100      	movs	r1, #0
 8015162:	68f8      	ldr	r0, [r7, #12]
 8015164:	f001 f817 	bl	8016196 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8015168:	68fb      	ldr	r3, [r7, #12]
 801516a:	220f      	movs	r2, #15
 801516c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801516e:	4b09      	ldr	r3, [pc, #36]	@ (8015194 <ip_reass_enqueue_new_datagram+0x70>)
 8015170:	681a      	ldr	r2, [r3, #0]
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8015176:	4a07      	ldr	r2, [pc, #28]	@ (8015194 <ip_reass_enqueue_new_datagram+0x70>)
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	3308      	adds	r3, #8
 8015180:	2214      	movs	r2, #20
 8015182:	6879      	ldr	r1, [r7, #4]
 8015184:	4618      	mov	r0, r3
 8015186:	f001 f8e0 	bl	801634a <memcpy>
  return ipr;
 801518a:	68fb      	ldr	r3, [r7, #12]
}
 801518c:	4618      	mov	r0, r3
 801518e:	3710      	adds	r7, #16
 8015190:	46bd      	mov	sp, r7
 8015192:	bd80      	pop	{r7, pc}
 8015194:	2400cb20 	.word	0x2400cb20

08015198 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8015198:	b580      	push	{r7, lr}
 801519a:	b082      	sub	sp, #8
 801519c:	af00      	add	r7, sp, #0
 801519e:	6078      	str	r0, [r7, #4]
 80151a0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80151a2:	4b10      	ldr	r3, [pc, #64]	@ (80151e4 <ip_reass_dequeue_datagram+0x4c>)
 80151a4:	681b      	ldr	r3, [r3, #0]
 80151a6:	687a      	ldr	r2, [r7, #4]
 80151a8:	429a      	cmp	r2, r3
 80151aa:	d104      	bne.n	80151b6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	681b      	ldr	r3, [r3, #0]
 80151b0:	4a0c      	ldr	r2, [pc, #48]	@ (80151e4 <ip_reass_dequeue_datagram+0x4c>)
 80151b2:	6013      	str	r3, [r2, #0]
 80151b4:	e00d      	b.n	80151d2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80151b6:	683b      	ldr	r3, [r7, #0]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d106      	bne.n	80151ca <ip_reass_dequeue_datagram+0x32>
 80151bc:	4b0a      	ldr	r3, [pc, #40]	@ (80151e8 <ip_reass_dequeue_datagram+0x50>)
 80151be:	f240 1245 	movw	r2, #325	@ 0x145
 80151c2:	490a      	ldr	r1, [pc, #40]	@ (80151ec <ip_reass_dequeue_datagram+0x54>)
 80151c4:	480a      	ldr	r0, [pc, #40]	@ (80151f0 <ip_reass_dequeue_datagram+0x58>)
 80151c6:	f000 ff81 	bl	80160cc <iprintf>
    prev->next = ipr->next;
 80151ca:	687b      	ldr	r3, [r7, #4]
 80151cc:	681a      	ldr	r2, [r3, #0]
 80151ce:	683b      	ldr	r3, [r7, #0]
 80151d0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80151d2:	6879      	ldr	r1, [r7, #4]
 80151d4:	2004      	movs	r0, #4
 80151d6:	f7f7 fcc7 	bl	800cb68 <memp_free>
}
 80151da:	bf00      	nop
 80151dc:	3708      	adds	r7, #8
 80151de:	46bd      	mov	sp, r7
 80151e0:	bd80      	pop	{r7, pc}
 80151e2:	bf00      	nop
 80151e4:	2400cb20 	.word	0x2400cb20
 80151e8:	08019e04 	.word	0x08019e04
 80151ec:	08019ecc 	.word	0x08019ecc
 80151f0:	08019e4c 	.word	0x08019e4c

080151f4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80151f4:	b580      	push	{r7, lr}
 80151f6:	b08c      	sub	sp, #48	@ 0x30
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	60f8      	str	r0, [r7, #12]
 80151fc:	60b9      	str	r1, [r7, #8]
 80151fe:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8015200:	2300      	movs	r3, #0
 8015202:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015204:	2301      	movs	r3, #1
 8015206:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015208:	68bb      	ldr	r3, [r7, #8]
 801520a:	685b      	ldr	r3, [r3, #4]
 801520c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801520e:	69fb      	ldr	r3, [r7, #28]
 8015210:	885b      	ldrh	r3, [r3, #2]
 8015212:	b29b      	uxth	r3, r3
 8015214:	4618      	mov	r0, r3
 8015216:	f7f6 fe91 	bl	800bf3c <lwip_htons>
 801521a:	4603      	mov	r3, r0
 801521c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801521e:	69fb      	ldr	r3, [r7, #28]
 8015220:	781b      	ldrb	r3, [r3, #0]
 8015222:	f003 030f 	and.w	r3, r3, #15
 8015226:	b2db      	uxtb	r3, r3
 8015228:	009b      	lsls	r3, r3, #2
 801522a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801522c:	7e7b      	ldrb	r3, [r7, #25]
 801522e:	b29b      	uxth	r3, r3
 8015230:	8b7a      	ldrh	r2, [r7, #26]
 8015232:	429a      	cmp	r2, r3
 8015234:	d202      	bcs.n	801523c <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015236:	f04f 33ff 	mov.w	r3, #4294967295
 801523a:	e135      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801523c:	7e7b      	ldrb	r3, [r7, #25]
 801523e:	b29b      	uxth	r3, r3
 8015240:	8b7a      	ldrh	r2, [r7, #26]
 8015242:	1ad3      	subs	r3, r2, r3
 8015244:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8015246:	69fb      	ldr	r3, [r7, #28]
 8015248:	88db      	ldrh	r3, [r3, #6]
 801524a:	b29b      	uxth	r3, r3
 801524c:	4618      	mov	r0, r3
 801524e:	f7f6 fe75 	bl	800bf3c <lwip_htons>
 8015252:	4603      	mov	r3, r0
 8015254:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015258:	b29b      	uxth	r3, r3
 801525a:	00db      	lsls	r3, r3, #3
 801525c:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801525e:	68bb      	ldr	r3, [r7, #8]
 8015260:	685b      	ldr	r3, [r3, #4]
 8015262:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8015264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015266:	2200      	movs	r2, #0
 8015268:	701a      	strb	r2, [r3, #0]
 801526a:	2200      	movs	r2, #0
 801526c:	705a      	strb	r2, [r3, #1]
 801526e:	2200      	movs	r2, #0
 8015270:	709a      	strb	r2, [r3, #2]
 8015272:	2200      	movs	r2, #0
 8015274:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8015276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015278:	8afa      	ldrh	r2, [r7, #22]
 801527a:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801527c:	8afa      	ldrh	r2, [r7, #22]
 801527e:	8b7b      	ldrh	r3, [r7, #26]
 8015280:	4413      	add	r3, r2
 8015282:	b29a      	uxth	r2, r3
 8015284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015286:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8015288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801528a:	88db      	ldrh	r3, [r3, #6]
 801528c:	b29b      	uxth	r3, r3
 801528e:	8afa      	ldrh	r2, [r7, #22]
 8015290:	429a      	cmp	r2, r3
 8015292:	d902      	bls.n	801529a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015294:	f04f 33ff 	mov.w	r3, #4294967295
 8015298:	e106      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	685b      	ldr	r3, [r3, #4]
 801529e:	627b      	str	r3, [r7, #36]	@ 0x24
 80152a0:	e068      	b.n	8015374 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80152a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80152a4:	685b      	ldr	r3, [r3, #4]
 80152a6:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80152a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152aa:	889b      	ldrh	r3, [r3, #4]
 80152ac:	b29a      	uxth	r2, r3
 80152ae:	693b      	ldr	r3, [r7, #16]
 80152b0:	889b      	ldrh	r3, [r3, #4]
 80152b2:	b29b      	uxth	r3, r3
 80152b4:	429a      	cmp	r2, r3
 80152b6:	d235      	bcs.n	8015324 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80152b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80152bc:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80152be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d020      	beq.n	8015306 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80152c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152c6:	889b      	ldrh	r3, [r3, #4]
 80152c8:	b29a      	uxth	r2, r3
 80152ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152cc:	88db      	ldrh	r3, [r3, #6]
 80152ce:	b29b      	uxth	r3, r3
 80152d0:	429a      	cmp	r2, r3
 80152d2:	d307      	bcc.n	80152e4 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80152d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152d6:	88db      	ldrh	r3, [r3, #6]
 80152d8:	b29a      	uxth	r2, r3
 80152da:	693b      	ldr	r3, [r7, #16]
 80152dc:	889b      	ldrh	r3, [r3, #4]
 80152de:	b29b      	uxth	r3, r3
 80152e0:	429a      	cmp	r2, r3
 80152e2:	d902      	bls.n	80152ea <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80152e4:	f04f 33ff 	mov.w	r3, #4294967295
 80152e8:	e0de      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80152ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152ec:	68ba      	ldr	r2, [r7, #8]
 80152ee:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80152f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152f2:	88db      	ldrh	r3, [r3, #6]
 80152f4:	b29a      	uxth	r2, r3
 80152f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152f8:	889b      	ldrh	r3, [r3, #4]
 80152fa:	b29b      	uxth	r3, r3
 80152fc:	429a      	cmp	r2, r3
 80152fe:	d03d      	beq.n	801537c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015300:	2300      	movs	r3, #0
 8015302:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015304:	e03a      	b.n	801537c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8015306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015308:	88db      	ldrh	r3, [r3, #6]
 801530a:	b29a      	uxth	r2, r3
 801530c:	693b      	ldr	r3, [r7, #16]
 801530e:	889b      	ldrh	r3, [r3, #4]
 8015310:	b29b      	uxth	r3, r3
 8015312:	429a      	cmp	r2, r3
 8015314:	d902      	bls.n	801531c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015316:	f04f 33ff 	mov.w	r3, #4294967295
 801531a:	e0c5      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801531c:	68fb      	ldr	r3, [r7, #12]
 801531e:	68ba      	ldr	r2, [r7, #8]
 8015320:	605a      	str	r2, [r3, #4]
      break;
 8015322:	e02b      	b.n	801537c <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8015324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015326:	889b      	ldrh	r3, [r3, #4]
 8015328:	b29a      	uxth	r2, r3
 801532a:	693b      	ldr	r3, [r7, #16]
 801532c:	889b      	ldrh	r3, [r3, #4]
 801532e:	b29b      	uxth	r3, r3
 8015330:	429a      	cmp	r2, r3
 8015332:	d102      	bne.n	801533a <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015334:	f04f 33ff 	mov.w	r3, #4294967295
 8015338:	e0b6      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801533a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801533c:	889b      	ldrh	r3, [r3, #4]
 801533e:	b29a      	uxth	r2, r3
 8015340:	693b      	ldr	r3, [r7, #16]
 8015342:	88db      	ldrh	r3, [r3, #6]
 8015344:	b29b      	uxth	r3, r3
 8015346:	429a      	cmp	r2, r3
 8015348:	d202      	bcs.n	8015350 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801534a:	f04f 33ff 	mov.w	r3, #4294967295
 801534e:	e0ab      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8015350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015352:	2b00      	cmp	r3, #0
 8015354:	d009      	beq.n	801536a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8015356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015358:	88db      	ldrh	r3, [r3, #6]
 801535a:	b29a      	uxth	r2, r3
 801535c:	693b      	ldr	r3, [r7, #16]
 801535e:	889b      	ldrh	r3, [r3, #4]
 8015360:	b29b      	uxth	r3, r3
 8015362:	429a      	cmp	r2, r3
 8015364:	d001      	beq.n	801536a <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8015366:	2300      	movs	r3, #0
 8015368:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801536a:	693b      	ldr	r3, [r7, #16]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8015370:	693b      	ldr	r3, [r7, #16]
 8015372:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8015374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015376:	2b00      	cmp	r3, #0
 8015378:	d193      	bne.n	80152a2 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801537a:	e000      	b.n	801537e <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801537c:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801537e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015380:	2b00      	cmp	r3, #0
 8015382:	d12d      	bne.n	80153e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8015384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015386:	2b00      	cmp	r3, #0
 8015388:	d01c      	beq.n	80153c4 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801538a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801538c:	88db      	ldrh	r3, [r3, #6]
 801538e:	b29a      	uxth	r2, r3
 8015390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015392:	889b      	ldrh	r3, [r3, #4]
 8015394:	b29b      	uxth	r3, r3
 8015396:	429a      	cmp	r2, r3
 8015398:	d906      	bls.n	80153a8 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801539a:	4b45      	ldr	r3, [pc, #276]	@ (80154b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801539c:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 80153a0:	4944      	ldr	r1, [pc, #272]	@ (80154b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80153a2:	4845      	ldr	r0, [pc, #276]	@ (80154b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80153a4:	f000 fe92 	bl	80160cc <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80153a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153aa:	68ba      	ldr	r2, [r7, #8]
 80153ac:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80153ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153b0:	88db      	ldrh	r3, [r3, #6]
 80153b2:	b29a      	uxth	r2, r3
 80153b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153b6:	889b      	ldrh	r3, [r3, #4]
 80153b8:	b29b      	uxth	r3, r3
 80153ba:	429a      	cmp	r2, r3
 80153bc:	d010      	beq.n	80153e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80153be:	2300      	movs	r3, #0
 80153c0:	623b      	str	r3, [r7, #32]
 80153c2:	e00d      	b.n	80153e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	685b      	ldr	r3, [r3, #4]
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d006      	beq.n	80153da <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80153cc:	4b38      	ldr	r3, [pc, #224]	@ (80154b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80153ce:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 80153d2:	493a      	ldr	r1, [pc, #232]	@ (80154bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80153d4:	4838      	ldr	r0, [pc, #224]	@ (80154b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80153d6:	f000 fe79 	bl	80160cc <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	68ba      	ldr	r2, [r7, #8]
 80153de:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d105      	bne.n	80153f2 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	7f9b      	ldrb	r3, [r3, #30]
 80153ea:	f003 0301 	and.w	r3, r3, #1
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d059      	beq.n	80154a6 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 80153f2:	6a3b      	ldr	r3, [r7, #32]
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	d04f      	beq.n	8015498 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80153f8:	68fb      	ldr	r3, [r7, #12]
 80153fa:	685b      	ldr	r3, [r3, #4]
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	d006      	beq.n	801540e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	685b      	ldr	r3, [r3, #4]
 8015404:	685b      	ldr	r3, [r3, #4]
 8015406:	889b      	ldrh	r3, [r3, #4]
 8015408:	b29b      	uxth	r3, r3
 801540a:	2b00      	cmp	r3, #0
 801540c:	d002      	beq.n	8015414 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801540e:	2300      	movs	r3, #0
 8015410:	623b      	str	r3, [r7, #32]
 8015412:	e041      	b.n	8015498 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8015414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015416:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8015418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801541a:	681b      	ldr	r3, [r3, #0]
 801541c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801541e:	e012      	b.n	8015446 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8015420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015422:	685b      	ldr	r3, [r3, #4]
 8015424:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8015426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015428:	88db      	ldrh	r3, [r3, #6]
 801542a:	b29a      	uxth	r2, r3
 801542c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801542e:	889b      	ldrh	r3, [r3, #4]
 8015430:	b29b      	uxth	r3, r3
 8015432:	429a      	cmp	r2, r3
 8015434:	d002      	beq.n	801543c <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8015436:	2300      	movs	r3, #0
 8015438:	623b      	str	r3, [r7, #32]
            break;
 801543a:	e007      	b.n	801544c <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801543c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801543e:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8015440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015442:	681b      	ldr	r3, [r3, #0]
 8015444:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8015446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015448:	2b00      	cmp	r3, #0
 801544a:	d1e9      	bne.n	8015420 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801544c:	6a3b      	ldr	r3, [r7, #32]
 801544e:	2b00      	cmp	r3, #0
 8015450:	d022      	beq.n	8015498 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8015452:	68fb      	ldr	r3, [r7, #12]
 8015454:	685b      	ldr	r3, [r3, #4]
 8015456:	2b00      	cmp	r3, #0
 8015458:	d106      	bne.n	8015468 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801545a:	4b15      	ldr	r3, [pc, #84]	@ (80154b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801545c:	f240 12df 	movw	r2, #479	@ 0x1df
 8015460:	4917      	ldr	r1, [pc, #92]	@ (80154c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8015462:	4815      	ldr	r0, [pc, #84]	@ (80154b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015464:	f000 fe32 	bl	80160cc <iprintf>
          LWIP_ASSERT("sanity check",
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	685b      	ldr	r3, [r3, #4]
 801546c:	685b      	ldr	r3, [r3, #4]
 801546e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015470:	429a      	cmp	r2, r3
 8015472:	d106      	bne.n	8015482 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8015474:	4b0e      	ldr	r3, [pc, #56]	@ (80154b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8015476:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801547a:	4911      	ldr	r1, [pc, #68]	@ (80154c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801547c:	480e      	ldr	r0, [pc, #56]	@ (80154b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801547e:	f000 fe25 	bl	80160cc <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8015482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015484:	681b      	ldr	r3, [r3, #0]
 8015486:	2b00      	cmp	r3, #0
 8015488:	d006      	beq.n	8015498 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801548a:	4b09      	ldr	r3, [pc, #36]	@ (80154b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801548c:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8015490:	490c      	ldr	r1, [pc, #48]	@ (80154c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8015492:	4809      	ldr	r0, [pc, #36]	@ (80154b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015494:	f000 fe1a 	bl	80160cc <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8015498:	6a3b      	ldr	r3, [r7, #32]
 801549a:	2b00      	cmp	r3, #0
 801549c:	bf14      	ite	ne
 801549e:	2301      	movne	r3, #1
 80154a0:	2300      	moveq	r3, #0
 80154a2:	b2db      	uxtb	r3, r3
 80154a4:	e000      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 80154a6:	2300      	movs	r3, #0
}
 80154a8:	4618      	mov	r0, r3
 80154aa:	3730      	adds	r7, #48	@ 0x30
 80154ac:	46bd      	mov	sp, r7
 80154ae:	bd80      	pop	{r7, pc}
 80154b0:	08019e04 	.word	0x08019e04
 80154b4:	08019ee8 	.word	0x08019ee8
 80154b8:	08019e4c 	.word	0x08019e4c
 80154bc:	08019f08 	.word	0x08019f08
 80154c0:	08019f40 	.word	0x08019f40
 80154c4:	08019f50 	.word	0x08019f50

080154c8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80154c8:	b580      	push	{r7, lr}
 80154ca:	b08e      	sub	sp, #56	@ 0x38
 80154cc:	af00      	add	r7, sp, #0
 80154ce:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	685b      	ldr	r3, [r3, #4]
 80154d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 80154d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154d8:	781b      	ldrb	r3, [r3, #0]
 80154da:	f003 030f 	and.w	r3, r3, #15
 80154de:	b2db      	uxtb	r3, r3
 80154e0:	009b      	lsls	r3, r3, #2
 80154e2:	b2db      	uxtb	r3, r3
 80154e4:	2b14      	cmp	r3, #20
 80154e6:	f040 8171 	bne.w	80157cc <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 80154ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154ec:	88db      	ldrh	r3, [r3, #6]
 80154ee:	b29b      	uxth	r3, r3
 80154f0:	4618      	mov	r0, r3
 80154f2:	f7f6 fd23 	bl	800bf3c <lwip_htons>
 80154f6:	4603      	mov	r3, r0
 80154f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80154fc:	b29b      	uxth	r3, r3
 80154fe:	00db      	lsls	r3, r3, #3
 8015500:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8015502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015504:	885b      	ldrh	r3, [r3, #2]
 8015506:	b29b      	uxth	r3, r3
 8015508:	4618      	mov	r0, r3
 801550a:	f7f6 fd17 	bl	800bf3c <lwip_htons>
 801550e:	4603      	mov	r3, r0
 8015510:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8015512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015514:	781b      	ldrb	r3, [r3, #0]
 8015516:	f003 030f 	and.w	r3, r3, #15
 801551a:	b2db      	uxtb	r3, r3
 801551c:	009b      	lsls	r3, r3, #2
 801551e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 8015522:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015526:	b29b      	uxth	r3, r3
 8015528:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801552a:	429a      	cmp	r2, r3
 801552c:	f0c0 8150 	bcc.w	80157d0 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8015530:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015534:	b29b      	uxth	r3, r3
 8015536:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015538:	1ad3      	subs	r3, r2, r3
 801553a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801553c:	6878      	ldr	r0, [r7, #4]
 801553e:	f7f8 fa49 	bl	800d9d4 <pbuf_clen>
 8015542:	4603      	mov	r3, r0
 8015544:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8015546:	4b8c      	ldr	r3, [pc, #560]	@ (8015778 <ip4_reass+0x2b0>)
 8015548:	881b      	ldrh	r3, [r3, #0]
 801554a:	461a      	mov	r2, r3
 801554c:	8c3b      	ldrh	r3, [r7, #32]
 801554e:	4413      	add	r3, r2
 8015550:	2b0a      	cmp	r3, #10
 8015552:	dd10      	ble.n	8015576 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015554:	8c3b      	ldrh	r3, [r7, #32]
 8015556:	4619      	mov	r1, r3
 8015558:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801555a:	f7ff fd81 	bl	8015060 <ip_reass_remove_oldest_datagram>
 801555e:	4603      	mov	r3, r0
 8015560:	2b00      	cmp	r3, #0
 8015562:	f000 8137 	beq.w	80157d4 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8015566:	4b84      	ldr	r3, [pc, #528]	@ (8015778 <ip4_reass+0x2b0>)
 8015568:	881b      	ldrh	r3, [r3, #0]
 801556a:	461a      	mov	r2, r3
 801556c:	8c3b      	ldrh	r3, [r7, #32]
 801556e:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8015570:	2b0a      	cmp	r3, #10
 8015572:	f300 812f 	bgt.w	80157d4 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015576:	4b81      	ldr	r3, [pc, #516]	@ (801577c <ip4_reass+0x2b4>)
 8015578:	681b      	ldr	r3, [r3, #0]
 801557a:	633b      	str	r3, [r7, #48]	@ 0x30
 801557c:	e015      	b.n	80155aa <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801557e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015580:	695a      	ldr	r2, [r3, #20]
 8015582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015584:	68db      	ldr	r3, [r3, #12]
 8015586:	429a      	cmp	r2, r3
 8015588:	d10c      	bne.n	80155a4 <ip4_reass+0xdc>
 801558a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801558c:	699a      	ldr	r2, [r3, #24]
 801558e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015590:	691b      	ldr	r3, [r3, #16]
 8015592:	429a      	cmp	r2, r3
 8015594:	d106      	bne.n	80155a4 <ip4_reass+0xdc>
 8015596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015598:	899a      	ldrh	r2, [r3, #12]
 801559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801559c:	889b      	ldrh	r3, [r3, #4]
 801559e:	b29b      	uxth	r3, r3
 80155a0:	429a      	cmp	r2, r3
 80155a2:	d006      	beq.n	80155b2 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80155a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80155aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155ac:	2b00      	cmp	r3, #0
 80155ae:	d1e6      	bne.n	801557e <ip4_reass+0xb6>
 80155b0:	e000      	b.n	80155b4 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80155b2:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80155b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155b6:	2b00      	cmp	r3, #0
 80155b8:	d109      	bne.n	80155ce <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80155ba:	8c3b      	ldrh	r3, [r7, #32]
 80155bc:	4619      	mov	r1, r3
 80155be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80155c0:	f7ff fdb0 	bl	8015124 <ip_reass_enqueue_new_datagram>
 80155c4:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80155c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d11c      	bne.n	8015606 <ip4_reass+0x13e>
      goto nullreturn;
 80155cc:	e105      	b.n	80157da <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80155ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155d0:	88db      	ldrh	r3, [r3, #6]
 80155d2:	b29b      	uxth	r3, r3
 80155d4:	4618      	mov	r0, r3
 80155d6:	f7f6 fcb1 	bl	800bf3c <lwip_htons>
 80155da:	4603      	mov	r3, r0
 80155dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d110      	bne.n	8015606 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80155e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155e6:	89db      	ldrh	r3, [r3, #14]
 80155e8:	4618      	mov	r0, r3
 80155ea:	f7f6 fca7 	bl	800bf3c <lwip_htons>
 80155ee:	4603      	mov	r3, r0
 80155f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80155f4:	2b00      	cmp	r3, #0
 80155f6:	d006      	beq.n	8015606 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80155f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155fa:	3308      	adds	r3, #8
 80155fc:	2214      	movs	r2, #20
 80155fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8015600:	4618      	mov	r0, r3
 8015602:	f000 fea2 	bl	801634a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8015606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015608:	88db      	ldrh	r3, [r3, #6]
 801560a:	b29b      	uxth	r3, r3
 801560c:	f003 0320 	and.w	r3, r3, #32
 8015610:	2b00      	cmp	r3, #0
 8015612:	bf0c      	ite	eq
 8015614:	2301      	moveq	r3, #1
 8015616:	2300      	movne	r3, #0
 8015618:	b2db      	uxtb	r3, r3
 801561a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801561c:	69fb      	ldr	r3, [r7, #28]
 801561e:	2b00      	cmp	r3, #0
 8015620:	d00e      	beq.n	8015640 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8015622:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8015624:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015626:	4413      	add	r3, r2
 8015628:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801562a:	8b7a      	ldrh	r2, [r7, #26]
 801562c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801562e:	429a      	cmp	r2, r3
 8015630:	f0c0 80a0 	bcc.w	8015774 <ip4_reass+0x2ac>
 8015634:	8b7b      	ldrh	r3, [r7, #26]
 8015636:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801563a:	4293      	cmp	r3, r2
 801563c:	f200 809a 	bhi.w	8015774 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8015640:	69fa      	ldr	r2, [r7, #28]
 8015642:	6879      	ldr	r1, [r7, #4]
 8015644:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015646:	f7ff fdd5 	bl	80151f4 <ip_reass_chain_frag_into_datagram_and_validate>
 801564a:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801564c:	697b      	ldr	r3, [r7, #20]
 801564e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015652:	f000 809b 	beq.w	801578c <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8015656:	4b48      	ldr	r3, [pc, #288]	@ (8015778 <ip4_reass+0x2b0>)
 8015658:	881a      	ldrh	r2, [r3, #0]
 801565a:	8c3b      	ldrh	r3, [r7, #32]
 801565c:	4413      	add	r3, r2
 801565e:	b29a      	uxth	r2, r3
 8015660:	4b45      	ldr	r3, [pc, #276]	@ (8015778 <ip4_reass+0x2b0>)
 8015662:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8015664:	69fb      	ldr	r3, [r7, #28]
 8015666:	2b00      	cmp	r3, #0
 8015668:	d00d      	beq.n	8015686 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801566a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801566c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801566e:	4413      	add	r3, r2
 8015670:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8015672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015674:	8a7a      	ldrh	r2, [r7, #18]
 8015676:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8015678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801567a:	7f9b      	ldrb	r3, [r3, #30]
 801567c:	f043 0301 	orr.w	r3, r3, #1
 8015680:	b2da      	uxtb	r2, r3
 8015682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015684:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8015686:	697b      	ldr	r3, [r7, #20]
 8015688:	2b01      	cmp	r3, #1
 801568a:	d171      	bne.n	8015770 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801568c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801568e:	8b9b      	ldrh	r3, [r3, #28]
 8015690:	3314      	adds	r3, #20
 8015692:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8015694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015696:	685b      	ldr	r3, [r3, #4]
 8015698:	685b      	ldr	r3, [r3, #4]
 801569a:	681b      	ldr	r3, [r3, #0]
 801569c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801569e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156a0:	685b      	ldr	r3, [r3, #4]
 80156a2:	685b      	ldr	r3, [r3, #4]
 80156a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80156a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156a8:	3308      	adds	r3, #8
 80156aa:	2214      	movs	r2, #20
 80156ac:	4619      	mov	r1, r3
 80156ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80156b0:	f000 fe4b 	bl	801634a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 80156b4:	8a3b      	ldrh	r3, [r7, #16]
 80156b6:	4618      	mov	r0, r3
 80156b8:	f7f6 fc40 	bl	800bf3c <lwip_htons>
 80156bc:	4603      	mov	r3, r0
 80156be:	461a      	mov	r2, r3
 80156c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156c2:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80156c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156c6:	2200      	movs	r2, #0
 80156c8:	719a      	strb	r2, [r3, #6]
 80156ca:	2200      	movs	r2, #0
 80156cc:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80156ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80156d0:	2200      	movs	r2, #0
 80156d2:	729a      	strb	r2, [r3, #10]
 80156d4:	2200      	movs	r2, #0
 80156d6:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80156d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156da:	685b      	ldr	r3, [r3, #4]
 80156dc:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80156de:	e00d      	b.n	80156fc <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 80156e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80156e2:	685b      	ldr	r3, [r3, #4]
 80156e4:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 80156e6:	2114      	movs	r1, #20
 80156e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80156ea:	f7f8 f85f 	bl	800d7ac <pbuf_remove_header>
      pbuf_cat(p, r);
 80156ee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80156f0:	6878      	ldr	r0, [r7, #4]
 80156f2:	f7f8 f9af 	bl	800da54 <pbuf_cat>
      r = iprh->next_pbuf;
 80156f6:	68fb      	ldr	r3, [r7, #12]
 80156f8:	681b      	ldr	r3, [r3, #0]
 80156fa:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 80156fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80156fe:	2b00      	cmp	r3, #0
 8015700:	d1ee      	bne.n	80156e0 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8015702:	4b1e      	ldr	r3, [pc, #120]	@ (801577c <ip4_reass+0x2b4>)
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015708:	429a      	cmp	r2, r3
 801570a:	d102      	bne.n	8015712 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801570c:	2300      	movs	r3, #0
 801570e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015710:	e010      	b.n	8015734 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8015712:	4b1a      	ldr	r3, [pc, #104]	@ (801577c <ip4_reass+0x2b4>)
 8015714:	681b      	ldr	r3, [r3, #0]
 8015716:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015718:	e007      	b.n	801572a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801571a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015720:	429a      	cmp	r2, r3
 8015722:	d006      	beq.n	8015732 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8015724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015726:	681b      	ldr	r3, [r3, #0]
 8015728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801572a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801572c:	2b00      	cmp	r3, #0
 801572e:	d1f4      	bne.n	801571a <ip4_reass+0x252>
 8015730:	e000      	b.n	8015734 <ip4_reass+0x26c>
          break;
 8015732:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8015734:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015736:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015738:	f7ff fd2e 	bl	8015198 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801573c:	6878      	ldr	r0, [r7, #4]
 801573e:	f7f8 f949 	bl	800d9d4 <pbuf_clen>
 8015742:	4603      	mov	r3, r0
 8015744:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8015746:	4b0c      	ldr	r3, [pc, #48]	@ (8015778 <ip4_reass+0x2b0>)
 8015748:	881b      	ldrh	r3, [r3, #0]
 801574a:	8c3a      	ldrh	r2, [r7, #32]
 801574c:	429a      	cmp	r2, r3
 801574e:	d906      	bls.n	801575e <ip4_reass+0x296>
 8015750:	4b0b      	ldr	r3, [pc, #44]	@ (8015780 <ip4_reass+0x2b8>)
 8015752:	f240 229b 	movw	r2, #667	@ 0x29b
 8015756:	490b      	ldr	r1, [pc, #44]	@ (8015784 <ip4_reass+0x2bc>)
 8015758:	480b      	ldr	r0, [pc, #44]	@ (8015788 <ip4_reass+0x2c0>)
 801575a:	f000 fcb7 	bl	80160cc <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801575e:	4b06      	ldr	r3, [pc, #24]	@ (8015778 <ip4_reass+0x2b0>)
 8015760:	881a      	ldrh	r2, [r3, #0]
 8015762:	8c3b      	ldrh	r3, [r7, #32]
 8015764:	1ad3      	subs	r3, r2, r3
 8015766:	b29a      	uxth	r2, r3
 8015768:	4b03      	ldr	r3, [pc, #12]	@ (8015778 <ip4_reass+0x2b0>)
 801576a:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	e038      	b.n	80157e2 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8015770:	2300      	movs	r3, #0
 8015772:	e036      	b.n	80157e2 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8015774:	bf00      	nop
 8015776:	e00a      	b.n	801578e <ip4_reass+0x2c6>
 8015778:	2400cb24 	.word	0x2400cb24
 801577c:	2400cb20 	.word	0x2400cb20
 8015780:	08019e04 	.word	0x08019e04
 8015784:	08019f74 	.word	0x08019f74
 8015788:	08019e4c 	.word	0x08019e4c
    goto nullreturn_ipr;
 801578c:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801578e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015790:	2b00      	cmp	r3, #0
 8015792:	d106      	bne.n	80157a2 <ip4_reass+0x2da>
 8015794:	4b15      	ldr	r3, [pc, #84]	@ (80157ec <ip4_reass+0x324>)
 8015796:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801579a:	4915      	ldr	r1, [pc, #84]	@ (80157f0 <ip4_reass+0x328>)
 801579c:	4815      	ldr	r0, [pc, #84]	@ (80157f4 <ip4_reass+0x32c>)
 801579e:	f000 fc95 	bl	80160cc <iprintf>
  if (ipr->p == NULL) {
 80157a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157a4:	685b      	ldr	r3, [r3, #4]
 80157a6:	2b00      	cmp	r3, #0
 80157a8:	d116      	bne.n	80157d8 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80157aa:	4b13      	ldr	r3, [pc, #76]	@ (80157f8 <ip4_reass+0x330>)
 80157ac:	681b      	ldr	r3, [r3, #0]
 80157ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80157b0:	429a      	cmp	r2, r3
 80157b2:	d006      	beq.n	80157c2 <ip4_reass+0x2fa>
 80157b4:	4b0d      	ldr	r3, [pc, #52]	@ (80157ec <ip4_reass+0x324>)
 80157b6:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80157ba:	4910      	ldr	r1, [pc, #64]	@ (80157fc <ip4_reass+0x334>)
 80157bc:	480d      	ldr	r0, [pc, #52]	@ (80157f4 <ip4_reass+0x32c>)
 80157be:	f000 fc85 	bl	80160cc <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 80157c2:	2100      	movs	r1, #0
 80157c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80157c6:	f7ff fce7 	bl	8015198 <ip_reass_dequeue_datagram>
 80157ca:	e006      	b.n	80157da <ip4_reass+0x312>
    goto nullreturn;
 80157cc:	bf00      	nop
 80157ce:	e004      	b.n	80157da <ip4_reass+0x312>
    goto nullreturn;
 80157d0:	bf00      	nop
 80157d2:	e002      	b.n	80157da <ip4_reass+0x312>
      goto nullreturn;
 80157d4:	bf00      	nop
 80157d6:	e000      	b.n	80157da <ip4_reass+0x312>
  }

nullreturn:
 80157d8:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 80157da:	6878      	ldr	r0, [r7, #4]
 80157dc:	f7f8 f86c 	bl	800d8b8 <pbuf_free>
  return NULL;
 80157e0:	2300      	movs	r3, #0
}
 80157e2:	4618      	mov	r0, r3
 80157e4:	3738      	adds	r7, #56	@ 0x38
 80157e6:	46bd      	mov	sp, r7
 80157e8:	bd80      	pop	{r7, pc}
 80157ea:	bf00      	nop
 80157ec:	08019e04 	.word	0x08019e04
 80157f0:	08019f90 	.word	0x08019f90
 80157f4:	08019e4c 	.word	0x08019e4c
 80157f8:	2400cb20 	.word	0x2400cb20
 80157fc:	08019f9c 	.word	0x08019f9c

08015800 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8015800:	b580      	push	{r7, lr}
 8015802:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8015804:	2005      	movs	r0, #5
 8015806:	f7f7 f939 	bl	800ca7c <memp_malloc>
 801580a:	4603      	mov	r3, r0
}
 801580c:	4618      	mov	r0, r3
 801580e:	bd80      	pop	{r7, pc}

08015810 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8015810:	b580      	push	{r7, lr}
 8015812:	b082      	sub	sp, #8
 8015814:	af00      	add	r7, sp, #0
 8015816:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	2b00      	cmp	r3, #0
 801581c:	d106      	bne.n	801582c <ip_frag_free_pbuf_custom_ref+0x1c>
 801581e:	4b07      	ldr	r3, [pc, #28]	@ (801583c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8015820:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8015824:	4906      	ldr	r1, [pc, #24]	@ (8015840 <ip_frag_free_pbuf_custom_ref+0x30>)
 8015826:	4807      	ldr	r0, [pc, #28]	@ (8015844 <ip_frag_free_pbuf_custom_ref+0x34>)
 8015828:	f000 fc50 	bl	80160cc <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801582c:	6879      	ldr	r1, [r7, #4]
 801582e:	2005      	movs	r0, #5
 8015830:	f7f7 f99a 	bl	800cb68 <memp_free>
}
 8015834:	bf00      	nop
 8015836:	3708      	adds	r7, #8
 8015838:	46bd      	mov	sp, r7
 801583a:	bd80      	pop	{r7, pc}
 801583c:	08019e04 	.word	0x08019e04
 8015840:	08019fbc 	.word	0x08019fbc
 8015844:	08019e4c 	.word	0x08019e4c

08015848 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8015848:	b580      	push	{r7, lr}
 801584a:	b084      	sub	sp, #16
 801584c:	af00      	add	r7, sp, #0
 801584e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d106      	bne.n	8015868 <ipfrag_free_pbuf_custom+0x20>
 801585a:	4b11      	ldr	r3, [pc, #68]	@ (80158a0 <ipfrag_free_pbuf_custom+0x58>)
 801585c:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8015860:	4910      	ldr	r1, [pc, #64]	@ (80158a4 <ipfrag_free_pbuf_custom+0x5c>)
 8015862:	4811      	ldr	r0, [pc, #68]	@ (80158a8 <ipfrag_free_pbuf_custom+0x60>)
 8015864:	f000 fc32 	bl	80160cc <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8015868:	68fa      	ldr	r2, [r7, #12]
 801586a:	687b      	ldr	r3, [r7, #4]
 801586c:	429a      	cmp	r2, r3
 801586e:	d006      	beq.n	801587e <ipfrag_free_pbuf_custom+0x36>
 8015870:	4b0b      	ldr	r3, [pc, #44]	@ (80158a0 <ipfrag_free_pbuf_custom+0x58>)
 8015872:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8015876:	490d      	ldr	r1, [pc, #52]	@ (80158ac <ipfrag_free_pbuf_custom+0x64>)
 8015878:	480b      	ldr	r0, [pc, #44]	@ (80158a8 <ipfrag_free_pbuf_custom+0x60>)
 801587a:	f000 fc27 	bl	80160cc <iprintf>
  if (pcr->original != NULL) {
 801587e:	68fb      	ldr	r3, [r7, #12]
 8015880:	695b      	ldr	r3, [r3, #20]
 8015882:	2b00      	cmp	r3, #0
 8015884:	d004      	beq.n	8015890 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8015886:	68fb      	ldr	r3, [r7, #12]
 8015888:	695b      	ldr	r3, [r3, #20]
 801588a:	4618      	mov	r0, r3
 801588c:	f7f8 f814 	bl	800d8b8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8015890:	68f8      	ldr	r0, [r7, #12]
 8015892:	f7ff ffbd 	bl	8015810 <ip_frag_free_pbuf_custom_ref>
}
 8015896:	bf00      	nop
 8015898:	3710      	adds	r7, #16
 801589a:	46bd      	mov	sp, r7
 801589c:	bd80      	pop	{r7, pc}
 801589e:	bf00      	nop
 80158a0:	08019e04 	.word	0x08019e04
 80158a4:	08019fc8 	.word	0x08019fc8
 80158a8:	08019e4c 	.word	0x08019e4c
 80158ac:	08019fd4 	.word	0x08019fd4

080158b0 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 80158b0:	b580      	push	{r7, lr}
 80158b2:	b094      	sub	sp, #80	@ 0x50
 80158b4:	af02      	add	r7, sp, #8
 80158b6:	60f8      	str	r0, [r7, #12]
 80158b8:	60b9      	str	r1, [r7, #8]
 80158ba:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 80158bc:	2300      	movs	r3, #0
 80158be:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 80158c2:	68bb      	ldr	r3, [r7, #8]
 80158c4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80158c6:	3b14      	subs	r3, #20
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	da00      	bge.n	80158ce <ip4_frag+0x1e>
 80158cc:	3307      	adds	r3, #7
 80158ce:	10db      	asrs	r3, r3, #3
 80158d0:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 80158d2:	2314      	movs	r3, #20
 80158d4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	685b      	ldr	r3, [r3, #4]
 80158da:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 80158dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80158de:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 80158e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158e2:	781b      	ldrb	r3, [r3, #0]
 80158e4:	f003 030f 	and.w	r3, r3, #15
 80158e8:	b2db      	uxtb	r3, r3
 80158ea:	009b      	lsls	r3, r3, #2
 80158ec:	b2db      	uxtb	r3, r3
 80158ee:	2b14      	cmp	r3, #20
 80158f0:	d002      	beq.n	80158f8 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 80158f2:	f06f 0305 	mvn.w	r3, #5
 80158f6:	e110      	b.n	8015b1a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	895b      	ldrh	r3, [r3, #10]
 80158fc:	2b13      	cmp	r3, #19
 80158fe:	d809      	bhi.n	8015914 <ip4_frag+0x64>
 8015900:	4b88      	ldr	r3, [pc, #544]	@ (8015b24 <ip4_frag+0x274>)
 8015902:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8015906:	4988      	ldr	r1, [pc, #544]	@ (8015b28 <ip4_frag+0x278>)
 8015908:	4888      	ldr	r0, [pc, #544]	@ (8015b2c <ip4_frag+0x27c>)
 801590a:	f000 fbdf 	bl	80160cc <iprintf>
 801590e:	f06f 0305 	mvn.w	r3, #5
 8015912:	e102      	b.n	8015b1a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8015914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015916:	88db      	ldrh	r3, [r3, #6]
 8015918:	b29b      	uxth	r3, r3
 801591a:	4618      	mov	r0, r3
 801591c:	f7f6 fb0e 	bl	800bf3c <lwip_htons>
 8015920:	4603      	mov	r3, r0
 8015922:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8015924:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015926:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801592a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801592e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015930:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015934:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8015936:	68fb      	ldr	r3, [r7, #12]
 8015938:	891b      	ldrh	r3, [r3, #8]
 801593a:	3b14      	subs	r3, #20
 801593c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8015940:	e0e1      	b.n	8015b06 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8015942:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015944:	00db      	lsls	r3, r3, #3
 8015946:	b29b      	uxth	r3, r3
 8015948:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801594c:	4293      	cmp	r3, r2
 801594e:	bf28      	it	cs
 8015950:	4613      	movcs	r3, r2
 8015952:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8015954:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015958:	2114      	movs	r1, #20
 801595a:	200e      	movs	r0, #14
 801595c:	f7f7 fcc4 	bl	800d2e8 <pbuf_alloc>
 8015960:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8015962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015964:	2b00      	cmp	r3, #0
 8015966:	f000 80d5 	beq.w	8015b14 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801596a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801596c:	895b      	ldrh	r3, [r3, #10]
 801596e:	2b13      	cmp	r3, #19
 8015970:	d806      	bhi.n	8015980 <ip4_frag+0xd0>
 8015972:	4b6c      	ldr	r3, [pc, #432]	@ (8015b24 <ip4_frag+0x274>)
 8015974:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8015978:	496d      	ldr	r1, [pc, #436]	@ (8015b30 <ip4_frag+0x280>)
 801597a:	486c      	ldr	r0, [pc, #432]	@ (8015b2c <ip4_frag+0x27c>)
 801597c:	f000 fba6 	bl	80160cc <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8015980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015982:	685b      	ldr	r3, [r3, #4]
 8015984:	2214      	movs	r2, #20
 8015986:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015988:	4618      	mov	r0, r3
 801598a:	f000 fcde 	bl	801634a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015990:	685b      	ldr	r3, [r3, #4]
 8015992:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8015994:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015996:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801599a:	e064      	b.n	8015a66 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801599c:	68fb      	ldr	r3, [r7, #12]
 801599e:	895a      	ldrh	r2, [r3, #10]
 80159a0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80159a2:	1ad3      	subs	r3, r2, r3
 80159a4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80159a6:	68fb      	ldr	r3, [r7, #12]
 80159a8:	895b      	ldrh	r3, [r3, #10]
 80159aa:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80159ac:	429a      	cmp	r2, r3
 80159ae:	d906      	bls.n	80159be <ip4_frag+0x10e>
 80159b0:	4b5c      	ldr	r3, [pc, #368]	@ (8015b24 <ip4_frag+0x274>)
 80159b2:	f240 322d 	movw	r2, #813	@ 0x32d
 80159b6:	495f      	ldr	r1, [pc, #380]	@ (8015b34 <ip4_frag+0x284>)
 80159b8:	485c      	ldr	r0, [pc, #368]	@ (8015b2c <ip4_frag+0x27c>)
 80159ba:	f000 fb87 	bl	80160cc <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 80159be:	8bfa      	ldrh	r2, [r7, #30]
 80159c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80159c4:	4293      	cmp	r3, r2
 80159c6:	bf28      	it	cs
 80159c8:	4613      	movcs	r3, r2
 80159ca:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 80159ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80159d2:	2b00      	cmp	r3, #0
 80159d4:	d105      	bne.n	80159e2 <ip4_frag+0x132>
        poff = 0;
 80159d6:	2300      	movs	r3, #0
 80159d8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 80159da:	68fb      	ldr	r3, [r7, #12]
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	60fb      	str	r3, [r7, #12]
        continue;
 80159e0:	e041      	b.n	8015a66 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 80159e2:	f7ff ff0d 	bl	8015800 <ip_frag_alloc_pbuf_custom_ref>
 80159e6:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 80159e8:	69bb      	ldr	r3, [r7, #24]
 80159ea:	2b00      	cmp	r3, #0
 80159ec:	d103      	bne.n	80159f6 <ip4_frag+0x146>
        pbuf_free(rambuf);
 80159ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80159f0:	f7f7 ff62 	bl	800d8b8 <pbuf_free>
        goto memerr;
 80159f4:	e08f      	b.n	8015b16 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80159f6:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 80159f8:	68fb      	ldr	r3, [r7, #12]
 80159fa:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 80159fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80159fe:	4413      	add	r3, r2
 8015a00:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8015a04:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8015a08:	9201      	str	r2, [sp, #4]
 8015a0a:	9300      	str	r3, [sp, #0]
 8015a0c:	4603      	mov	r3, r0
 8015a0e:	2241      	movs	r2, #65	@ 0x41
 8015a10:	2000      	movs	r0, #0
 8015a12:	f7f7 fd97 	bl	800d544 <pbuf_alloced_custom>
 8015a16:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8015a18:	697b      	ldr	r3, [r7, #20]
 8015a1a:	2b00      	cmp	r3, #0
 8015a1c:	d106      	bne.n	8015a2c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8015a1e:	69b8      	ldr	r0, [r7, #24]
 8015a20:	f7ff fef6 	bl	8015810 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8015a24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015a26:	f7f7 ff47 	bl	800d8b8 <pbuf_free>
        goto memerr;
 8015a2a:	e074      	b.n	8015b16 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8015a2c:	68f8      	ldr	r0, [r7, #12]
 8015a2e:	f7f7 ffe9 	bl	800da04 <pbuf_ref>
      pcr->original = p;
 8015a32:	69bb      	ldr	r3, [r7, #24]
 8015a34:	68fa      	ldr	r2, [r7, #12]
 8015a36:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8015a38:	69bb      	ldr	r3, [r7, #24]
 8015a3a:	4a3f      	ldr	r2, [pc, #252]	@ (8015b38 <ip4_frag+0x288>)
 8015a3c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8015a3e:	6979      	ldr	r1, [r7, #20]
 8015a40:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015a42:	f7f8 f807 	bl	800da54 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8015a46:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8015a4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015a4e:	1ad3      	subs	r3, r2, r3
 8015a50:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8015a54:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015a58:	2b00      	cmp	r3, #0
 8015a5a:	d004      	beq.n	8015a66 <ip4_frag+0x1b6>
        poff = 0;
 8015a5c:	2300      	movs	r3, #0
 8015a5e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	681b      	ldr	r3, [r3, #0]
 8015a64:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8015a66:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015a6a:	2b00      	cmp	r3, #0
 8015a6c:	d196      	bne.n	801599c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8015a6e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015a70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015a74:	4413      	add	r3, r2
 8015a76:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8015a78:	68bb      	ldr	r3, [r7, #8]
 8015a7a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015a7c:	f1a3 0213 	sub.w	r2, r3, #19
 8015a80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015a84:	429a      	cmp	r2, r3
 8015a86:	bfcc      	ite	gt
 8015a88:	2301      	movgt	r3, #1
 8015a8a:	2300      	movle	r3, #0
 8015a8c:	b2db      	uxtb	r3, r3
 8015a8e:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015a90:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015a94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015a98:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8015a9a:	6a3b      	ldr	r3, [r7, #32]
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	d002      	beq.n	8015aa6 <ip4_frag+0x1f6>
 8015aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015aa2:	2b00      	cmp	r3, #0
 8015aa4:	d003      	beq.n	8015aae <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8015aa6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015aa8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015aac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8015aae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015ab0:	4618      	mov	r0, r3
 8015ab2:	f7f6 fa43 	bl	800bf3c <lwip_htons>
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	461a      	mov	r2, r3
 8015aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015abc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8015abe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015ac0:	3314      	adds	r3, #20
 8015ac2:	b29b      	uxth	r3, r3
 8015ac4:	4618      	mov	r0, r3
 8015ac6:	f7f6 fa39 	bl	800bf3c <lwip_htons>
 8015aca:	4603      	mov	r3, r0
 8015acc:	461a      	mov	r2, r3
 8015ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ad0:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8015ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ad4:	2200      	movs	r2, #0
 8015ad6:	729a      	strb	r2, [r3, #10]
 8015ad8:	2200      	movs	r2, #0
 8015ada:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8015adc:	68bb      	ldr	r3, [r7, #8]
 8015ade:	695b      	ldr	r3, [r3, #20]
 8015ae0:	687a      	ldr	r2, [r7, #4]
 8015ae2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015ae4:	68b8      	ldr	r0, [r7, #8]
 8015ae6:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8015ae8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015aea:	f7f7 fee5 	bl	800d8b8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8015aee:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015af2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015af4:	1ad3      	subs	r3, r2, r3
 8015af6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8015afa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8015afe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015b00:	4413      	add	r3, r2
 8015b02:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8015b06:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	f47f af19 	bne.w	8015942 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8015b10:	2300      	movs	r3, #0
 8015b12:	e002      	b.n	8015b1a <ip4_frag+0x26a>
      goto memerr;
 8015b14:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8015b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	3748      	adds	r7, #72	@ 0x48
 8015b1e:	46bd      	mov	sp, r7
 8015b20:	bd80      	pop	{r7, pc}
 8015b22:	bf00      	nop
 8015b24:	08019e04 	.word	0x08019e04
 8015b28:	08019fe0 	.word	0x08019fe0
 8015b2c:	08019e4c 	.word	0x08019e4c
 8015b30:	08019ffc 	.word	0x08019ffc
 8015b34:	0801a01c 	.word	0x0801a01c
 8015b38:	08015849 	.word	0x08015849

08015b3c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8015b3c:	b580      	push	{r7, lr}
 8015b3e:	b086      	sub	sp, #24
 8015b40:	af00      	add	r7, sp, #0
 8015b42:	6078      	str	r0, [r7, #4]
 8015b44:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8015b46:	230e      	movs	r3, #14
 8015b48:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	895b      	ldrh	r3, [r3, #10]
 8015b4e:	2b0e      	cmp	r3, #14
 8015b50:	d96e      	bls.n	8015c30 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	7bdb      	ldrb	r3, [r3, #15]
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d106      	bne.n	8015b68 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8015b5a:	683b      	ldr	r3, [r7, #0]
 8015b5c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015b60:	3301      	adds	r3, #1
 8015b62:	b2da      	uxtb	r2, r3
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8015b68:	687b      	ldr	r3, [r7, #4]
 8015b6a:	685b      	ldr	r3, [r3, #4]
 8015b6c:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8015b6e:	693b      	ldr	r3, [r7, #16]
 8015b70:	7b1a      	ldrb	r2, [r3, #12]
 8015b72:	7b5b      	ldrb	r3, [r3, #13]
 8015b74:	021b      	lsls	r3, r3, #8
 8015b76:	4313      	orrs	r3, r2
 8015b78:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8015b7a:	693b      	ldr	r3, [r7, #16]
 8015b7c:	781b      	ldrb	r3, [r3, #0]
 8015b7e:	f003 0301 	and.w	r3, r3, #1
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d023      	beq.n	8015bce <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8015b86:	693b      	ldr	r3, [r7, #16]
 8015b88:	781b      	ldrb	r3, [r3, #0]
 8015b8a:	2b01      	cmp	r3, #1
 8015b8c:	d10f      	bne.n	8015bae <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015b8e:	693b      	ldr	r3, [r7, #16]
 8015b90:	785b      	ldrb	r3, [r3, #1]
 8015b92:	2b00      	cmp	r3, #0
 8015b94:	d11b      	bne.n	8015bce <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8015b96:	693b      	ldr	r3, [r7, #16]
 8015b98:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015b9a:	2b5e      	cmp	r3, #94	@ 0x5e
 8015b9c:	d117      	bne.n	8015bce <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	7b5b      	ldrb	r3, [r3, #13]
 8015ba2:	f043 0310 	orr.w	r3, r3, #16
 8015ba6:	b2da      	uxtb	r2, r3
 8015ba8:	687b      	ldr	r3, [r7, #4]
 8015baa:	735a      	strb	r2, [r3, #13]
 8015bac:	e00f      	b.n	8015bce <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8015bae:	693b      	ldr	r3, [r7, #16]
 8015bb0:	2206      	movs	r2, #6
 8015bb2:	4928      	ldr	r1, [pc, #160]	@ (8015c54 <ethernet_input+0x118>)
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	f000 fade 	bl	8016176 <memcmp>
 8015bba:	4603      	mov	r3, r0
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	d106      	bne.n	8015bce <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	7b5b      	ldrb	r3, [r3, #13]
 8015bc4:	f043 0308 	orr.w	r3, r3, #8
 8015bc8:	b2da      	uxtb	r2, r3
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8015bce:	89fb      	ldrh	r3, [r7, #14]
 8015bd0:	2b08      	cmp	r3, #8
 8015bd2:	d003      	beq.n	8015bdc <ethernet_input+0xa0>
 8015bd4:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8015bd8:	d014      	beq.n	8015c04 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8015bda:	e032      	b.n	8015c42 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015bdc:	683b      	ldr	r3, [r7, #0]
 8015bde:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015be2:	f003 0308 	and.w	r3, r3, #8
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	d024      	beq.n	8015c34 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015bea:	8afb      	ldrh	r3, [r7, #22]
 8015bec:	4619      	mov	r1, r3
 8015bee:	6878      	ldr	r0, [r7, #4]
 8015bf0:	f7f7 fddc 	bl	800d7ac <pbuf_remove_header>
 8015bf4:	4603      	mov	r3, r0
 8015bf6:	2b00      	cmp	r3, #0
 8015bf8:	d11e      	bne.n	8015c38 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8015bfa:	6839      	ldr	r1, [r7, #0]
 8015bfc:	6878      	ldr	r0, [r7, #4]
 8015bfe:	f7fe ff21 	bl	8014a44 <ip4_input>
      break;
 8015c02:	e013      	b.n	8015c2c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015c04:	683b      	ldr	r3, [r7, #0]
 8015c06:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8015c0a:	f003 0308 	and.w	r3, r3, #8
 8015c0e:	2b00      	cmp	r3, #0
 8015c10:	d014      	beq.n	8015c3c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015c12:	8afb      	ldrh	r3, [r7, #22]
 8015c14:	4619      	mov	r1, r3
 8015c16:	6878      	ldr	r0, [r7, #4]
 8015c18:	f7f7 fdc8 	bl	800d7ac <pbuf_remove_header>
 8015c1c:	4603      	mov	r3, r0
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d10e      	bne.n	8015c40 <ethernet_input+0x104>
        etharp_input(p, netif);
 8015c22:	6839      	ldr	r1, [r7, #0]
 8015c24:	6878      	ldr	r0, [r7, #4]
 8015c26:	f7fe f89b 	bl	8013d60 <etharp_input>
      break;
 8015c2a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8015c2c:	2300      	movs	r3, #0
 8015c2e:	e00c      	b.n	8015c4a <ethernet_input+0x10e>
    goto free_and_return;
 8015c30:	bf00      	nop
 8015c32:	e006      	b.n	8015c42 <ethernet_input+0x106>
        goto free_and_return;
 8015c34:	bf00      	nop
 8015c36:	e004      	b.n	8015c42 <ethernet_input+0x106>
        goto free_and_return;
 8015c38:	bf00      	nop
 8015c3a:	e002      	b.n	8015c42 <ethernet_input+0x106>
        goto free_and_return;
 8015c3c:	bf00      	nop
 8015c3e:	e000      	b.n	8015c42 <ethernet_input+0x106>
        goto free_and_return;
 8015c40:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8015c42:	6878      	ldr	r0, [r7, #4]
 8015c44:	f7f7 fe38 	bl	800d8b8 <pbuf_free>
  return ERR_OK;
 8015c48:	2300      	movs	r3, #0
}
 8015c4a:	4618      	mov	r0, r3
 8015c4c:	3718      	adds	r7, #24
 8015c4e:	46bd      	mov	sp, r7
 8015c50:	bd80      	pop	{r7, pc}
 8015c52:	bf00      	nop
 8015c54:	0801a214 	.word	0x0801a214

08015c58 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8015c58:	b580      	push	{r7, lr}
 8015c5a:	b086      	sub	sp, #24
 8015c5c:	af00      	add	r7, sp, #0
 8015c5e:	60f8      	str	r0, [r7, #12]
 8015c60:	60b9      	str	r1, [r7, #8]
 8015c62:	607a      	str	r2, [r7, #4]
 8015c64:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8015c66:	8c3b      	ldrh	r3, [r7, #32]
 8015c68:	4618      	mov	r0, r3
 8015c6a:	f7f6 f967 	bl	800bf3c <lwip_htons>
 8015c6e:	4603      	mov	r3, r0
 8015c70:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8015c72:	210e      	movs	r1, #14
 8015c74:	68b8      	ldr	r0, [r7, #8]
 8015c76:	f7f7 fd89 	bl	800d78c <pbuf_add_header>
 8015c7a:	4603      	mov	r3, r0
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	d125      	bne.n	8015ccc <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8015c80:	68bb      	ldr	r3, [r7, #8]
 8015c82:	685b      	ldr	r3, [r3, #4]
 8015c84:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8015c86:	693b      	ldr	r3, [r7, #16]
 8015c88:	8afa      	ldrh	r2, [r7, #22]
 8015c8a:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8015c8c:	693b      	ldr	r3, [r7, #16]
 8015c8e:	2206      	movs	r2, #6
 8015c90:	6839      	ldr	r1, [r7, #0]
 8015c92:	4618      	mov	r0, r3
 8015c94:	f000 fb59 	bl	801634a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8015c98:	693b      	ldr	r3, [r7, #16]
 8015c9a:	3306      	adds	r3, #6
 8015c9c:	2206      	movs	r2, #6
 8015c9e:	6879      	ldr	r1, [r7, #4]
 8015ca0:	4618      	mov	r0, r3
 8015ca2:	f000 fb52 	bl	801634a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8015cac:	2b06      	cmp	r3, #6
 8015cae:	d006      	beq.n	8015cbe <ethernet_output+0x66>
 8015cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8015cdc <ethernet_output+0x84>)
 8015cb2:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8015cb6:	490a      	ldr	r1, [pc, #40]	@ (8015ce0 <ethernet_output+0x88>)
 8015cb8:	480a      	ldr	r0, [pc, #40]	@ (8015ce4 <ethernet_output+0x8c>)
 8015cba:	f000 fa07 	bl	80160cc <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8015cbe:	68fb      	ldr	r3, [r7, #12]
 8015cc0:	699b      	ldr	r3, [r3, #24]
 8015cc2:	68b9      	ldr	r1, [r7, #8]
 8015cc4:	68f8      	ldr	r0, [r7, #12]
 8015cc6:	4798      	blx	r3
 8015cc8:	4603      	mov	r3, r0
 8015cca:	e002      	b.n	8015cd2 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8015ccc:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8015cce:	f06f 0301 	mvn.w	r3, #1
}
 8015cd2:	4618      	mov	r0, r3
 8015cd4:	3718      	adds	r7, #24
 8015cd6:	46bd      	mov	sp, r7
 8015cd8:	bd80      	pop	{r7, pc}
 8015cda:	bf00      	nop
 8015cdc:	0801a02c 	.word	0x0801a02c
 8015ce0:	0801a064 	.word	0x0801a064
 8015ce4:	0801a098 	.word	0x0801a098

08015ce8 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8015ce8:	b580      	push	{r7, lr}
 8015cea:	b082      	sub	sp, #8
 8015cec:	af00      	add	r7, sp, #0
 8015cee:	6078      	str	r0, [r7, #4]
 8015cf0:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8015cf2:	683b      	ldr	r3, [r7, #0]
 8015cf4:	2200      	movs	r2, #0
 8015cf6:	2104      	movs	r1, #4
 8015cf8:	4618      	mov	r0, r3
 8015cfa:	f7f2 fc85 	bl	8008608 <osMessageQueueNew>
 8015cfe:	4602      	mov	r2, r0
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	681b      	ldr	r3, [r3, #0]
 8015d08:	2b00      	cmp	r3, #0
 8015d0a:	d102      	bne.n	8015d12 <sys_mbox_new+0x2a>
    return ERR_MEM;
 8015d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8015d10:	e000      	b.n	8015d14 <sys_mbox_new+0x2c>

  return ERR_OK;
 8015d12:	2300      	movs	r3, #0
}
 8015d14:	4618      	mov	r0, r3
 8015d16:	3708      	adds	r7, #8
 8015d18:	46bd      	mov	sp, r7
 8015d1a:	bd80      	pop	{r7, pc}

08015d1c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8015d1c:	b580      	push	{r7, lr}
 8015d1e:	b084      	sub	sp, #16
 8015d20:	af00      	add	r7, sp, #0
 8015d22:	6078      	str	r0, [r7, #4]
 8015d24:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	6818      	ldr	r0, [r3, #0]
 8015d2a:	4639      	mov	r1, r7
 8015d2c:	2300      	movs	r3, #0
 8015d2e:	2200      	movs	r2, #0
 8015d30:	f7f2 fcde 	bl	80086f0 <osMessageQueuePut>
 8015d34:	4603      	mov	r3, r0
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d102      	bne.n	8015d40 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8015d3a:	2300      	movs	r3, #0
 8015d3c:	73fb      	strb	r3, [r7, #15]
 8015d3e:	e001      	b.n	8015d44 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8015d40:	23ff      	movs	r3, #255	@ 0xff
 8015d42:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8015d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015d48:	4618      	mov	r0, r3
 8015d4a:	3710      	adds	r7, #16
 8015d4c:	46bd      	mov	sp, r7
 8015d4e:	bd80      	pop	{r7, pc}

08015d50 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8015d50:	b580      	push	{r7, lr}
 8015d52:	b086      	sub	sp, #24
 8015d54:	af00      	add	r7, sp, #0
 8015d56:	60f8      	str	r0, [r7, #12]
 8015d58:	60b9      	str	r1, [r7, #8]
 8015d5a:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8015d5c:	f7f2 f964 	bl	8008028 <osKernelGetTickCount>
 8015d60:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8015d62:	687b      	ldr	r3, [r7, #4]
 8015d64:	2b00      	cmp	r3, #0
 8015d66:	d013      	beq.n	8015d90 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8015d68:	68fb      	ldr	r3, [r7, #12]
 8015d6a:	6818      	ldr	r0, [r3, #0]
 8015d6c:	687b      	ldr	r3, [r7, #4]
 8015d6e:	2200      	movs	r2, #0
 8015d70:	68b9      	ldr	r1, [r7, #8]
 8015d72:	f7f2 fd1d 	bl	80087b0 <osMessageQueueGet>
 8015d76:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8015d78:	693b      	ldr	r3, [r7, #16]
 8015d7a:	2b00      	cmp	r3, #0
 8015d7c:	d105      	bne.n	8015d8a <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8015d7e:	f7f2 f953 	bl	8008028 <osKernelGetTickCount>
 8015d82:	4602      	mov	r2, r0
 8015d84:	697b      	ldr	r3, [r7, #20]
 8015d86:	1ad3      	subs	r3, r2, r3
 8015d88:	e00f      	b.n	8015daa <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8015d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8015d8e:	e00c      	b.n	8015daa <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	6818      	ldr	r0, [r3, #0]
 8015d94:	f04f 33ff 	mov.w	r3, #4294967295
 8015d98:	2200      	movs	r2, #0
 8015d9a:	68b9      	ldr	r1, [r7, #8]
 8015d9c:	f7f2 fd08 	bl	80087b0 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8015da0:	f7f2 f942 	bl	8008028 <osKernelGetTickCount>
 8015da4:	4602      	mov	r2, r0
 8015da6:	697b      	ldr	r3, [r7, #20]
 8015da8:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 8015daa:	4618      	mov	r0, r3
 8015dac:	3718      	adds	r7, #24
 8015dae:	46bd      	mov	sp, r7
 8015db0:	bd80      	pop	{r7, pc}

08015db2 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8015db2:	b480      	push	{r7}
 8015db4:	b083      	sub	sp, #12
 8015db6:	af00      	add	r7, sp, #0
 8015db8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d101      	bne.n	8015dc6 <sys_mbox_valid+0x14>
    return 0;
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	e000      	b.n	8015dc8 <sys_mbox_valid+0x16>
  else
    return 1;
 8015dc6:	2301      	movs	r3, #1
}
 8015dc8:	4618      	mov	r0, r3
 8015dca:	370c      	adds	r7, #12
 8015dcc:	46bd      	mov	sp, r7
 8015dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dd2:	4770      	bx	lr

08015dd4 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8015dd4:	b580      	push	{r7, lr}
 8015dd6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8015dd8:	2000      	movs	r0, #0
 8015dda:	f7f2 f9e8 	bl	80081ae <osMutexNew>
 8015dde:	4603      	mov	r3, r0
 8015de0:	4a01      	ldr	r2, [pc, #4]	@ (8015de8 <sys_init+0x14>)
 8015de2:	6013      	str	r3, [r2, #0]
#endif
}
 8015de4:	bf00      	nop
 8015de6:	bd80      	pop	{r7, pc}
 8015de8:	2400cb28 	.word	0x2400cb28

08015dec <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8015dec:	b580      	push	{r7, lr}
 8015dee:	b082      	sub	sp, #8
 8015df0:	af00      	add	r7, sp, #0
 8015df2:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8015df4:	2000      	movs	r0, #0
 8015df6:	f7f2 f9da 	bl	80081ae <osMutexNew>
 8015dfa:	4602      	mov	r2, r0
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	681b      	ldr	r3, [r3, #0]
 8015e04:	2b00      	cmp	r3, #0
 8015e06:	d102      	bne.n	8015e0e <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8015e08:	f04f 33ff 	mov.w	r3, #4294967295
 8015e0c:	e000      	b.n	8015e10 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8015e0e:	2300      	movs	r3, #0
}
 8015e10:	4618      	mov	r0, r3
 8015e12:	3708      	adds	r7, #8
 8015e14:	46bd      	mov	sp, r7
 8015e16:	bd80      	pop	{r7, pc}

08015e18 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8015e18:	b580      	push	{r7, lr}
 8015e1a:	b082      	sub	sp, #8
 8015e1c:	af00      	add	r7, sp, #0
 8015e1e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	681b      	ldr	r3, [r3, #0]
 8015e24:	f04f 31ff 	mov.w	r1, #4294967295
 8015e28:	4618      	mov	r0, r3
 8015e2a:	f7f2 fa46 	bl	80082ba <osMutexAcquire>
#endif
}
 8015e2e:	bf00      	nop
 8015e30:	3708      	adds	r7, #8
 8015e32:	46bd      	mov	sp, r7
 8015e34:	bd80      	pop	{r7, pc}

08015e36 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8015e36:	b580      	push	{r7, lr}
 8015e38:	b082      	sub	sp, #8
 8015e3a:	af00      	add	r7, sp, #0
 8015e3c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	681b      	ldr	r3, [r3, #0]
 8015e42:	4618      	mov	r0, r3
 8015e44:	f7f2 fa84 	bl	8008350 <osMutexRelease>
}
 8015e48:	bf00      	nop
 8015e4a:	3708      	adds	r7, #8
 8015e4c:	46bd      	mov	sp, r7
 8015e4e:	bd80      	pop	{r7, pc}

08015e50 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8015e50:	b580      	push	{r7, lr}
 8015e52:	b08e      	sub	sp, #56	@ 0x38
 8015e54:	af00      	add	r7, sp, #0
 8015e56:	60f8      	str	r0, [r7, #12]
 8015e58:	60b9      	str	r1, [r7, #8]
 8015e5a:	607a      	str	r2, [r7, #4]
 8015e5c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8015e5e:	f107 0314 	add.w	r3, r7, #20
 8015e62:	2224      	movs	r2, #36	@ 0x24
 8015e64:	2100      	movs	r1, #0
 8015e66:	4618      	mov	r0, r3
 8015e68:	f000 f995 	bl	8016196 <memset>
 8015e6c:	68fb      	ldr	r3, [r7, #12]
 8015e6e:	617b      	str	r3, [r7, #20]
 8015e70:	683b      	ldr	r3, [r7, #0]
 8015e72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015e74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8015e78:	f107 0314 	add.w	r3, r7, #20
 8015e7c:	461a      	mov	r2, r3
 8015e7e:	6879      	ldr	r1, [r7, #4]
 8015e80:	68b8      	ldr	r0, [r7, #8]
 8015e82:	f7f2 f8e6 	bl	8008052 <osThreadNew>
 8015e86:	4603      	mov	r3, r0
#endif
}
 8015e88:	4618      	mov	r0, r3
 8015e8a:	3738      	adds	r7, #56	@ 0x38
 8015e8c:	46bd      	mov	sp, r7
 8015e8e:	bd80      	pop	{r7, pc}

08015e90 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8015e90:	b580      	push	{r7, lr}
 8015e92:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8015e94:	4b04      	ldr	r3, [pc, #16]	@ (8015ea8 <sys_arch_protect+0x18>)
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	f04f 31ff 	mov.w	r1, #4294967295
 8015e9c:	4618      	mov	r0, r3
 8015e9e:	f7f2 fa0c 	bl	80082ba <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8015ea2:	2301      	movs	r3, #1
}
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	bd80      	pop	{r7, pc}
 8015ea8:	2400cb28 	.word	0x2400cb28

08015eac <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8015eac:	b580      	push	{r7, lr}
 8015eae:	b082      	sub	sp, #8
 8015eb0:	af00      	add	r7, sp, #0
 8015eb2:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8015eb4:	4b04      	ldr	r3, [pc, #16]	@ (8015ec8 <sys_arch_unprotect+0x1c>)
 8015eb6:	681b      	ldr	r3, [r3, #0]
 8015eb8:	4618      	mov	r0, r3
 8015eba:	f7f2 fa49 	bl	8008350 <osMutexRelease>
}
 8015ebe:	bf00      	nop
 8015ec0:	3708      	adds	r7, #8
 8015ec2:	46bd      	mov	sp, r7
 8015ec4:	bd80      	pop	{r7, pc}
 8015ec6:	bf00      	nop
 8015ec8:	2400cb28 	.word	0x2400cb28

08015ecc <rand>:
 8015ecc:	4b16      	ldr	r3, [pc, #88]	@ (8015f28 <rand+0x5c>)
 8015ece:	b510      	push	{r4, lr}
 8015ed0:	681c      	ldr	r4, [r3, #0]
 8015ed2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ed4:	b9b3      	cbnz	r3, 8015f04 <rand+0x38>
 8015ed6:	2018      	movs	r0, #24
 8015ed8:	f000 faae 	bl	8016438 <malloc>
 8015edc:	4602      	mov	r2, r0
 8015ede:	6320      	str	r0, [r4, #48]	@ 0x30
 8015ee0:	b920      	cbnz	r0, 8015eec <rand+0x20>
 8015ee2:	4b12      	ldr	r3, [pc, #72]	@ (8015f2c <rand+0x60>)
 8015ee4:	4812      	ldr	r0, [pc, #72]	@ (8015f30 <rand+0x64>)
 8015ee6:	2152      	movs	r1, #82	@ 0x52
 8015ee8:	f000 fa3e 	bl	8016368 <__assert_func>
 8015eec:	4911      	ldr	r1, [pc, #68]	@ (8015f34 <rand+0x68>)
 8015eee:	4b12      	ldr	r3, [pc, #72]	@ (8015f38 <rand+0x6c>)
 8015ef0:	e9c0 1300 	strd	r1, r3, [r0]
 8015ef4:	4b11      	ldr	r3, [pc, #68]	@ (8015f3c <rand+0x70>)
 8015ef6:	6083      	str	r3, [r0, #8]
 8015ef8:	230b      	movs	r3, #11
 8015efa:	8183      	strh	r3, [r0, #12]
 8015efc:	2100      	movs	r1, #0
 8015efe:	2001      	movs	r0, #1
 8015f00:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8015f04:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8015f06:	480e      	ldr	r0, [pc, #56]	@ (8015f40 <rand+0x74>)
 8015f08:	690b      	ldr	r3, [r1, #16]
 8015f0a:	694c      	ldr	r4, [r1, #20]
 8015f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8015f44 <rand+0x78>)
 8015f0e:	4358      	muls	r0, r3
 8015f10:	fb02 0004 	mla	r0, r2, r4, r0
 8015f14:	fba3 3202 	umull	r3, r2, r3, r2
 8015f18:	3301      	adds	r3, #1
 8015f1a:	eb40 0002 	adc.w	r0, r0, r2
 8015f1e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8015f22:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8015f26:	bd10      	pop	{r4, pc}
 8015f28:	24000040 	.word	0x24000040
 8015f2c:	0801a222 	.word	0x0801a222
 8015f30:	0801a239 	.word	0x0801a239
 8015f34:	abcd330e 	.word	0xabcd330e
 8015f38:	e66d1234 	.word	0xe66d1234
 8015f3c:	0005deec 	.word	0x0005deec
 8015f40:	5851f42d 	.word	0x5851f42d
 8015f44:	4c957f2d 	.word	0x4c957f2d

08015f48 <std>:
 8015f48:	2300      	movs	r3, #0
 8015f4a:	b510      	push	{r4, lr}
 8015f4c:	4604      	mov	r4, r0
 8015f4e:	e9c0 3300 	strd	r3, r3, [r0]
 8015f52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015f56:	6083      	str	r3, [r0, #8]
 8015f58:	8181      	strh	r1, [r0, #12]
 8015f5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8015f5c:	81c2      	strh	r2, [r0, #14]
 8015f5e:	6183      	str	r3, [r0, #24]
 8015f60:	4619      	mov	r1, r3
 8015f62:	2208      	movs	r2, #8
 8015f64:	305c      	adds	r0, #92	@ 0x5c
 8015f66:	f000 f916 	bl	8016196 <memset>
 8015f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8015fa0 <std+0x58>)
 8015f6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8015f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8015fa4 <std+0x5c>)
 8015f70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015f72:	4b0d      	ldr	r3, [pc, #52]	@ (8015fa8 <std+0x60>)
 8015f74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015f76:	4b0d      	ldr	r3, [pc, #52]	@ (8015fac <std+0x64>)
 8015f78:	6323      	str	r3, [r4, #48]	@ 0x30
 8015f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8015fb0 <std+0x68>)
 8015f7c:	6224      	str	r4, [r4, #32]
 8015f7e:	429c      	cmp	r4, r3
 8015f80:	d006      	beq.n	8015f90 <std+0x48>
 8015f82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8015f86:	4294      	cmp	r4, r2
 8015f88:	d002      	beq.n	8015f90 <std+0x48>
 8015f8a:	33d0      	adds	r3, #208	@ 0xd0
 8015f8c:	429c      	cmp	r4, r3
 8015f8e:	d105      	bne.n	8015f9c <std+0x54>
 8015f90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8015f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f98:	f000 b9d4 	b.w	8016344 <__retarget_lock_init_recursive>
 8015f9c:	bd10      	pop	{r4, pc}
 8015f9e:	bf00      	nop
 8015fa0:	080160f1 	.word	0x080160f1
 8015fa4:	08016113 	.word	0x08016113
 8015fa8:	0801614b 	.word	0x0801614b
 8015fac:	0801616f 	.word	0x0801616f
 8015fb0:	2400cb2c 	.word	0x2400cb2c

08015fb4 <stdio_exit_handler>:
 8015fb4:	4a02      	ldr	r2, [pc, #8]	@ (8015fc0 <stdio_exit_handler+0xc>)
 8015fb6:	4903      	ldr	r1, [pc, #12]	@ (8015fc4 <stdio_exit_handler+0x10>)
 8015fb8:	4803      	ldr	r0, [pc, #12]	@ (8015fc8 <stdio_exit_handler+0x14>)
 8015fba:	f000 b869 	b.w	8016090 <_fwalk_sglue>
 8015fbe:	bf00      	nop
 8015fc0:	24000034 	.word	0x24000034
 8015fc4:	08016c49 	.word	0x08016c49
 8015fc8:	24000044 	.word	0x24000044

08015fcc <cleanup_stdio>:
 8015fcc:	6841      	ldr	r1, [r0, #4]
 8015fce:	4b0c      	ldr	r3, [pc, #48]	@ (8016000 <cleanup_stdio+0x34>)
 8015fd0:	4299      	cmp	r1, r3
 8015fd2:	b510      	push	{r4, lr}
 8015fd4:	4604      	mov	r4, r0
 8015fd6:	d001      	beq.n	8015fdc <cleanup_stdio+0x10>
 8015fd8:	f000 fe36 	bl	8016c48 <_fflush_r>
 8015fdc:	68a1      	ldr	r1, [r4, #8]
 8015fde:	4b09      	ldr	r3, [pc, #36]	@ (8016004 <cleanup_stdio+0x38>)
 8015fe0:	4299      	cmp	r1, r3
 8015fe2:	d002      	beq.n	8015fea <cleanup_stdio+0x1e>
 8015fe4:	4620      	mov	r0, r4
 8015fe6:	f000 fe2f 	bl	8016c48 <_fflush_r>
 8015fea:	68e1      	ldr	r1, [r4, #12]
 8015fec:	4b06      	ldr	r3, [pc, #24]	@ (8016008 <cleanup_stdio+0x3c>)
 8015fee:	4299      	cmp	r1, r3
 8015ff0:	d004      	beq.n	8015ffc <cleanup_stdio+0x30>
 8015ff2:	4620      	mov	r0, r4
 8015ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015ff8:	f000 be26 	b.w	8016c48 <_fflush_r>
 8015ffc:	bd10      	pop	{r4, pc}
 8015ffe:	bf00      	nop
 8016000:	2400cb2c 	.word	0x2400cb2c
 8016004:	2400cb94 	.word	0x2400cb94
 8016008:	2400cbfc 	.word	0x2400cbfc

0801600c <global_stdio_init.part.0>:
 801600c:	b510      	push	{r4, lr}
 801600e:	4b0b      	ldr	r3, [pc, #44]	@ (801603c <global_stdio_init.part.0+0x30>)
 8016010:	4c0b      	ldr	r4, [pc, #44]	@ (8016040 <global_stdio_init.part.0+0x34>)
 8016012:	4a0c      	ldr	r2, [pc, #48]	@ (8016044 <global_stdio_init.part.0+0x38>)
 8016014:	601a      	str	r2, [r3, #0]
 8016016:	4620      	mov	r0, r4
 8016018:	2200      	movs	r2, #0
 801601a:	2104      	movs	r1, #4
 801601c:	f7ff ff94 	bl	8015f48 <std>
 8016020:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8016024:	2201      	movs	r2, #1
 8016026:	2109      	movs	r1, #9
 8016028:	f7ff ff8e 	bl	8015f48 <std>
 801602c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8016030:	2202      	movs	r2, #2
 8016032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016036:	2112      	movs	r1, #18
 8016038:	f7ff bf86 	b.w	8015f48 <std>
 801603c:	2400cc64 	.word	0x2400cc64
 8016040:	2400cb2c 	.word	0x2400cb2c
 8016044:	08015fb5 	.word	0x08015fb5

08016048 <__sfp_lock_acquire>:
 8016048:	4801      	ldr	r0, [pc, #4]	@ (8016050 <__sfp_lock_acquire+0x8>)
 801604a:	f000 b97c 	b.w	8016346 <__retarget_lock_acquire_recursive>
 801604e:	bf00      	nop
 8016050:	2400cc6d 	.word	0x2400cc6d

08016054 <__sfp_lock_release>:
 8016054:	4801      	ldr	r0, [pc, #4]	@ (801605c <__sfp_lock_release+0x8>)
 8016056:	f000 b977 	b.w	8016348 <__retarget_lock_release_recursive>
 801605a:	bf00      	nop
 801605c:	2400cc6d 	.word	0x2400cc6d

08016060 <__sinit>:
 8016060:	b510      	push	{r4, lr}
 8016062:	4604      	mov	r4, r0
 8016064:	f7ff fff0 	bl	8016048 <__sfp_lock_acquire>
 8016068:	6a23      	ldr	r3, [r4, #32]
 801606a:	b11b      	cbz	r3, 8016074 <__sinit+0x14>
 801606c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016070:	f7ff bff0 	b.w	8016054 <__sfp_lock_release>
 8016074:	4b04      	ldr	r3, [pc, #16]	@ (8016088 <__sinit+0x28>)
 8016076:	6223      	str	r3, [r4, #32]
 8016078:	4b04      	ldr	r3, [pc, #16]	@ (801608c <__sinit+0x2c>)
 801607a:	681b      	ldr	r3, [r3, #0]
 801607c:	2b00      	cmp	r3, #0
 801607e:	d1f5      	bne.n	801606c <__sinit+0xc>
 8016080:	f7ff ffc4 	bl	801600c <global_stdio_init.part.0>
 8016084:	e7f2      	b.n	801606c <__sinit+0xc>
 8016086:	bf00      	nop
 8016088:	08015fcd 	.word	0x08015fcd
 801608c:	2400cc64 	.word	0x2400cc64

08016090 <_fwalk_sglue>:
 8016090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016094:	4607      	mov	r7, r0
 8016096:	4688      	mov	r8, r1
 8016098:	4614      	mov	r4, r2
 801609a:	2600      	movs	r6, #0
 801609c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80160a0:	f1b9 0901 	subs.w	r9, r9, #1
 80160a4:	d505      	bpl.n	80160b2 <_fwalk_sglue+0x22>
 80160a6:	6824      	ldr	r4, [r4, #0]
 80160a8:	2c00      	cmp	r4, #0
 80160aa:	d1f7      	bne.n	801609c <_fwalk_sglue+0xc>
 80160ac:	4630      	mov	r0, r6
 80160ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160b2:	89ab      	ldrh	r3, [r5, #12]
 80160b4:	2b01      	cmp	r3, #1
 80160b6:	d907      	bls.n	80160c8 <_fwalk_sglue+0x38>
 80160b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80160bc:	3301      	adds	r3, #1
 80160be:	d003      	beq.n	80160c8 <_fwalk_sglue+0x38>
 80160c0:	4629      	mov	r1, r5
 80160c2:	4638      	mov	r0, r7
 80160c4:	47c0      	blx	r8
 80160c6:	4306      	orrs	r6, r0
 80160c8:	3568      	adds	r5, #104	@ 0x68
 80160ca:	e7e9      	b.n	80160a0 <_fwalk_sglue+0x10>

080160cc <iprintf>:
 80160cc:	b40f      	push	{r0, r1, r2, r3}
 80160ce:	b507      	push	{r0, r1, r2, lr}
 80160d0:	4906      	ldr	r1, [pc, #24]	@ (80160ec <iprintf+0x20>)
 80160d2:	ab04      	add	r3, sp, #16
 80160d4:	6808      	ldr	r0, [r1, #0]
 80160d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80160da:	6881      	ldr	r1, [r0, #8]
 80160dc:	9301      	str	r3, [sp, #4]
 80160de:	f000 fa8b 	bl	80165f8 <_vfiprintf_r>
 80160e2:	b003      	add	sp, #12
 80160e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80160e8:	b004      	add	sp, #16
 80160ea:	4770      	bx	lr
 80160ec:	24000040 	.word	0x24000040

080160f0 <__sread>:
 80160f0:	b510      	push	{r4, lr}
 80160f2:	460c      	mov	r4, r1
 80160f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160f8:	f000 f8d6 	bl	80162a8 <_read_r>
 80160fc:	2800      	cmp	r0, #0
 80160fe:	bfab      	itete	ge
 8016100:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8016102:	89a3      	ldrhlt	r3, [r4, #12]
 8016104:	181b      	addge	r3, r3, r0
 8016106:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801610a:	bfac      	ite	ge
 801610c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801610e:	81a3      	strhlt	r3, [r4, #12]
 8016110:	bd10      	pop	{r4, pc}

08016112 <__swrite>:
 8016112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016116:	461f      	mov	r7, r3
 8016118:	898b      	ldrh	r3, [r1, #12]
 801611a:	05db      	lsls	r3, r3, #23
 801611c:	4605      	mov	r5, r0
 801611e:	460c      	mov	r4, r1
 8016120:	4616      	mov	r6, r2
 8016122:	d505      	bpl.n	8016130 <__swrite+0x1e>
 8016124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016128:	2302      	movs	r3, #2
 801612a:	2200      	movs	r2, #0
 801612c:	f000 f8aa 	bl	8016284 <_lseek_r>
 8016130:	89a3      	ldrh	r3, [r4, #12]
 8016132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016136:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801613a:	81a3      	strh	r3, [r4, #12]
 801613c:	4632      	mov	r2, r6
 801613e:	463b      	mov	r3, r7
 8016140:	4628      	mov	r0, r5
 8016142:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016146:	f000 b8c1 	b.w	80162cc <_write_r>

0801614a <__sseek>:
 801614a:	b510      	push	{r4, lr}
 801614c:	460c      	mov	r4, r1
 801614e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016152:	f000 f897 	bl	8016284 <_lseek_r>
 8016156:	1c43      	adds	r3, r0, #1
 8016158:	89a3      	ldrh	r3, [r4, #12]
 801615a:	bf15      	itete	ne
 801615c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801615e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8016162:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8016166:	81a3      	strheq	r3, [r4, #12]
 8016168:	bf18      	it	ne
 801616a:	81a3      	strhne	r3, [r4, #12]
 801616c:	bd10      	pop	{r4, pc}

0801616e <__sclose>:
 801616e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016172:	f000 b819 	b.w	80161a8 <_close_r>

08016176 <memcmp>:
 8016176:	b510      	push	{r4, lr}
 8016178:	3901      	subs	r1, #1
 801617a:	4402      	add	r2, r0
 801617c:	4290      	cmp	r0, r2
 801617e:	d101      	bne.n	8016184 <memcmp+0xe>
 8016180:	2000      	movs	r0, #0
 8016182:	e005      	b.n	8016190 <memcmp+0x1a>
 8016184:	7803      	ldrb	r3, [r0, #0]
 8016186:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801618a:	42a3      	cmp	r3, r4
 801618c:	d001      	beq.n	8016192 <memcmp+0x1c>
 801618e:	1b18      	subs	r0, r3, r4
 8016190:	bd10      	pop	{r4, pc}
 8016192:	3001      	adds	r0, #1
 8016194:	e7f2      	b.n	801617c <memcmp+0x6>

08016196 <memset>:
 8016196:	4402      	add	r2, r0
 8016198:	4603      	mov	r3, r0
 801619a:	4293      	cmp	r3, r2
 801619c:	d100      	bne.n	80161a0 <memset+0xa>
 801619e:	4770      	bx	lr
 80161a0:	f803 1b01 	strb.w	r1, [r3], #1
 80161a4:	e7f9      	b.n	801619a <memset+0x4>
	...

080161a8 <_close_r>:
 80161a8:	b538      	push	{r3, r4, r5, lr}
 80161aa:	4d06      	ldr	r5, [pc, #24]	@ (80161c4 <_close_r+0x1c>)
 80161ac:	2300      	movs	r3, #0
 80161ae:	4604      	mov	r4, r0
 80161b0:	4608      	mov	r0, r1
 80161b2:	602b      	str	r3, [r5, #0]
 80161b4:	f7eb f864 	bl	8001280 <_close>
 80161b8:	1c43      	adds	r3, r0, #1
 80161ba:	d102      	bne.n	80161c2 <_close_r+0x1a>
 80161bc:	682b      	ldr	r3, [r5, #0]
 80161be:	b103      	cbz	r3, 80161c2 <_close_r+0x1a>
 80161c0:	6023      	str	r3, [r4, #0]
 80161c2:	bd38      	pop	{r3, r4, r5, pc}
 80161c4:	2400cc68 	.word	0x2400cc68

080161c8 <_reclaim_reent>:
 80161c8:	4b2d      	ldr	r3, [pc, #180]	@ (8016280 <_reclaim_reent+0xb8>)
 80161ca:	681b      	ldr	r3, [r3, #0]
 80161cc:	4283      	cmp	r3, r0
 80161ce:	b570      	push	{r4, r5, r6, lr}
 80161d0:	4604      	mov	r4, r0
 80161d2:	d053      	beq.n	801627c <_reclaim_reent+0xb4>
 80161d4:	69c3      	ldr	r3, [r0, #28]
 80161d6:	b31b      	cbz	r3, 8016220 <_reclaim_reent+0x58>
 80161d8:	68db      	ldr	r3, [r3, #12]
 80161da:	b163      	cbz	r3, 80161f6 <_reclaim_reent+0x2e>
 80161dc:	2500      	movs	r5, #0
 80161de:	69e3      	ldr	r3, [r4, #28]
 80161e0:	68db      	ldr	r3, [r3, #12]
 80161e2:	5959      	ldr	r1, [r3, r5]
 80161e4:	b9b1      	cbnz	r1, 8016214 <_reclaim_reent+0x4c>
 80161e6:	3504      	adds	r5, #4
 80161e8:	2d80      	cmp	r5, #128	@ 0x80
 80161ea:	d1f8      	bne.n	80161de <_reclaim_reent+0x16>
 80161ec:	69e3      	ldr	r3, [r4, #28]
 80161ee:	4620      	mov	r0, r4
 80161f0:	68d9      	ldr	r1, [r3, #12]
 80161f2:	f000 f8d7 	bl	80163a4 <_free_r>
 80161f6:	69e3      	ldr	r3, [r4, #28]
 80161f8:	6819      	ldr	r1, [r3, #0]
 80161fa:	b111      	cbz	r1, 8016202 <_reclaim_reent+0x3a>
 80161fc:	4620      	mov	r0, r4
 80161fe:	f000 f8d1 	bl	80163a4 <_free_r>
 8016202:	69e3      	ldr	r3, [r4, #28]
 8016204:	689d      	ldr	r5, [r3, #8]
 8016206:	b15d      	cbz	r5, 8016220 <_reclaim_reent+0x58>
 8016208:	4629      	mov	r1, r5
 801620a:	4620      	mov	r0, r4
 801620c:	682d      	ldr	r5, [r5, #0]
 801620e:	f000 f8c9 	bl	80163a4 <_free_r>
 8016212:	e7f8      	b.n	8016206 <_reclaim_reent+0x3e>
 8016214:	680e      	ldr	r6, [r1, #0]
 8016216:	4620      	mov	r0, r4
 8016218:	f000 f8c4 	bl	80163a4 <_free_r>
 801621c:	4631      	mov	r1, r6
 801621e:	e7e1      	b.n	80161e4 <_reclaim_reent+0x1c>
 8016220:	6961      	ldr	r1, [r4, #20]
 8016222:	b111      	cbz	r1, 801622a <_reclaim_reent+0x62>
 8016224:	4620      	mov	r0, r4
 8016226:	f000 f8bd 	bl	80163a4 <_free_r>
 801622a:	69e1      	ldr	r1, [r4, #28]
 801622c:	b111      	cbz	r1, 8016234 <_reclaim_reent+0x6c>
 801622e:	4620      	mov	r0, r4
 8016230:	f000 f8b8 	bl	80163a4 <_free_r>
 8016234:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8016236:	b111      	cbz	r1, 801623e <_reclaim_reent+0x76>
 8016238:	4620      	mov	r0, r4
 801623a:	f000 f8b3 	bl	80163a4 <_free_r>
 801623e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016240:	b111      	cbz	r1, 8016248 <_reclaim_reent+0x80>
 8016242:	4620      	mov	r0, r4
 8016244:	f000 f8ae 	bl	80163a4 <_free_r>
 8016248:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801624a:	b111      	cbz	r1, 8016252 <_reclaim_reent+0x8a>
 801624c:	4620      	mov	r0, r4
 801624e:	f000 f8a9 	bl	80163a4 <_free_r>
 8016252:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8016254:	b111      	cbz	r1, 801625c <_reclaim_reent+0x94>
 8016256:	4620      	mov	r0, r4
 8016258:	f000 f8a4 	bl	80163a4 <_free_r>
 801625c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801625e:	b111      	cbz	r1, 8016266 <_reclaim_reent+0x9e>
 8016260:	4620      	mov	r0, r4
 8016262:	f000 f89f 	bl	80163a4 <_free_r>
 8016266:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8016268:	b111      	cbz	r1, 8016270 <_reclaim_reent+0xa8>
 801626a:	4620      	mov	r0, r4
 801626c:	f000 f89a 	bl	80163a4 <_free_r>
 8016270:	6a23      	ldr	r3, [r4, #32]
 8016272:	b11b      	cbz	r3, 801627c <_reclaim_reent+0xb4>
 8016274:	4620      	mov	r0, r4
 8016276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801627a:	4718      	bx	r3
 801627c:	bd70      	pop	{r4, r5, r6, pc}
 801627e:	bf00      	nop
 8016280:	24000040 	.word	0x24000040

08016284 <_lseek_r>:
 8016284:	b538      	push	{r3, r4, r5, lr}
 8016286:	4d07      	ldr	r5, [pc, #28]	@ (80162a4 <_lseek_r+0x20>)
 8016288:	4604      	mov	r4, r0
 801628a:	4608      	mov	r0, r1
 801628c:	4611      	mov	r1, r2
 801628e:	2200      	movs	r2, #0
 8016290:	602a      	str	r2, [r5, #0]
 8016292:	461a      	mov	r2, r3
 8016294:	f7eb f81b 	bl	80012ce <_lseek>
 8016298:	1c43      	adds	r3, r0, #1
 801629a:	d102      	bne.n	80162a2 <_lseek_r+0x1e>
 801629c:	682b      	ldr	r3, [r5, #0]
 801629e:	b103      	cbz	r3, 80162a2 <_lseek_r+0x1e>
 80162a0:	6023      	str	r3, [r4, #0]
 80162a2:	bd38      	pop	{r3, r4, r5, pc}
 80162a4:	2400cc68 	.word	0x2400cc68

080162a8 <_read_r>:
 80162a8:	b538      	push	{r3, r4, r5, lr}
 80162aa:	4d07      	ldr	r5, [pc, #28]	@ (80162c8 <_read_r+0x20>)
 80162ac:	4604      	mov	r4, r0
 80162ae:	4608      	mov	r0, r1
 80162b0:	4611      	mov	r1, r2
 80162b2:	2200      	movs	r2, #0
 80162b4:	602a      	str	r2, [r5, #0]
 80162b6:	461a      	mov	r2, r3
 80162b8:	f7ea ffa9 	bl	800120e <_read>
 80162bc:	1c43      	adds	r3, r0, #1
 80162be:	d102      	bne.n	80162c6 <_read_r+0x1e>
 80162c0:	682b      	ldr	r3, [r5, #0]
 80162c2:	b103      	cbz	r3, 80162c6 <_read_r+0x1e>
 80162c4:	6023      	str	r3, [r4, #0]
 80162c6:	bd38      	pop	{r3, r4, r5, pc}
 80162c8:	2400cc68 	.word	0x2400cc68

080162cc <_write_r>:
 80162cc:	b538      	push	{r3, r4, r5, lr}
 80162ce:	4d07      	ldr	r5, [pc, #28]	@ (80162ec <_write_r+0x20>)
 80162d0:	4604      	mov	r4, r0
 80162d2:	4608      	mov	r0, r1
 80162d4:	4611      	mov	r1, r2
 80162d6:	2200      	movs	r2, #0
 80162d8:	602a      	str	r2, [r5, #0]
 80162da:	461a      	mov	r2, r3
 80162dc:	f7ea ffb4 	bl	8001248 <_write>
 80162e0:	1c43      	adds	r3, r0, #1
 80162e2:	d102      	bne.n	80162ea <_write_r+0x1e>
 80162e4:	682b      	ldr	r3, [r5, #0]
 80162e6:	b103      	cbz	r3, 80162ea <_write_r+0x1e>
 80162e8:	6023      	str	r3, [r4, #0]
 80162ea:	bd38      	pop	{r3, r4, r5, pc}
 80162ec:	2400cc68 	.word	0x2400cc68

080162f0 <__errno>:
 80162f0:	4b01      	ldr	r3, [pc, #4]	@ (80162f8 <__errno+0x8>)
 80162f2:	6818      	ldr	r0, [r3, #0]
 80162f4:	4770      	bx	lr
 80162f6:	bf00      	nop
 80162f8:	24000040 	.word	0x24000040

080162fc <__libc_init_array>:
 80162fc:	b570      	push	{r4, r5, r6, lr}
 80162fe:	4d0d      	ldr	r5, [pc, #52]	@ (8016334 <__libc_init_array+0x38>)
 8016300:	4c0d      	ldr	r4, [pc, #52]	@ (8016338 <__libc_init_array+0x3c>)
 8016302:	1b64      	subs	r4, r4, r5
 8016304:	10a4      	asrs	r4, r4, #2
 8016306:	2600      	movs	r6, #0
 8016308:	42a6      	cmp	r6, r4
 801630a:	d109      	bne.n	8016320 <__libc_init_array+0x24>
 801630c:	4d0b      	ldr	r5, [pc, #44]	@ (801633c <__libc_init_array+0x40>)
 801630e:	4c0c      	ldr	r4, [pc, #48]	@ (8016340 <__libc_init_array+0x44>)
 8016310:	f001 f942 	bl	8017598 <_init>
 8016314:	1b64      	subs	r4, r4, r5
 8016316:	10a4      	asrs	r4, r4, #2
 8016318:	2600      	movs	r6, #0
 801631a:	42a6      	cmp	r6, r4
 801631c:	d105      	bne.n	801632a <__libc_init_array+0x2e>
 801631e:	bd70      	pop	{r4, r5, r6, pc}
 8016320:	f855 3b04 	ldr.w	r3, [r5], #4
 8016324:	4798      	blx	r3
 8016326:	3601      	adds	r6, #1
 8016328:	e7ee      	b.n	8016308 <__libc_init_array+0xc>
 801632a:	f855 3b04 	ldr.w	r3, [r5], #4
 801632e:	4798      	blx	r3
 8016330:	3601      	adds	r6, #1
 8016332:	e7f2      	b.n	801631a <__libc_init_array+0x1e>
 8016334:	0801bbc0 	.word	0x0801bbc0
 8016338:	0801bbc0 	.word	0x0801bbc0
 801633c:	0801bbc0 	.word	0x0801bbc0
 8016340:	0801bbc4 	.word	0x0801bbc4

08016344 <__retarget_lock_init_recursive>:
 8016344:	4770      	bx	lr

08016346 <__retarget_lock_acquire_recursive>:
 8016346:	4770      	bx	lr

08016348 <__retarget_lock_release_recursive>:
 8016348:	4770      	bx	lr

0801634a <memcpy>:
 801634a:	440a      	add	r2, r1
 801634c:	4291      	cmp	r1, r2
 801634e:	f100 33ff 	add.w	r3, r0, #4294967295
 8016352:	d100      	bne.n	8016356 <memcpy+0xc>
 8016354:	4770      	bx	lr
 8016356:	b510      	push	{r4, lr}
 8016358:	f811 4b01 	ldrb.w	r4, [r1], #1
 801635c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016360:	4291      	cmp	r1, r2
 8016362:	d1f9      	bne.n	8016358 <memcpy+0xe>
 8016364:	bd10      	pop	{r4, pc}
	...

08016368 <__assert_func>:
 8016368:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801636a:	4614      	mov	r4, r2
 801636c:	461a      	mov	r2, r3
 801636e:	4b09      	ldr	r3, [pc, #36]	@ (8016394 <__assert_func+0x2c>)
 8016370:	681b      	ldr	r3, [r3, #0]
 8016372:	4605      	mov	r5, r0
 8016374:	68d8      	ldr	r0, [r3, #12]
 8016376:	b14c      	cbz	r4, 801638c <__assert_func+0x24>
 8016378:	4b07      	ldr	r3, [pc, #28]	@ (8016398 <__assert_func+0x30>)
 801637a:	9100      	str	r1, [sp, #0]
 801637c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016380:	4906      	ldr	r1, [pc, #24]	@ (801639c <__assert_func+0x34>)
 8016382:	462b      	mov	r3, r5
 8016384:	f000 fc88 	bl	8016c98 <fiprintf>
 8016388:	f000 fd3c 	bl	8016e04 <abort>
 801638c:	4b04      	ldr	r3, [pc, #16]	@ (80163a0 <__assert_func+0x38>)
 801638e:	461c      	mov	r4, r3
 8016390:	e7f3      	b.n	801637a <__assert_func+0x12>
 8016392:	bf00      	nop
 8016394:	24000040 	.word	0x24000040
 8016398:	0801a291 	.word	0x0801a291
 801639c:	0801a29e 	.word	0x0801a29e
 80163a0:	0801a2cc 	.word	0x0801a2cc

080163a4 <_free_r>:
 80163a4:	b538      	push	{r3, r4, r5, lr}
 80163a6:	4605      	mov	r5, r0
 80163a8:	2900      	cmp	r1, #0
 80163aa:	d041      	beq.n	8016430 <_free_r+0x8c>
 80163ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80163b0:	1f0c      	subs	r4, r1, #4
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	bfb8      	it	lt
 80163b6:	18e4      	addlt	r4, r4, r3
 80163b8:	f000 f8e8 	bl	801658c <__malloc_lock>
 80163bc:	4a1d      	ldr	r2, [pc, #116]	@ (8016434 <_free_r+0x90>)
 80163be:	6813      	ldr	r3, [r2, #0]
 80163c0:	b933      	cbnz	r3, 80163d0 <_free_r+0x2c>
 80163c2:	6063      	str	r3, [r4, #4]
 80163c4:	6014      	str	r4, [r2, #0]
 80163c6:	4628      	mov	r0, r5
 80163c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80163cc:	f000 b8e4 	b.w	8016598 <__malloc_unlock>
 80163d0:	42a3      	cmp	r3, r4
 80163d2:	d908      	bls.n	80163e6 <_free_r+0x42>
 80163d4:	6820      	ldr	r0, [r4, #0]
 80163d6:	1821      	adds	r1, r4, r0
 80163d8:	428b      	cmp	r3, r1
 80163da:	bf01      	itttt	eq
 80163dc:	6819      	ldreq	r1, [r3, #0]
 80163de:	685b      	ldreq	r3, [r3, #4]
 80163e0:	1809      	addeq	r1, r1, r0
 80163e2:	6021      	streq	r1, [r4, #0]
 80163e4:	e7ed      	b.n	80163c2 <_free_r+0x1e>
 80163e6:	461a      	mov	r2, r3
 80163e8:	685b      	ldr	r3, [r3, #4]
 80163ea:	b10b      	cbz	r3, 80163f0 <_free_r+0x4c>
 80163ec:	42a3      	cmp	r3, r4
 80163ee:	d9fa      	bls.n	80163e6 <_free_r+0x42>
 80163f0:	6811      	ldr	r1, [r2, #0]
 80163f2:	1850      	adds	r0, r2, r1
 80163f4:	42a0      	cmp	r0, r4
 80163f6:	d10b      	bne.n	8016410 <_free_r+0x6c>
 80163f8:	6820      	ldr	r0, [r4, #0]
 80163fa:	4401      	add	r1, r0
 80163fc:	1850      	adds	r0, r2, r1
 80163fe:	4283      	cmp	r3, r0
 8016400:	6011      	str	r1, [r2, #0]
 8016402:	d1e0      	bne.n	80163c6 <_free_r+0x22>
 8016404:	6818      	ldr	r0, [r3, #0]
 8016406:	685b      	ldr	r3, [r3, #4]
 8016408:	6053      	str	r3, [r2, #4]
 801640a:	4408      	add	r0, r1
 801640c:	6010      	str	r0, [r2, #0]
 801640e:	e7da      	b.n	80163c6 <_free_r+0x22>
 8016410:	d902      	bls.n	8016418 <_free_r+0x74>
 8016412:	230c      	movs	r3, #12
 8016414:	602b      	str	r3, [r5, #0]
 8016416:	e7d6      	b.n	80163c6 <_free_r+0x22>
 8016418:	6820      	ldr	r0, [r4, #0]
 801641a:	1821      	adds	r1, r4, r0
 801641c:	428b      	cmp	r3, r1
 801641e:	bf04      	itt	eq
 8016420:	6819      	ldreq	r1, [r3, #0]
 8016422:	685b      	ldreq	r3, [r3, #4]
 8016424:	6063      	str	r3, [r4, #4]
 8016426:	bf04      	itt	eq
 8016428:	1809      	addeq	r1, r1, r0
 801642a:	6021      	streq	r1, [r4, #0]
 801642c:	6054      	str	r4, [r2, #4]
 801642e:	e7ca      	b.n	80163c6 <_free_r+0x22>
 8016430:	bd38      	pop	{r3, r4, r5, pc}
 8016432:	bf00      	nop
 8016434:	2400cc74 	.word	0x2400cc74

08016438 <malloc>:
 8016438:	4b02      	ldr	r3, [pc, #8]	@ (8016444 <malloc+0xc>)
 801643a:	4601      	mov	r1, r0
 801643c:	6818      	ldr	r0, [r3, #0]
 801643e:	f000 b825 	b.w	801648c <_malloc_r>
 8016442:	bf00      	nop
 8016444:	24000040 	.word	0x24000040

08016448 <sbrk_aligned>:
 8016448:	b570      	push	{r4, r5, r6, lr}
 801644a:	4e0f      	ldr	r6, [pc, #60]	@ (8016488 <sbrk_aligned+0x40>)
 801644c:	460c      	mov	r4, r1
 801644e:	6831      	ldr	r1, [r6, #0]
 8016450:	4605      	mov	r5, r0
 8016452:	b911      	cbnz	r1, 801645a <sbrk_aligned+0x12>
 8016454:	f000 fcc6 	bl	8016de4 <_sbrk_r>
 8016458:	6030      	str	r0, [r6, #0]
 801645a:	4621      	mov	r1, r4
 801645c:	4628      	mov	r0, r5
 801645e:	f000 fcc1 	bl	8016de4 <_sbrk_r>
 8016462:	1c43      	adds	r3, r0, #1
 8016464:	d103      	bne.n	801646e <sbrk_aligned+0x26>
 8016466:	f04f 34ff 	mov.w	r4, #4294967295
 801646a:	4620      	mov	r0, r4
 801646c:	bd70      	pop	{r4, r5, r6, pc}
 801646e:	1cc4      	adds	r4, r0, #3
 8016470:	f024 0403 	bic.w	r4, r4, #3
 8016474:	42a0      	cmp	r0, r4
 8016476:	d0f8      	beq.n	801646a <sbrk_aligned+0x22>
 8016478:	1a21      	subs	r1, r4, r0
 801647a:	4628      	mov	r0, r5
 801647c:	f000 fcb2 	bl	8016de4 <_sbrk_r>
 8016480:	3001      	adds	r0, #1
 8016482:	d1f2      	bne.n	801646a <sbrk_aligned+0x22>
 8016484:	e7ef      	b.n	8016466 <sbrk_aligned+0x1e>
 8016486:	bf00      	nop
 8016488:	2400cc70 	.word	0x2400cc70

0801648c <_malloc_r>:
 801648c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016490:	1ccd      	adds	r5, r1, #3
 8016492:	f025 0503 	bic.w	r5, r5, #3
 8016496:	3508      	adds	r5, #8
 8016498:	2d0c      	cmp	r5, #12
 801649a:	bf38      	it	cc
 801649c:	250c      	movcc	r5, #12
 801649e:	2d00      	cmp	r5, #0
 80164a0:	4606      	mov	r6, r0
 80164a2:	db01      	blt.n	80164a8 <_malloc_r+0x1c>
 80164a4:	42a9      	cmp	r1, r5
 80164a6:	d904      	bls.n	80164b2 <_malloc_r+0x26>
 80164a8:	230c      	movs	r3, #12
 80164aa:	6033      	str	r3, [r6, #0]
 80164ac:	2000      	movs	r0, #0
 80164ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80164b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016588 <_malloc_r+0xfc>
 80164b6:	f000 f869 	bl	801658c <__malloc_lock>
 80164ba:	f8d8 3000 	ldr.w	r3, [r8]
 80164be:	461c      	mov	r4, r3
 80164c0:	bb44      	cbnz	r4, 8016514 <_malloc_r+0x88>
 80164c2:	4629      	mov	r1, r5
 80164c4:	4630      	mov	r0, r6
 80164c6:	f7ff ffbf 	bl	8016448 <sbrk_aligned>
 80164ca:	1c43      	adds	r3, r0, #1
 80164cc:	4604      	mov	r4, r0
 80164ce:	d158      	bne.n	8016582 <_malloc_r+0xf6>
 80164d0:	f8d8 4000 	ldr.w	r4, [r8]
 80164d4:	4627      	mov	r7, r4
 80164d6:	2f00      	cmp	r7, #0
 80164d8:	d143      	bne.n	8016562 <_malloc_r+0xd6>
 80164da:	2c00      	cmp	r4, #0
 80164dc:	d04b      	beq.n	8016576 <_malloc_r+0xea>
 80164de:	6823      	ldr	r3, [r4, #0]
 80164e0:	4639      	mov	r1, r7
 80164e2:	4630      	mov	r0, r6
 80164e4:	eb04 0903 	add.w	r9, r4, r3
 80164e8:	f000 fc7c 	bl	8016de4 <_sbrk_r>
 80164ec:	4581      	cmp	r9, r0
 80164ee:	d142      	bne.n	8016576 <_malloc_r+0xea>
 80164f0:	6821      	ldr	r1, [r4, #0]
 80164f2:	1a6d      	subs	r5, r5, r1
 80164f4:	4629      	mov	r1, r5
 80164f6:	4630      	mov	r0, r6
 80164f8:	f7ff ffa6 	bl	8016448 <sbrk_aligned>
 80164fc:	3001      	adds	r0, #1
 80164fe:	d03a      	beq.n	8016576 <_malloc_r+0xea>
 8016500:	6823      	ldr	r3, [r4, #0]
 8016502:	442b      	add	r3, r5
 8016504:	6023      	str	r3, [r4, #0]
 8016506:	f8d8 3000 	ldr.w	r3, [r8]
 801650a:	685a      	ldr	r2, [r3, #4]
 801650c:	bb62      	cbnz	r2, 8016568 <_malloc_r+0xdc>
 801650e:	f8c8 7000 	str.w	r7, [r8]
 8016512:	e00f      	b.n	8016534 <_malloc_r+0xa8>
 8016514:	6822      	ldr	r2, [r4, #0]
 8016516:	1b52      	subs	r2, r2, r5
 8016518:	d420      	bmi.n	801655c <_malloc_r+0xd0>
 801651a:	2a0b      	cmp	r2, #11
 801651c:	d917      	bls.n	801654e <_malloc_r+0xc2>
 801651e:	1961      	adds	r1, r4, r5
 8016520:	42a3      	cmp	r3, r4
 8016522:	6025      	str	r5, [r4, #0]
 8016524:	bf18      	it	ne
 8016526:	6059      	strne	r1, [r3, #4]
 8016528:	6863      	ldr	r3, [r4, #4]
 801652a:	bf08      	it	eq
 801652c:	f8c8 1000 	streq.w	r1, [r8]
 8016530:	5162      	str	r2, [r4, r5]
 8016532:	604b      	str	r3, [r1, #4]
 8016534:	4630      	mov	r0, r6
 8016536:	f000 f82f 	bl	8016598 <__malloc_unlock>
 801653a:	f104 000b 	add.w	r0, r4, #11
 801653e:	1d23      	adds	r3, r4, #4
 8016540:	f020 0007 	bic.w	r0, r0, #7
 8016544:	1ac2      	subs	r2, r0, r3
 8016546:	bf1c      	itt	ne
 8016548:	1a1b      	subne	r3, r3, r0
 801654a:	50a3      	strne	r3, [r4, r2]
 801654c:	e7af      	b.n	80164ae <_malloc_r+0x22>
 801654e:	6862      	ldr	r2, [r4, #4]
 8016550:	42a3      	cmp	r3, r4
 8016552:	bf0c      	ite	eq
 8016554:	f8c8 2000 	streq.w	r2, [r8]
 8016558:	605a      	strne	r2, [r3, #4]
 801655a:	e7eb      	b.n	8016534 <_malloc_r+0xa8>
 801655c:	4623      	mov	r3, r4
 801655e:	6864      	ldr	r4, [r4, #4]
 8016560:	e7ae      	b.n	80164c0 <_malloc_r+0x34>
 8016562:	463c      	mov	r4, r7
 8016564:	687f      	ldr	r7, [r7, #4]
 8016566:	e7b6      	b.n	80164d6 <_malloc_r+0x4a>
 8016568:	461a      	mov	r2, r3
 801656a:	685b      	ldr	r3, [r3, #4]
 801656c:	42a3      	cmp	r3, r4
 801656e:	d1fb      	bne.n	8016568 <_malloc_r+0xdc>
 8016570:	2300      	movs	r3, #0
 8016572:	6053      	str	r3, [r2, #4]
 8016574:	e7de      	b.n	8016534 <_malloc_r+0xa8>
 8016576:	230c      	movs	r3, #12
 8016578:	6033      	str	r3, [r6, #0]
 801657a:	4630      	mov	r0, r6
 801657c:	f000 f80c 	bl	8016598 <__malloc_unlock>
 8016580:	e794      	b.n	80164ac <_malloc_r+0x20>
 8016582:	6005      	str	r5, [r0, #0]
 8016584:	e7d6      	b.n	8016534 <_malloc_r+0xa8>
 8016586:	bf00      	nop
 8016588:	2400cc74 	.word	0x2400cc74

0801658c <__malloc_lock>:
 801658c:	4801      	ldr	r0, [pc, #4]	@ (8016594 <__malloc_lock+0x8>)
 801658e:	f7ff beda 	b.w	8016346 <__retarget_lock_acquire_recursive>
 8016592:	bf00      	nop
 8016594:	2400cc6c 	.word	0x2400cc6c

08016598 <__malloc_unlock>:
 8016598:	4801      	ldr	r0, [pc, #4]	@ (80165a0 <__malloc_unlock+0x8>)
 801659a:	f7ff bed5 	b.w	8016348 <__retarget_lock_release_recursive>
 801659e:	bf00      	nop
 80165a0:	2400cc6c 	.word	0x2400cc6c

080165a4 <__sfputc_r>:
 80165a4:	6893      	ldr	r3, [r2, #8]
 80165a6:	3b01      	subs	r3, #1
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	b410      	push	{r4}
 80165ac:	6093      	str	r3, [r2, #8]
 80165ae:	da08      	bge.n	80165c2 <__sfputc_r+0x1e>
 80165b0:	6994      	ldr	r4, [r2, #24]
 80165b2:	42a3      	cmp	r3, r4
 80165b4:	db01      	blt.n	80165ba <__sfputc_r+0x16>
 80165b6:	290a      	cmp	r1, #10
 80165b8:	d103      	bne.n	80165c2 <__sfputc_r+0x1e>
 80165ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80165be:	f000 bb7d 	b.w	8016cbc <__swbuf_r>
 80165c2:	6813      	ldr	r3, [r2, #0]
 80165c4:	1c58      	adds	r0, r3, #1
 80165c6:	6010      	str	r0, [r2, #0]
 80165c8:	7019      	strb	r1, [r3, #0]
 80165ca:	4608      	mov	r0, r1
 80165cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80165d0:	4770      	bx	lr

080165d2 <__sfputs_r>:
 80165d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165d4:	4606      	mov	r6, r0
 80165d6:	460f      	mov	r7, r1
 80165d8:	4614      	mov	r4, r2
 80165da:	18d5      	adds	r5, r2, r3
 80165dc:	42ac      	cmp	r4, r5
 80165de:	d101      	bne.n	80165e4 <__sfputs_r+0x12>
 80165e0:	2000      	movs	r0, #0
 80165e2:	e007      	b.n	80165f4 <__sfputs_r+0x22>
 80165e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80165e8:	463a      	mov	r2, r7
 80165ea:	4630      	mov	r0, r6
 80165ec:	f7ff ffda 	bl	80165a4 <__sfputc_r>
 80165f0:	1c43      	adds	r3, r0, #1
 80165f2:	d1f3      	bne.n	80165dc <__sfputs_r+0xa>
 80165f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080165f8 <_vfiprintf_r>:
 80165f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165fc:	460d      	mov	r5, r1
 80165fe:	b09d      	sub	sp, #116	@ 0x74
 8016600:	4614      	mov	r4, r2
 8016602:	4698      	mov	r8, r3
 8016604:	4606      	mov	r6, r0
 8016606:	b118      	cbz	r0, 8016610 <_vfiprintf_r+0x18>
 8016608:	6a03      	ldr	r3, [r0, #32]
 801660a:	b90b      	cbnz	r3, 8016610 <_vfiprintf_r+0x18>
 801660c:	f7ff fd28 	bl	8016060 <__sinit>
 8016610:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016612:	07d9      	lsls	r1, r3, #31
 8016614:	d405      	bmi.n	8016622 <_vfiprintf_r+0x2a>
 8016616:	89ab      	ldrh	r3, [r5, #12]
 8016618:	059a      	lsls	r2, r3, #22
 801661a:	d402      	bmi.n	8016622 <_vfiprintf_r+0x2a>
 801661c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801661e:	f7ff fe92 	bl	8016346 <__retarget_lock_acquire_recursive>
 8016622:	89ab      	ldrh	r3, [r5, #12]
 8016624:	071b      	lsls	r3, r3, #28
 8016626:	d501      	bpl.n	801662c <_vfiprintf_r+0x34>
 8016628:	692b      	ldr	r3, [r5, #16]
 801662a:	b99b      	cbnz	r3, 8016654 <_vfiprintf_r+0x5c>
 801662c:	4629      	mov	r1, r5
 801662e:	4630      	mov	r0, r6
 8016630:	f000 fb82 	bl	8016d38 <__swsetup_r>
 8016634:	b170      	cbz	r0, 8016654 <_vfiprintf_r+0x5c>
 8016636:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016638:	07dc      	lsls	r4, r3, #31
 801663a:	d504      	bpl.n	8016646 <_vfiprintf_r+0x4e>
 801663c:	f04f 30ff 	mov.w	r0, #4294967295
 8016640:	b01d      	add	sp, #116	@ 0x74
 8016642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016646:	89ab      	ldrh	r3, [r5, #12]
 8016648:	0598      	lsls	r0, r3, #22
 801664a:	d4f7      	bmi.n	801663c <_vfiprintf_r+0x44>
 801664c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801664e:	f7ff fe7b 	bl	8016348 <__retarget_lock_release_recursive>
 8016652:	e7f3      	b.n	801663c <_vfiprintf_r+0x44>
 8016654:	2300      	movs	r3, #0
 8016656:	9309      	str	r3, [sp, #36]	@ 0x24
 8016658:	2320      	movs	r3, #32
 801665a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801665e:	f8cd 800c 	str.w	r8, [sp, #12]
 8016662:	2330      	movs	r3, #48	@ 0x30
 8016664:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016814 <_vfiprintf_r+0x21c>
 8016668:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801666c:	f04f 0901 	mov.w	r9, #1
 8016670:	4623      	mov	r3, r4
 8016672:	469a      	mov	sl, r3
 8016674:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016678:	b10a      	cbz	r2, 801667e <_vfiprintf_r+0x86>
 801667a:	2a25      	cmp	r2, #37	@ 0x25
 801667c:	d1f9      	bne.n	8016672 <_vfiprintf_r+0x7a>
 801667e:	ebba 0b04 	subs.w	fp, sl, r4
 8016682:	d00b      	beq.n	801669c <_vfiprintf_r+0xa4>
 8016684:	465b      	mov	r3, fp
 8016686:	4622      	mov	r2, r4
 8016688:	4629      	mov	r1, r5
 801668a:	4630      	mov	r0, r6
 801668c:	f7ff ffa1 	bl	80165d2 <__sfputs_r>
 8016690:	3001      	adds	r0, #1
 8016692:	f000 80a7 	beq.w	80167e4 <_vfiprintf_r+0x1ec>
 8016696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016698:	445a      	add	r2, fp
 801669a:	9209      	str	r2, [sp, #36]	@ 0x24
 801669c:	f89a 3000 	ldrb.w	r3, [sl]
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	f000 809f 	beq.w	80167e4 <_vfiprintf_r+0x1ec>
 80166a6:	2300      	movs	r3, #0
 80166a8:	f04f 32ff 	mov.w	r2, #4294967295
 80166ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80166b0:	f10a 0a01 	add.w	sl, sl, #1
 80166b4:	9304      	str	r3, [sp, #16]
 80166b6:	9307      	str	r3, [sp, #28]
 80166b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80166bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80166be:	4654      	mov	r4, sl
 80166c0:	2205      	movs	r2, #5
 80166c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80166c6:	4853      	ldr	r0, [pc, #332]	@ (8016814 <_vfiprintf_r+0x21c>)
 80166c8:	f7e9 fe22 	bl	8000310 <memchr>
 80166cc:	9a04      	ldr	r2, [sp, #16]
 80166ce:	b9d8      	cbnz	r0, 8016708 <_vfiprintf_r+0x110>
 80166d0:	06d1      	lsls	r1, r2, #27
 80166d2:	bf44      	itt	mi
 80166d4:	2320      	movmi	r3, #32
 80166d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80166da:	0713      	lsls	r3, r2, #28
 80166dc:	bf44      	itt	mi
 80166de:	232b      	movmi	r3, #43	@ 0x2b
 80166e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80166e4:	f89a 3000 	ldrb.w	r3, [sl]
 80166e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80166ea:	d015      	beq.n	8016718 <_vfiprintf_r+0x120>
 80166ec:	9a07      	ldr	r2, [sp, #28]
 80166ee:	4654      	mov	r4, sl
 80166f0:	2000      	movs	r0, #0
 80166f2:	f04f 0c0a 	mov.w	ip, #10
 80166f6:	4621      	mov	r1, r4
 80166f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80166fc:	3b30      	subs	r3, #48	@ 0x30
 80166fe:	2b09      	cmp	r3, #9
 8016700:	d94b      	bls.n	801679a <_vfiprintf_r+0x1a2>
 8016702:	b1b0      	cbz	r0, 8016732 <_vfiprintf_r+0x13a>
 8016704:	9207      	str	r2, [sp, #28]
 8016706:	e014      	b.n	8016732 <_vfiprintf_r+0x13a>
 8016708:	eba0 0308 	sub.w	r3, r0, r8
 801670c:	fa09 f303 	lsl.w	r3, r9, r3
 8016710:	4313      	orrs	r3, r2
 8016712:	9304      	str	r3, [sp, #16]
 8016714:	46a2      	mov	sl, r4
 8016716:	e7d2      	b.n	80166be <_vfiprintf_r+0xc6>
 8016718:	9b03      	ldr	r3, [sp, #12]
 801671a:	1d19      	adds	r1, r3, #4
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	9103      	str	r1, [sp, #12]
 8016720:	2b00      	cmp	r3, #0
 8016722:	bfbb      	ittet	lt
 8016724:	425b      	neglt	r3, r3
 8016726:	f042 0202 	orrlt.w	r2, r2, #2
 801672a:	9307      	strge	r3, [sp, #28]
 801672c:	9307      	strlt	r3, [sp, #28]
 801672e:	bfb8      	it	lt
 8016730:	9204      	strlt	r2, [sp, #16]
 8016732:	7823      	ldrb	r3, [r4, #0]
 8016734:	2b2e      	cmp	r3, #46	@ 0x2e
 8016736:	d10a      	bne.n	801674e <_vfiprintf_r+0x156>
 8016738:	7863      	ldrb	r3, [r4, #1]
 801673a:	2b2a      	cmp	r3, #42	@ 0x2a
 801673c:	d132      	bne.n	80167a4 <_vfiprintf_r+0x1ac>
 801673e:	9b03      	ldr	r3, [sp, #12]
 8016740:	1d1a      	adds	r2, r3, #4
 8016742:	681b      	ldr	r3, [r3, #0]
 8016744:	9203      	str	r2, [sp, #12]
 8016746:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801674a:	3402      	adds	r4, #2
 801674c:	9305      	str	r3, [sp, #20]
 801674e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016824 <_vfiprintf_r+0x22c>
 8016752:	7821      	ldrb	r1, [r4, #0]
 8016754:	2203      	movs	r2, #3
 8016756:	4650      	mov	r0, sl
 8016758:	f7e9 fdda 	bl	8000310 <memchr>
 801675c:	b138      	cbz	r0, 801676e <_vfiprintf_r+0x176>
 801675e:	9b04      	ldr	r3, [sp, #16]
 8016760:	eba0 000a 	sub.w	r0, r0, sl
 8016764:	2240      	movs	r2, #64	@ 0x40
 8016766:	4082      	lsls	r2, r0
 8016768:	4313      	orrs	r3, r2
 801676a:	3401      	adds	r4, #1
 801676c:	9304      	str	r3, [sp, #16]
 801676e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016772:	4829      	ldr	r0, [pc, #164]	@ (8016818 <_vfiprintf_r+0x220>)
 8016774:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016778:	2206      	movs	r2, #6
 801677a:	f7e9 fdc9 	bl	8000310 <memchr>
 801677e:	2800      	cmp	r0, #0
 8016780:	d03f      	beq.n	8016802 <_vfiprintf_r+0x20a>
 8016782:	4b26      	ldr	r3, [pc, #152]	@ (801681c <_vfiprintf_r+0x224>)
 8016784:	bb1b      	cbnz	r3, 80167ce <_vfiprintf_r+0x1d6>
 8016786:	9b03      	ldr	r3, [sp, #12]
 8016788:	3307      	adds	r3, #7
 801678a:	f023 0307 	bic.w	r3, r3, #7
 801678e:	3308      	adds	r3, #8
 8016790:	9303      	str	r3, [sp, #12]
 8016792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016794:	443b      	add	r3, r7
 8016796:	9309      	str	r3, [sp, #36]	@ 0x24
 8016798:	e76a      	b.n	8016670 <_vfiprintf_r+0x78>
 801679a:	fb0c 3202 	mla	r2, ip, r2, r3
 801679e:	460c      	mov	r4, r1
 80167a0:	2001      	movs	r0, #1
 80167a2:	e7a8      	b.n	80166f6 <_vfiprintf_r+0xfe>
 80167a4:	2300      	movs	r3, #0
 80167a6:	3401      	adds	r4, #1
 80167a8:	9305      	str	r3, [sp, #20]
 80167aa:	4619      	mov	r1, r3
 80167ac:	f04f 0c0a 	mov.w	ip, #10
 80167b0:	4620      	mov	r0, r4
 80167b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80167b6:	3a30      	subs	r2, #48	@ 0x30
 80167b8:	2a09      	cmp	r2, #9
 80167ba:	d903      	bls.n	80167c4 <_vfiprintf_r+0x1cc>
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d0c6      	beq.n	801674e <_vfiprintf_r+0x156>
 80167c0:	9105      	str	r1, [sp, #20]
 80167c2:	e7c4      	b.n	801674e <_vfiprintf_r+0x156>
 80167c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80167c8:	4604      	mov	r4, r0
 80167ca:	2301      	movs	r3, #1
 80167cc:	e7f0      	b.n	80167b0 <_vfiprintf_r+0x1b8>
 80167ce:	ab03      	add	r3, sp, #12
 80167d0:	9300      	str	r3, [sp, #0]
 80167d2:	462a      	mov	r2, r5
 80167d4:	4b12      	ldr	r3, [pc, #72]	@ (8016820 <_vfiprintf_r+0x228>)
 80167d6:	a904      	add	r1, sp, #16
 80167d8:	4630      	mov	r0, r6
 80167da:	f3af 8000 	nop.w
 80167de:	4607      	mov	r7, r0
 80167e0:	1c78      	adds	r0, r7, #1
 80167e2:	d1d6      	bne.n	8016792 <_vfiprintf_r+0x19a>
 80167e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80167e6:	07d9      	lsls	r1, r3, #31
 80167e8:	d405      	bmi.n	80167f6 <_vfiprintf_r+0x1fe>
 80167ea:	89ab      	ldrh	r3, [r5, #12]
 80167ec:	059a      	lsls	r2, r3, #22
 80167ee:	d402      	bmi.n	80167f6 <_vfiprintf_r+0x1fe>
 80167f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80167f2:	f7ff fda9 	bl	8016348 <__retarget_lock_release_recursive>
 80167f6:	89ab      	ldrh	r3, [r5, #12]
 80167f8:	065b      	lsls	r3, r3, #25
 80167fa:	f53f af1f 	bmi.w	801663c <_vfiprintf_r+0x44>
 80167fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016800:	e71e      	b.n	8016640 <_vfiprintf_r+0x48>
 8016802:	ab03      	add	r3, sp, #12
 8016804:	9300      	str	r3, [sp, #0]
 8016806:	462a      	mov	r2, r5
 8016808:	4b05      	ldr	r3, [pc, #20]	@ (8016820 <_vfiprintf_r+0x228>)
 801680a:	a904      	add	r1, sp, #16
 801680c:	4630      	mov	r0, r6
 801680e:	f000 f879 	bl	8016904 <_printf_i>
 8016812:	e7e4      	b.n	80167de <_vfiprintf_r+0x1e6>
 8016814:	0801a2cd 	.word	0x0801a2cd
 8016818:	0801a2d7 	.word	0x0801a2d7
 801681c:	00000000 	.word	0x00000000
 8016820:	080165d3 	.word	0x080165d3
 8016824:	0801a2d3 	.word	0x0801a2d3

08016828 <_printf_common>:
 8016828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801682c:	4616      	mov	r6, r2
 801682e:	4698      	mov	r8, r3
 8016830:	688a      	ldr	r2, [r1, #8]
 8016832:	690b      	ldr	r3, [r1, #16]
 8016834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016838:	4293      	cmp	r3, r2
 801683a:	bfb8      	it	lt
 801683c:	4613      	movlt	r3, r2
 801683e:	6033      	str	r3, [r6, #0]
 8016840:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016844:	4607      	mov	r7, r0
 8016846:	460c      	mov	r4, r1
 8016848:	b10a      	cbz	r2, 801684e <_printf_common+0x26>
 801684a:	3301      	adds	r3, #1
 801684c:	6033      	str	r3, [r6, #0]
 801684e:	6823      	ldr	r3, [r4, #0]
 8016850:	0699      	lsls	r1, r3, #26
 8016852:	bf42      	ittt	mi
 8016854:	6833      	ldrmi	r3, [r6, #0]
 8016856:	3302      	addmi	r3, #2
 8016858:	6033      	strmi	r3, [r6, #0]
 801685a:	6825      	ldr	r5, [r4, #0]
 801685c:	f015 0506 	ands.w	r5, r5, #6
 8016860:	d106      	bne.n	8016870 <_printf_common+0x48>
 8016862:	f104 0a19 	add.w	sl, r4, #25
 8016866:	68e3      	ldr	r3, [r4, #12]
 8016868:	6832      	ldr	r2, [r6, #0]
 801686a:	1a9b      	subs	r3, r3, r2
 801686c:	42ab      	cmp	r3, r5
 801686e:	dc26      	bgt.n	80168be <_printf_common+0x96>
 8016870:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016874:	6822      	ldr	r2, [r4, #0]
 8016876:	3b00      	subs	r3, #0
 8016878:	bf18      	it	ne
 801687a:	2301      	movne	r3, #1
 801687c:	0692      	lsls	r2, r2, #26
 801687e:	d42b      	bmi.n	80168d8 <_printf_common+0xb0>
 8016880:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016884:	4641      	mov	r1, r8
 8016886:	4638      	mov	r0, r7
 8016888:	47c8      	blx	r9
 801688a:	3001      	adds	r0, #1
 801688c:	d01e      	beq.n	80168cc <_printf_common+0xa4>
 801688e:	6823      	ldr	r3, [r4, #0]
 8016890:	6922      	ldr	r2, [r4, #16]
 8016892:	f003 0306 	and.w	r3, r3, #6
 8016896:	2b04      	cmp	r3, #4
 8016898:	bf02      	ittt	eq
 801689a:	68e5      	ldreq	r5, [r4, #12]
 801689c:	6833      	ldreq	r3, [r6, #0]
 801689e:	1aed      	subeq	r5, r5, r3
 80168a0:	68a3      	ldr	r3, [r4, #8]
 80168a2:	bf0c      	ite	eq
 80168a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80168a8:	2500      	movne	r5, #0
 80168aa:	4293      	cmp	r3, r2
 80168ac:	bfc4      	itt	gt
 80168ae:	1a9b      	subgt	r3, r3, r2
 80168b0:	18ed      	addgt	r5, r5, r3
 80168b2:	2600      	movs	r6, #0
 80168b4:	341a      	adds	r4, #26
 80168b6:	42b5      	cmp	r5, r6
 80168b8:	d11a      	bne.n	80168f0 <_printf_common+0xc8>
 80168ba:	2000      	movs	r0, #0
 80168bc:	e008      	b.n	80168d0 <_printf_common+0xa8>
 80168be:	2301      	movs	r3, #1
 80168c0:	4652      	mov	r2, sl
 80168c2:	4641      	mov	r1, r8
 80168c4:	4638      	mov	r0, r7
 80168c6:	47c8      	blx	r9
 80168c8:	3001      	adds	r0, #1
 80168ca:	d103      	bne.n	80168d4 <_printf_common+0xac>
 80168cc:	f04f 30ff 	mov.w	r0, #4294967295
 80168d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80168d4:	3501      	adds	r5, #1
 80168d6:	e7c6      	b.n	8016866 <_printf_common+0x3e>
 80168d8:	18e1      	adds	r1, r4, r3
 80168da:	1c5a      	adds	r2, r3, #1
 80168dc:	2030      	movs	r0, #48	@ 0x30
 80168de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80168e2:	4422      	add	r2, r4
 80168e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80168e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80168ec:	3302      	adds	r3, #2
 80168ee:	e7c7      	b.n	8016880 <_printf_common+0x58>
 80168f0:	2301      	movs	r3, #1
 80168f2:	4622      	mov	r2, r4
 80168f4:	4641      	mov	r1, r8
 80168f6:	4638      	mov	r0, r7
 80168f8:	47c8      	blx	r9
 80168fa:	3001      	adds	r0, #1
 80168fc:	d0e6      	beq.n	80168cc <_printf_common+0xa4>
 80168fe:	3601      	adds	r6, #1
 8016900:	e7d9      	b.n	80168b6 <_printf_common+0x8e>
	...

08016904 <_printf_i>:
 8016904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016908:	7e0f      	ldrb	r7, [r1, #24]
 801690a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801690c:	2f78      	cmp	r7, #120	@ 0x78
 801690e:	4691      	mov	r9, r2
 8016910:	4680      	mov	r8, r0
 8016912:	460c      	mov	r4, r1
 8016914:	469a      	mov	sl, r3
 8016916:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801691a:	d807      	bhi.n	801692c <_printf_i+0x28>
 801691c:	2f62      	cmp	r7, #98	@ 0x62
 801691e:	d80a      	bhi.n	8016936 <_printf_i+0x32>
 8016920:	2f00      	cmp	r7, #0
 8016922:	f000 80d1 	beq.w	8016ac8 <_printf_i+0x1c4>
 8016926:	2f58      	cmp	r7, #88	@ 0x58
 8016928:	f000 80b8 	beq.w	8016a9c <_printf_i+0x198>
 801692c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016930:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016934:	e03a      	b.n	80169ac <_printf_i+0xa8>
 8016936:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801693a:	2b15      	cmp	r3, #21
 801693c:	d8f6      	bhi.n	801692c <_printf_i+0x28>
 801693e:	a101      	add	r1, pc, #4	@ (adr r1, 8016944 <_printf_i+0x40>)
 8016940:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016944:	0801699d 	.word	0x0801699d
 8016948:	080169b1 	.word	0x080169b1
 801694c:	0801692d 	.word	0x0801692d
 8016950:	0801692d 	.word	0x0801692d
 8016954:	0801692d 	.word	0x0801692d
 8016958:	0801692d 	.word	0x0801692d
 801695c:	080169b1 	.word	0x080169b1
 8016960:	0801692d 	.word	0x0801692d
 8016964:	0801692d 	.word	0x0801692d
 8016968:	0801692d 	.word	0x0801692d
 801696c:	0801692d 	.word	0x0801692d
 8016970:	08016aaf 	.word	0x08016aaf
 8016974:	080169db 	.word	0x080169db
 8016978:	08016a69 	.word	0x08016a69
 801697c:	0801692d 	.word	0x0801692d
 8016980:	0801692d 	.word	0x0801692d
 8016984:	08016ad1 	.word	0x08016ad1
 8016988:	0801692d 	.word	0x0801692d
 801698c:	080169db 	.word	0x080169db
 8016990:	0801692d 	.word	0x0801692d
 8016994:	0801692d 	.word	0x0801692d
 8016998:	08016a71 	.word	0x08016a71
 801699c:	6833      	ldr	r3, [r6, #0]
 801699e:	1d1a      	adds	r2, r3, #4
 80169a0:	681b      	ldr	r3, [r3, #0]
 80169a2:	6032      	str	r2, [r6, #0]
 80169a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80169a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80169ac:	2301      	movs	r3, #1
 80169ae:	e09c      	b.n	8016aea <_printf_i+0x1e6>
 80169b0:	6833      	ldr	r3, [r6, #0]
 80169b2:	6820      	ldr	r0, [r4, #0]
 80169b4:	1d19      	adds	r1, r3, #4
 80169b6:	6031      	str	r1, [r6, #0]
 80169b8:	0606      	lsls	r6, r0, #24
 80169ba:	d501      	bpl.n	80169c0 <_printf_i+0xbc>
 80169bc:	681d      	ldr	r5, [r3, #0]
 80169be:	e003      	b.n	80169c8 <_printf_i+0xc4>
 80169c0:	0645      	lsls	r5, r0, #25
 80169c2:	d5fb      	bpl.n	80169bc <_printf_i+0xb8>
 80169c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80169c8:	2d00      	cmp	r5, #0
 80169ca:	da03      	bge.n	80169d4 <_printf_i+0xd0>
 80169cc:	232d      	movs	r3, #45	@ 0x2d
 80169ce:	426d      	negs	r5, r5
 80169d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80169d4:	4858      	ldr	r0, [pc, #352]	@ (8016b38 <_printf_i+0x234>)
 80169d6:	230a      	movs	r3, #10
 80169d8:	e011      	b.n	80169fe <_printf_i+0xfa>
 80169da:	6821      	ldr	r1, [r4, #0]
 80169dc:	6833      	ldr	r3, [r6, #0]
 80169de:	0608      	lsls	r0, r1, #24
 80169e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80169e4:	d402      	bmi.n	80169ec <_printf_i+0xe8>
 80169e6:	0649      	lsls	r1, r1, #25
 80169e8:	bf48      	it	mi
 80169ea:	b2ad      	uxthmi	r5, r5
 80169ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80169ee:	4852      	ldr	r0, [pc, #328]	@ (8016b38 <_printf_i+0x234>)
 80169f0:	6033      	str	r3, [r6, #0]
 80169f2:	bf14      	ite	ne
 80169f4:	230a      	movne	r3, #10
 80169f6:	2308      	moveq	r3, #8
 80169f8:	2100      	movs	r1, #0
 80169fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80169fe:	6866      	ldr	r6, [r4, #4]
 8016a00:	60a6      	str	r6, [r4, #8]
 8016a02:	2e00      	cmp	r6, #0
 8016a04:	db05      	blt.n	8016a12 <_printf_i+0x10e>
 8016a06:	6821      	ldr	r1, [r4, #0]
 8016a08:	432e      	orrs	r6, r5
 8016a0a:	f021 0104 	bic.w	r1, r1, #4
 8016a0e:	6021      	str	r1, [r4, #0]
 8016a10:	d04b      	beq.n	8016aaa <_printf_i+0x1a6>
 8016a12:	4616      	mov	r6, r2
 8016a14:	fbb5 f1f3 	udiv	r1, r5, r3
 8016a18:	fb03 5711 	mls	r7, r3, r1, r5
 8016a1c:	5dc7      	ldrb	r7, [r0, r7]
 8016a1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016a22:	462f      	mov	r7, r5
 8016a24:	42bb      	cmp	r3, r7
 8016a26:	460d      	mov	r5, r1
 8016a28:	d9f4      	bls.n	8016a14 <_printf_i+0x110>
 8016a2a:	2b08      	cmp	r3, #8
 8016a2c:	d10b      	bne.n	8016a46 <_printf_i+0x142>
 8016a2e:	6823      	ldr	r3, [r4, #0]
 8016a30:	07df      	lsls	r7, r3, #31
 8016a32:	d508      	bpl.n	8016a46 <_printf_i+0x142>
 8016a34:	6923      	ldr	r3, [r4, #16]
 8016a36:	6861      	ldr	r1, [r4, #4]
 8016a38:	4299      	cmp	r1, r3
 8016a3a:	bfde      	ittt	le
 8016a3c:	2330      	movle	r3, #48	@ 0x30
 8016a3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016a42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016a46:	1b92      	subs	r2, r2, r6
 8016a48:	6122      	str	r2, [r4, #16]
 8016a4a:	f8cd a000 	str.w	sl, [sp]
 8016a4e:	464b      	mov	r3, r9
 8016a50:	aa03      	add	r2, sp, #12
 8016a52:	4621      	mov	r1, r4
 8016a54:	4640      	mov	r0, r8
 8016a56:	f7ff fee7 	bl	8016828 <_printf_common>
 8016a5a:	3001      	adds	r0, #1
 8016a5c:	d14a      	bne.n	8016af4 <_printf_i+0x1f0>
 8016a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8016a62:	b004      	add	sp, #16
 8016a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016a68:	6823      	ldr	r3, [r4, #0]
 8016a6a:	f043 0320 	orr.w	r3, r3, #32
 8016a6e:	6023      	str	r3, [r4, #0]
 8016a70:	4832      	ldr	r0, [pc, #200]	@ (8016b3c <_printf_i+0x238>)
 8016a72:	2778      	movs	r7, #120	@ 0x78
 8016a74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8016a78:	6823      	ldr	r3, [r4, #0]
 8016a7a:	6831      	ldr	r1, [r6, #0]
 8016a7c:	061f      	lsls	r7, r3, #24
 8016a7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8016a82:	d402      	bmi.n	8016a8a <_printf_i+0x186>
 8016a84:	065f      	lsls	r7, r3, #25
 8016a86:	bf48      	it	mi
 8016a88:	b2ad      	uxthmi	r5, r5
 8016a8a:	6031      	str	r1, [r6, #0]
 8016a8c:	07d9      	lsls	r1, r3, #31
 8016a8e:	bf44      	itt	mi
 8016a90:	f043 0320 	orrmi.w	r3, r3, #32
 8016a94:	6023      	strmi	r3, [r4, #0]
 8016a96:	b11d      	cbz	r5, 8016aa0 <_printf_i+0x19c>
 8016a98:	2310      	movs	r3, #16
 8016a9a:	e7ad      	b.n	80169f8 <_printf_i+0xf4>
 8016a9c:	4826      	ldr	r0, [pc, #152]	@ (8016b38 <_printf_i+0x234>)
 8016a9e:	e7e9      	b.n	8016a74 <_printf_i+0x170>
 8016aa0:	6823      	ldr	r3, [r4, #0]
 8016aa2:	f023 0320 	bic.w	r3, r3, #32
 8016aa6:	6023      	str	r3, [r4, #0]
 8016aa8:	e7f6      	b.n	8016a98 <_printf_i+0x194>
 8016aaa:	4616      	mov	r6, r2
 8016aac:	e7bd      	b.n	8016a2a <_printf_i+0x126>
 8016aae:	6833      	ldr	r3, [r6, #0]
 8016ab0:	6825      	ldr	r5, [r4, #0]
 8016ab2:	6961      	ldr	r1, [r4, #20]
 8016ab4:	1d18      	adds	r0, r3, #4
 8016ab6:	6030      	str	r0, [r6, #0]
 8016ab8:	062e      	lsls	r6, r5, #24
 8016aba:	681b      	ldr	r3, [r3, #0]
 8016abc:	d501      	bpl.n	8016ac2 <_printf_i+0x1be>
 8016abe:	6019      	str	r1, [r3, #0]
 8016ac0:	e002      	b.n	8016ac8 <_printf_i+0x1c4>
 8016ac2:	0668      	lsls	r0, r5, #25
 8016ac4:	d5fb      	bpl.n	8016abe <_printf_i+0x1ba>
 8016ac6:	8019      	strh	r1, [r3, #0]
 8016ac8:	2300      	movs	r3, #0
 8016aca:	6123      	str	r3, [r4, #16]
 8016acc:	4616      	mov	r6, r2
 8016ace:	e7bc      	b.n	8016a4a <_printf_i+0x146>
 8016ad0:	6833      	ldr	r3, [r6, #0]
 8016ad2:	1d1a      	adds	r2, r3, #4
 8016ad4:	6032      	str	r2, [r6, #0]
 8016ad6:	681e      	ldr	r6, [r3, #0]
 8016ad8:	6862      	ldr	r2, [r4, #4]
 8016ada:	2100      	movs	r1, #0
 8016adc:	4630      	mov	r0, r6
 8016ade:	f7e9 fc17 	bl	8000310 <memchr>
 8016ae2:	b108      	cbz	r0, 8016ae8 <_printf_i+0x1e4>
 8016ae4:	1b80      	subs	r0, r0, r6
 8016ae6:	6060      	str	r0, [r4, #4]
 8016ae8:	6863      	ldr	r3, [r4, #4]
 8016aea:	6123      	str	r3, [r4, #16]
 8016aec:	2300      	movs	r3, #0
 8016aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016af2:	e7aa      	b.n	8016a4a <_printf_i+0x146>
 8016af4:	6923      	ldr	r3, [r4, #16]
 8016af6:	4632      	mov	r2, r6
 8016af8:	4649      	mov	r1, r9
 8016afa:	4640      	mov	r0, r8
 8016afc:	47d0      	blx	sl
 8016afe:	3001      	adds	r0, #1
 8016b00:	d0ad      	beq.n	8016a5e <_printf_i+0x15a>
 8016b02:	6823      	ldr	r3, [r4, #0]
 8016b04:	079b      	lsls	r3, r3, #30
 8016b06:	d413      	bmi.n	8016b30 <_printf_i+0x22c>
 8016b08:	68e0      	ldr	r0, [r4, #12]
 8016b0a:	9b03      	ldr	r3, [sp, #12]
 8016b0c:	4298      	cmp	r0, r3
 8016b0e:	bfb8      	it	lt
 8016b10:	4618      	movlt	r0, r3
 8016b12:	e7a6      	b.n	8016a62 <_printf_i+0x15e>
 8016b14:	2301      	movs	r3, #1
 8016b16:	4632      	mov	r2, r6
 8016b18:	4649      	mov	r1, r9
 8016b1a:	4640      	mov	r0, r8
 8016b1c:	47d0      	blx	sl
 8016b1e:	3001      	adds	r0, #1
 8016b20:	d09d      	beq.n	8016a5e <_printf_i+0x15a>
 8016b22:	3501      	adds	r5, #1
 8016b24:	68e3      	ldr	r3, [r4, #12]
 8016b26:	9903      	ldr	r1, [sp, #12]
 8016b28:	1a5b      	subs	r3, r3, r1
 8016b2a:	42ab      	cmp	r3, r5
 8016b2c:	dcf2      	bgt.n	8016b14 <_printf_i+0x210>
 8016b2e:	e7eb      	b.n	8016b08 <_printf_i+0x204>
 8016b30:	2500      	movs	r5, #0
 8016b32:	f104 0619 	add.w	r6, r4, #25
 8016b36:	e7f5      	b.n	8016b24 <_printf_i+0x220>
 8016b38:	0801a2de 	.word	0x0801a2de
 8016b3c:	0801a2ef 	.word	0x0801a2ef

08016b40 <__sflush_r>:
 8016b40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b48:	0716      	lsls	r6, r2, #28
 8016b4a:	4605      	mov	r5, r0
 8016b4c:	460c      	mov	r4, r1
 8016b4e:	d454      	bmi.n	8016bfa <__sflush_r+0xba>
 8016b50:	684b      	ldr	r3, [r1, #4]
 8016b52:	2b00      	cmp	r3, #0
 8016b54:	dc02      	bgt.n	8016b5c <__sflush_r+0x1c>
 8016b56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016b58:	2b00      	cmp	r3, #0
 8016b5a:	dd48      	ble.n	8016bee <__sflush_r+0xae>
 8016b5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016b5e:	2e00      	cmp	r6, #0
 8016b60:	d045      	beq.n	8016bee <__sflush_r+0xae>
 8016b62:	2300      	movs	r3, #0
 8016b64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016b68:	682f      	ldr	r7, [r5, #0]
 8016b6a:	6a21      	ldr	r1, [r4, #32]
 8016b6c:	602b      	str	r3, [r5, #0]
 8016b6e:	d030      	beq.n	8016bd2 <__sflush_r+0x92>
 8016b70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8016b72:	89a3      	ldrh	r3, [r4, #12]
 8016b74:	0759      	lsls	r1, r3, #29
 8016b76:	d505      	bpl.n	8016b84 <__sflush_r+0x44>
 8016b78:	6863      	ldr	r3, [r4, #4]
 8016b7a:	1ad2      	subs	r2, r2, r3
 8016b7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8016b7e:	b10b      	cbz	r3, 8016b84 <__sflush_r+0x44>
 8016b80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8016b82:	1ad2      	subs	r2, r2, r3
 8016b84:	2300      	movs	r3, #0
 8016b86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016b88:	6a21      	ldr	r1, [r4, #32]
 8016b8a:	4628      	mov	r0, r5
 8016b8c:	47b0      	blx	r6
 8016b8e:	1c43      	adds	r3, r0, #1
 8016b90:	89a3      	ldrh	r3, [r4, #12]
 8016b92:	d106      	bne.n	8016ba2 <__sflush_r+0x62>
 8016b94:	6829      	ldr	r1, [r5, #0]
 8016b96:	291d      	cmp	r1, #29
 8016b98:	d82b      	bhi.n	8016bf2 <__sflush_r+0xb2>
 8016b9a:	4a2a      	ldr	r2, [pc, #168]	@ (8016c44 <__sflush_r+0x104>)
 8016b9c:	40ca      	lsrs	r2, r1
 8016b9e:	07d6      	lsls	r6, r2, #31
 8016ba0:	d527      	bpl.n	8016bf2 <__sflush_r+0xb2>
 8016ba2:	2200      	movs	r2, #0
 8016ba4:	6062      	str	r2, [r4, #4]
 8016ba6:	04d9      	lsls	r1, r3, #19
 8016ba8:	6922      	ldr	r2, [r4, #16]
 8016baa:	6022      	str	r2, [r4, #0]
 8016bac:	d504      	bpl.n	8016bb8 <__sflush_r+0x78>
 8016bae:	1c42      	adds	r2, r0, #1
 8016bb0:	d101      	bne.n	8016bb6 <__sflush_r+0x76>
 8016bb2:	682b      	ldr	r3, [r5, #0]
 8016bb4:	b903      	cbnz	r3, 8016bb8 <__sflush_r+0x78>
 8016bb6:	6560      	str	r0, [r4, #84]	@ 0x54
 8016bb8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016bba:	602f      	str	r7, [r5, #0]
 8016bbc:	b1b9      	cbz	r1, 8016bee <__sflush_r+0xae>
 8016bbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016bc2:	4299      	cmp	r1, r3
 8016bc4:	d002      	beq.n	8016bcc <__sflush_r+0x8c>
 8016bc6:	4628      	mov	r0, r5
 8016bc8:	f7ff fbec 	bl	80163a4 <_free_r>
 8016bcc:	2300      	movs	r3, #0
 8016bce:	6363      	str	r3, [r4, #52]	@ 0x34
 8016bd0:	e00d      	b.n	8016bee <__sflush_r+0xae>
 8016bd2:	2301      	movs	r3, #1
 8016bd4:	4628      	mov	r0, r5
 8016bd6:	47b0      	blx	r6
 8016bd8:	4602      	mov	r2, r0
 8016bda:	1c50      	adds	r0, r2, #1
 8016bdc:	d1c9      	bne.n	8016b72 <__sflush_r+0x32>
 8016bde:	682b      	ldr	r3, [r5, #0]
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d0c6      	beq.n	8016b72 <__sflush_r+0x32>
 8016be4:	2b1d      	cmp	r3, #29
 8016be6:	d001      	beq.n	8016bec <__sflush_r+0xac>
 8016be8:	2b16      	cmp	r3, #22
 8016bea:	d11e      	bne.n	8016c2a <__sflush_r+0xea>
 8016bec:	602f      	str	r7, [r5, #0]
 8016bee:	2000      	movs	r0, #0
 8016bf0:	e022      	b.n	8016c38 <__sflush_r+0xf8>
 8016bf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016bf6:	b21b      	sxth	r3, r3
 8016bf8:	e01b      	b.n	8016c32 <__sflush_r+0xf2>
 8016bfa:	690f      	ldr	r7, [r1, #16]
 8016bfc:	2f00      	cmp	r7, #0
 8016bfe:	d0f6      	beq.n	8016bee <__sflush_r+0xae>
 8016c00:	0793      	lsls	r3, r2, #30
 8016c02:	680e      	ldr	r6, [r1, #0]
 8016c04:	bf08      	it	eq
 8016c06:	694b      	ldreq	r3, [r1, #20]
 8016c08:	600f      	str	r7, [r1, #0]
 8016c0a:	bf18      	it	ne
 8016c0c:	2300      	movne	r3, #0
 8016c0e:	eba6 0807 	sub.w	r8, r6, r7
 8016c12:	608b      	str	r3, [r1, #8]
 8016c14:	f1b8 0f00 	cmp.w	r8, #0
 8016c18:	dde9      	ble.n	8016bee <__sflush_r+0xae>
 8016c1a:	6a21      	ldr	r1, [r4, #32]
 8016c1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016c1e:	4643      	mov	r3, r8
 8016c20:	463a      	mov	r2, r7
 8016c22:	4628      	mov	r0, r5
 8016c24:	47b0      	blx	r6
 8016c26:	2800      	cmp	r0, #0
 8016c28:	dc08      	bgt.n	8016c3c <__sflush_r+0xfc>
 8016c2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016c32:	81a3      	strh	r3, [r4, #12]
 8016c34:	f04f 30ff 	mov.w	r0, #4294967295
 8016c38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016c3c:	4407      	add	r7, r0
 8016c3e:	eba8 0800 	sub.w	r8, r8, r0
 8016c42:	e7e7      	b.n	8016c14 <__sflush_r+0xd4>
 8016c44:	20400001 	.word	0x20400001

08016c48 <_fflush_r>:
 8016c48:	b538      	push	{r3, r4, r5, lr}
 8016c4a:	690b      	ldr	r3, [r1, #16]
 8016c4c:	4605      	mov	r5, r0
 8016c4e:	460c      	mov	r4, r1
 8016c50:	b913      	cbnz	r3, 8016c58 <_fflush_r+0x10>
 8016c52:	2500      	movs	r5, #0
 8016c54:	4628      	mov	r0, r5
 8016c56:	bd38      	pop	{r3, r4, r5, pc}
 8016c58:	b118      	cbz	r0, 8016c62 <_fflush_r+0x1a>
 8016c5a:	6a03      	ldr	r3, [r0, #32]
 8016c5c:	b90b      	cbnz	r3, 8016c62 <_fflush_r+0x1a>
 8016c5e:	f7ff f9ff 	bl	8016060 <__sinit>
 8016c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c66:	2b00      	cmp	r3, #0
 8016c68:	d0f3      	beq.n	8016c52 <_fflush_r+0xa>
 8016c6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016c6c:	07d0      	lsls	r0, r2, #31
 8016c6e:	d404      	bmi.n	8016c7a <_fflush_r+0x32>
 8016c70:	0599      	lsls	r1, r3, #22
 8016c72:	d402      	bmi.n	8016c7a <_fflush_r+0x32>
 8016c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016c76:	f7ff fb66 	bl	8016346 <__retarget_lock_acquire_recursive>
 8016c7a:	4628      	mov	r0, r5
 8016c7c:	4621      	mov	r1, r4
 8016c7e:	f7ff ff5f 	bl	8016b40 <__sflush_r>
 8016c82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016c84:	07da      	lsls	r2, r3, #31
 8016c86:	4605      	mov	r5, r0
 8016c88:	d4e4      	bmi.n	8016c54 <_fflush_r+0xc>
 8016c8a:	89a3      	ldrh	r3, [r4, #12]
 8016c8c:	059b      	lsls	r3, r3, #22
 8016c8e:	d4e1      	bmi.n	8016c54 <_fflush_r+0xc>
 8016c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016c92:	f7ff fb59 	bl	8016348 <__retarget_lock_release_recursive>
 8016c96:	e7dd      	b.n	8016c54 <_fflush_r+0xc>

08016c98 <fiprintf>:
 8016c98:	b40e      	push	{r1, r2, r3}
 8016c9a:	b503      	push	{r0, r1, lr}
 8016c9c:	4601      	mov	r1, r0
 8016c9e:	ab03      	add	r3, sp, #12
 8016ca0:	4805      	ldr	r0, [pc, #20]	@ (8016cb8 <fiprintf+0x20>)
 8016ca2:	f853 2b04 	ldr.w	r2, [r3], #4
 8016ca6:	6800      	ldr	r0, [r0, #0]
 8016ca8:	9301      	str	r3, [sp, #4]
 8016caa:	f7ff fca5 	bl	80165f8 <_vfiprintf_r>
 8016cae:	b002      	add	sp, #8
 8016cb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8016cb4:	b003      	add	sp, #12
 8016cb6:	4770      	bx	lr
 8016cb8:	24000040 	.word	0x24000040

08016cbc <__swbuf_r>:
 8016cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016cbe:	460e      	mov	r6, r1
 8016cc0:	4614      	mov	r4, r2
 8016cc2:	4605      	mov	r5, r0
 8016cc4:	b118      	cbz	r0, 8016cce <__swbuf_r+0x12>
 8016cc6:	6a03      	ldr	r3, [r0, #32]
 8016cc8:	b90b      	cbnz	r3, 8016cce <__swbuf_r+0x12>
 8016cca:	f7ff f9c9 	bl	8016060 <__sinit>
 8016cce:	69a3      	ldr	r3, [r4, #24]
 8016cd0:	60a3      	str	r3, [r4, #8]
 8016cd2:	89a3      	ldrh	r3, [r4, #12]
 8016cd4:	071a      	lsls	r2, r3, #28
 8016cd6:	d501      	bpl.n	8016cdc <__swbuf_r+0x20>
 8016cd8:	6923      	ldr	r3, [r4, #16]
 8016cda:	b943      	cbnz	r3, 8016cee <__swbuf_r+0x32>
 8016cdc:	4621      	mov	r1, r4
 8016cde:	4628      	mov	r0, r5
 8016ce0:	f000 f82a 	bl	8016d38 <__swsetup_r>
 8016ce4:	b118      	cbz	r0, 8016cee <__swbuf_r+0x32>
 8016ce6:	f04f 37ff 	mov.w	r7, #4294967295
 8016cea:	4638      	mov	r0, r7
 8016cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016cee:	6823      	ldr	r3, [r4, #0]
 8016cf0:	6922      	ldr	r2, [r4, #16]
 8016cf2:	1a98      	subs	r0, r3, r2
 8016cf4:	6963      	ldr	r3, [r4, #20]
 8016cf6:	b2f6      	uxtb	r6, r6
 8016cf8:	4283      	cmp	r3, r0
 8016cfa:	4637      	mov	r7, r6
 8016cfc:	dc05      	bgt.n	8016d0a <__swbuf_r+0x4e>
 8016cfe:	4621      	mov	r1, r4
 8016d00:	4628      	mov	r0, r5
 8016d02:	f7ff ffa1 	bl	8016c48 <_fflush_r>
 8016d06:	2800      	cmp	r0, #0
 8016d08:	d1ed      	bne.n	8016ce6 <__swbuf_r+0x2a>
 8016d0a:	68a3      	ldr	r3, [r4, #8]
 8016d0c:	3b01      	subs	r3, #1
 8016d0e:	60a3      	str	r3, [r4, #8]
 8016d10:	6823      	ldr	r3, [r4, #0]
 8016d12:	1c5a      	adds	r2, r3, #1
 8016d14:	6022      	str	r2, [r4, #0]
 8016d16:	701e      	strb	r6, [r3, #0]
 8016d18:	6962      	ldr	r2, [r4, #20]
 8016d1a:	1c43      	adds	r3, r0, #1
 8016d1c:	429a      	cmp	r2, r3
 8016d1e:	d004      	beq.n	8016d2a <__swbuf_r+0x6e>
 8016d20:	89a3      	ldrh	r3, [r4, #12]
 8016d22:	07db      	lsls	r3, r3, #31
 8016d24:	d5e1      	bpl.n	8016cea <__swbuf_r+0x2e>
 8016d26:	2e0a      	cmp	r6, #10
 8016d28:	d1df      	bne.n	8016cea <__swbuf_r+0x2e>
 8016d2a:	4621      	mov	r1, r4
 8016d2c:	4628      	mov	r0, r5
 8016d2e:	f7ff ff8b 	bl	8016c48 <_fflush_r>
 8016d32:	2800      	cmp	r0, #0
 8016d34:	d0d9      	beq.n	8016cea <__swbuf_r+0x2e>
 8016d36:	e7d6      	b.n	8016ce6 <__swbuf_r+0x2a>

08016d38 <__swsetup_r>:
 8016d38:	b538      	push	{r3, r4, r5, lr}
 8016d3a:	4b29      	ldr	r3, [pc, #164]	@ (8016de0 <__swsetup_r+0xa8>)
 8016d3c:	4605      	mov	r5, r0
 8016d3e:	6818      	ldr	r0, [r3, #0]
 8016d40:	460c      	mov	r4, r1
 8016d42:	b118      	cbz	r0, 8016d4c <__swsetup_r+0x14>
 8016d44:	6a03      	ldr	r3, [r0, #32]
 8016d46:	b90b      	cbnz	r3, 8016d4c <__swsetup_r+0x14>
 8016d48:	f7ff f98a 	bl	8016060 <__sinit>
 8016d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016d50:	0719      	lsls	r1, r3, #28
 8016d52:	d422      	bmi.n	8016d9a <__swsetup_r+0x62>
 8016d54:	06da      	lsls	r2, r3, #27
 8016d56:	d407      	bmi.n	8016d68 <__swsetup_r+0x30>
 8016d58:	2209      	movs	r2, #9
 8016d5a:	602a      	str	r2, [r5, #0]
 8016d5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016d60:	81a3      	strh	r3, [r4, #12]
 8016d62:	f04f 30ff 	mov.w	r0, #4294967295
 8016d66:	e033      	b.n	8016dd0 <__swsetup_r+0x98>
 8016d68:	0758      	lsls	r0, r3, #29
 8016d6a:	d512      	bpl.n	8016d92 <__swsetup_r+0x5a>
 8016d6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016d6e:	b141      	cbz	r1, 8016d82 <__swsetup_r+0x4a>
 8016d70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016d74:	4299      	cmp	r1, r3
 8016d76:	d002      	beq.n	8016d7e <__swsetup_r+0x46>
 8016d78:	4628      	mov	r0, r5
 8016d7a:	f7ff fb13 	bl	80163a4 <_free_r>
 8016d7e:	2300      	movs	r3, #0
 8016d80:	6363      	str	r3, [r4, #52]	@ 0x34
 8016d82:	89a3      	ldrh	r3, [r4, #12]
 8016d84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8016d88:	81a3      	strh	r3, [r4, #12]
 8016d8a:	2300      	movs	r3, #0
 8016d8c:	6063      	str	r3, [r4, #4]
 8016d8e:	6923      	ldr	r3, [r4, #16]
 8016d90:	6023      	str	r3, [r4, #0]
 8016d92:	89a3      	ldrh	r3, [r4, #12]
 8016d94:	f043 0308 	orr.w	r3, r3, #8
 8016d98:	81a3      	strh	r3, [r4, #12]
 8016d9a:	6923      	ldr	r3, [r4, #16]
 8016d9c:	b94b      	cbnz	r3, 8016db2 <__swsetup_r+0x7a>
 8016d9e:	89a3      	ldrh	r3, [r4, #12]
 8016da0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016da8:	d003      	beq.n	8016db2 <__swsetup_r+0x7a>
 8016daa:	4621      	mov	r1, r4
 8016dac:	4628      	mov	r0, r5
 8016dae:	f000 f856 	bl	8016e5e <__smakebuf_r>
 8016db2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016db6:	f013 0201 	ands.w	r2, r3, #1
 8016dba:	d00a      	beq.n	8016dd2 <__swsetup_r+0x9a>
 8016dbc:	2200      	movs	r2, #0
 8016dbe:	60a2      	str	r2, [r4, #8]
 8016dc0:	6962      	ldr	r2, [r4, #20]
 8016dc2:	4252      	negs	r2, r2
 8016dc4:	61a2      	str	r2, [r4, #24]
 8016dc6:	6922      	ldr	r2, [r4, #16]
 8016dc8:	b942      	cbnz	r2, 8016ddc <__swsetup_r+0xa4>
 8016dca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016dce:	d1c5      	bne.n	8016d5c <__swsetup_r+0x24>
 8016dd0:	bd38      	pop	{r3, r4, r5, pc}
 8016dd2:	0799      	lsls	r1, r3, #30
 8016dd4:	bf58      	it	pl
 8016dd6:	6962      	ldrpl	r2, [r4, #20]
 8016dd8:	60a2      	str	r2, [r4, #8]
 8016dda:	e7f4      	b.n	8016dc6 <__swsetup_r+0x8e>
 8016ddc:	2000      	movs	r0, #0
 8016dde:	e7f7      	b.n	8016dd0 <__swsetup_r+0x98>
 8016de0:	24000040 	.word	0x24000040

08016de4 <_sbrk_r>:
 8016de4:	b538      	push	{r3, r4, r5, lr}
 8016de6:	4d06      	ldr	r5, [pc, #24]	@ (8016e00 <_sbrk_r+0x1c>)
 8016de8:	2300      	movs	r3, #0
 8016dea:	4604      	mov	r4, r0
 8016dec:	4608      	mov	r0, r1
 8016dee:	602b      	str	r3, [r5, #0]
 8016df0:	f7ea fa7a 	bl	80012e8 <_sbrk>
 8016df4:	1c43      	adds	r3, r0, #1
 8016df6:	d102      	bne.n	8016dfe <_sbrk_r+0x1a>
 8016df8:	682b      	ldr	r3, [r5, #0]
 8016dfa:	b103      	cbz	r3, 8016dfe <_sbrk_r+0x1a>
 8016dfc:	6023      	str	r3, [r4, #0]
 8016dfe:	bd38      	pop	{r3, r4, r5, pc}
 8016e00:	2400cc68 	.word	0x2400cc68

08016e04 <abort>:
 8016e04:	b508      	push	{r3, lr}
 8016e06:	2006      	movs	r0, #6
 8016e08:	f000 f88e 	bl	8016f28 <raise>
 8016e0c:	2001      	movs	r0, #1
 8016e0e:	f7ea f9f3 	bl	80011f8 <_exit>

08016e12 <__swhatbuf_r>:
 8016e12:	b570      	push	{r4, r5, r6, lr}
 8016e14:	460c      	mov	r4, r1
 8016e16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016e1a:	2900      	cmp	r1, #0
 8016e1c:	b096      	sub	sp, #88	@ 0x58
 8016e1e:	4615      	mov	r5, r2
 8016e20:	461e      	mov	r6, r3
 8016e22:	da0d      	bge.n	8016e40 <__swhatbuf_r+0x2e>
 8016e24:	89a3      	ldrh	r3, [r4, #12]
 8016e26:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016e2a:	f04f 0100 	mov.w	r1, #0
 8016e2e:	bf14      	ite	ne
 8016e30:	2340      	movne	r3, #64	@ 0x40
 8016e32:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016e36:	2000      	movs	r0, #0
 8016e38:	6031      	str	r1, [r6, #0]
 8016e3a:	602b      	str	r3, [r5, #0]
 8016e3c:	b016      	add	sp, #88	@ 0x58
 8016e3e:	bd70      	pop	{r4, r5, r6, pc}
 8016e40:	466a      	mov	r2, sp
 8016e42:	f000 f879 	bl	8016f38 <_fstat_r>
 8016e46:	2800      	cmp	r0, #0
 8016e48:	dbec      	blt.n	8016e24 <__swhatbuf_r+0x12>
 8016e4a:	9901      	ldr	r1, [sp, #4]
 8016e4c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016e50:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8016e54:	4259      	negs	r1, r3
 8016e56:	4159      	adcs	r1, r3
 8016e58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016e5c:	e7eb      	b.n	8016e36 <__swhatbuf_r+0x24>

08016e5e <__smakebuf_r>:
 8016e5e:	898b      	ldrh	r3, [r1, #12]
 8016e60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016e62:	079d      	lsls	r5, r3, #30
 8016e64:	4606      	mov	r6, r0
 8016e66:	460c      	mov	r4, r1
 8016e68:	d507      	bpl.n	8016e7a <__smakebuf_r+0x1c>
 8016e6a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016e6e:	6023      	str	r3, [r4, #0]
 8016e70:	6123      	str	r3, [r4, #16]
 8016e72:	2301      	movs	r3, #1
 8016e74:	6163      	str	r3, [r4, #20]
 8016e76:	b003      	add	sp, #12
 8016e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016e7a:	ab01      	add	r3, sp, #4
 8016e7c:	466a      	mov	r2, sp
 8016e7e:	f7ff ffc8 	bl	8016e12 <__swhatbuf_r>
 8016e82:	9f00      	ldr	r7, [sp, #0]
 8016e84:	4605      	mov	r5, r0
 8016e86:	4639      	mov	r1, r7
 8016e88:	4630      	mov	r0, r6
 8016e8a:	f7ff faff 	bl	801648c <_malloc_r>
 8016e8e:	b948      	cbnz	r0, 8016ea4 <__smakebuf_r+0x46>
 8016e90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e94:	059a      	lsls	r2, r3, #22
 8016e96:	d4ee      	bmi.n	8016e76 <__smakebuf_r+0x18>
 8016e98:	f023 0303 	bic.w	r3, r3, #3
 8016e9c:	f043 0302 	orr.w	r3, r3, #2
 8016ea0:	81a3      	strh	r3, [r4, #12]
 8016ea2:	e7e2      	b.n	8016e6a <__smakebuf_r+0xc>
 8016ea4:	89a3      	ldrh	r3, [r4, #12]
 8016ea6:	6020      	str	r0, [r4, #0]
 8016ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016eac:	81a3      	strh	r3, [r4, #12]
 8016eae:	9b01      	ldr	r3, [sp, #4]
 8016eb0:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016eb4:	b15b      	cbz	r3, 8016ece <__smakebuf_r+0x70>
 8016eb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016eba:	4630      	mov	r0, r6
 8016ebc:	f000 f84e 	bl	8016f5c <_isatty_r>
 8016ec0:	b128      	cbz	r0, 8016ece <__smakebuf_r+0x70>
 8016ec2:	89a3      	ldrh	r3, [r4, #12]
 8016ec4:	f023 0303 	bic.w	r3, r3, #3
 8016ec8:	f043 0301 	orr.w	r3, r3, #1
 8016ecc:	81a3      	strh	r3, [r4, #12]
 8016ece:	89a3      	ldrh	r3, [r4, #12]
 8016ed0:	431d      	orrs	r5, r3
 8016ed2:	81a5      	strh	r5, [r4, #12]
 8016ed4:	e7cf      	b.n	8016e76 <__smakebuf_r+0x18>

08016ed6 <_raise_r>:
 8016ed6:	291f      	cmp	r1, #31
 8016ed8:	b538      	push	{r3, r4, r5, lr}
 8016eda:	4605      	mov	r5, r0
 8016edc:	460c      	mov	r4, r1
 8016ede:	d904      	bls.n	8016eea <_raise_r+0x14>
 8016ee0:	2316      	movs	r3, #22
 8016ee2:	6003      	str	r3, [r0, #0]
 8016ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8016ee8:	bd38      	pop	{r3, r4, r5, pc}
 8016eea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016eec:	b112      	cbz	r2, 8016ef4 <_raise_r+0x1e>
 8016eee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016ef2:	b94b      	cbnz	r3, 8016f08 <_raise_r+0x32>
 8016ef4:	4628      	mov	r0, r5
 8016ef6:	f000 f853 	bl	8016fa0 <_getpid_r>
 8016efa:	4622      	mov	r2, r4
 8016efc:	4601      	mov	r1, r0
 8016efe:	4628      	mov	r0, r5
 8016f00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016f04:	f000 b83a 	b.w	8016f7c <_kill_r>
 8016f08:	2b01      	cmp	r3, #1
 8016f0a:	d00a      	beq.n	8016f22 <_raise_r+0x4c>
 8016f0c:	1c59      	adds	r1, r3, #1
 8016f0e:	d103      	bne.n	8016f18 <_raise_r+0x42>
 8016f10:	2316      	movs	r3, #22
 8016f12:	6003      	str	r3, [r0, #0]
 8016f14:	2001      	movs	r0, #1
 8016f16:	e7e7      	b.n	8016ee8 <_raise_r+0x12>
 8016f18:	2100      	movs	r1, #0
 8016f1a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016f1e:	4620      	mov	r0, r4
 8016f20:	4798      	blx	r3
 8016f22:	2000      	movs	r0, #0
 8016f24:	e7e0      	b.n	8016ee8 <_raise_r+0x12>
	...

08016f28 <raise>:
 8016f28:	4b02      	ldr	r3, [pc, #8]	@ (8016f34 <raise+0xc>)
 8016f2a:	4601      	mov	r1, r0
 8016f2c:	6818      	ldr	r0, [r3, #0]
 8016f2e:	f7ff bfd2 	b.w	8016ed6 <_raise_r>
 8016f32:	bf00      	nop
 8016f34:	24000040 	.word	0x24000040

08016f38 <_fstat_r>:
 8016f38:	b538      	push	{r3, r4, r5, lr}
 8016f3a:	4d07      	ldr	r5, [pc, #28]	@ (8016f58 <_fstat_r+0x20>)
 8016f3c:	2300      	movs	r3, #0
 8016f3e:	4604      	mov	r4, r0
 8016f40:	4608      	mov	r0, r1
 8016f42:	4611      	mov	r1, r2
 8016f44:	602b      	str	r3, [r5, #0]
 8016f46:	f7ea f9a7 	bl	8001298 <_fstat>
 8016f4a:	1c43      	adds	r3, r0, #1
 8016f4c:	d102      	bne.n	8016f54 <_fstat_r+0x1c>
 8016f4e:	682b      	ldr	r3, [r5, #0]
 8016f50:	b103      	cbz	r3, 8016f54 <_fstat_r+0x1c>
 8016f52:	6023      	str	r3, [r4, #0]
 8016f54:	bd38      	pop	{r3, r4, r5, pc}
 8016f56:	bf00      	nop
 8016f58:	2400cc68 	.word	0x2400cc68

08016f5c <_isatty_r>:
 8016f5c:	b538      	push	{r3, r4, r5, lr}
 8016f5e:	4d06      	ldr	r5, [pc, #24]	@ (8016f78 <_isatty_r+0x1c>)
 8016f60:	2300      	movs	r3, #0
 8016f62:	4604      	mov	r4, r0
 8016f64:	4608      	mov	r0, r1
 8016f66:	602b      	str	r3, [r5, #0]
 8016f68:	f7ea f9a6 	bl	80012b8 <_isatty>
 8016f6c:	1c43      	adds	r3, r0, #1
 8016f6e:	d102      	bne.n	8016f76 <_isatty_r+0x1a>
 8016f70:	682b      	ldr	r3, [r5, #0]
 8016f72:	b103      	cbz	r3, 8016f76 <_isatty_r+0x1a>
 8016f74:	6023      	str	r3, [r4, #0]
 8016f76:	bd38      	pop	{r3, r4, r5, pc}
 8016f78:	2400cc68 	.word	0x2400cc68

08016f7c <_kill_r>:
 8016f7c:	b538      	push	{r3, r4, r5, lr}
 8016f7e:	4d07      	ldr	r5, [pc, #28]	@ (8016f9c <_kill_r+0x20>)
 8016f80:	2300      	movs	r3, #0
 8016f82:	4604      	mov	r4, r0
 8016f84:	4608      	mov	r0, r1
 8016f86:	4611      	mov	r1, r2
 8016f88:	602b      	str	r3, [r5, #0]
 8016f8a:	f7ea f923 	bl	80011d4 <_kill>
 8016f8e:	1c43      	adds	r3, r0, #1
 8016f90:	d102      	bne.n	8016f98 <_kill_r+0x1c>
 8016f92:	682b      	ldr	r3, [r5, #0]
 8016f94:	b103      	cbz	r3, 8016f98 <_kill_r+0x1c>
 8016f96:	6023      	str	r3, [r4, #0]
 8016f98:	bd38      	pop	{r3, r4, r5, pc}
 8016f9a:	bf00      	nop
 8016f9c:	2400cc68 	.word	0x2400cc68

08016fa0 <_getpid_r>:
 8016fa0:	f7ea b910 	b.w	80011c4 <_getpid>

08016fa4 <checkint>:
 8016fa4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016fa8:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 8016fac:	429a      	cmp	r2, r3
 8016fae:	b570      	push	{r4, r5, r6, lr}
 8016fb0:	dd2a      	ble.n	8017008 <checkint+0x64>
 8016fb2:	f240 4333 	movw	r3, #1075	@ 0x433
 8016fb6:	429a      	cmp	r2, r3
 8016fb8:	dc24      	bgt.n	8017004 <checkint+0x60>
 8016fba:	1a9b      	subs	r3, r3, r2
 8016fbc:	f1a3 0620 	sub.w	r6, r3, #32
 8016fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8016fc4:	fa02 f403 	lsl.w	r4, r2, r3
 8016fc8:	fa02 f606 	lsl.w	r6, r2, r6
 8016fcc:	f1c3 0520 	rsb	r5, r3, #32
 8016fd0:	fa22 f505 	lsr.w	r5, r2, r5
 8016fd4:	4334      	orrs	r4, r6
 8016fd6:	432c      	orrs	r4, r5
 8016fd8:	409a      	lsls	r2, r3
 8016fda:	ea20 0202 	bic.w	r2, r0, r2
 8016fde:	ea21 0404 	bic.w	r4, r1, r4
 8016fe2:	4322      	orrs	r2, r4
 8016fe4:	f1a3 0420 	sub.w	r4, r3, #32
 8016fe8:	f1c3 0220 	rsb	r2, r3, #32
 8016fec:	d10c      	bne.n	8017008 <checkint+0x64>
 8016fee:	40d8      	lsrs	r0, r3
 8016ff0:	fa01 f302 	lsl.w	r3, r1, r2
 8016ff4:	4318      	orrs	r0, r3
 8016ff6:	40e1      	lsrs	r1, r4
 8016ff8:	4308      	orrs	r0, r1
 8016ffa:	f000 0001 	and.w	r0, r0, #1
 8016ffe:	f1d0 0002 	rsbs	r0, r0, #2
 8017002:	bd70      	pop	{r4, r5, r6, pc}
 8017004:	2002      	movs	r0, #2
 8017006:	e7fc      	b.n	8017002 <checkint+0x5e>
 8017008:	2000      	movs	r0, #0
 801700a:	e7fa      	b.n	8017002 <checkint+0x5e>
 801700c:	0000      	movs	r0, r0
	...

08017010 <pow>:
 8017010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017014:	ee10 4a90 	vmov	r4, s1
 8017018:	ed2d 8b0a 	vpush	{d8-d12}
 801701c:	ea4f 5814 	mov.w	r8, r4, lsr #20
 8017020:	ee11 aa90 	vmov	sl, s3
 8017024:	f108 32ff 	add.w	r2, r8, #4294967295
 8017028:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 801702c:	429a      	cmp	r2, r3
 801702e:	ee10 5a10 	vmov	r5, s0
 8017032:	ee11 0a10 	vmov	r0, s2
 8017036:	b087      	sub	sp, #28
 8017038:	46c4      	mov	ip, r8
 801703a:	ea4f 561a 	mov.w	r6, sl, lsr #20
 801703e:	d806      	bhi.n	801704e <pow+0x3e>
 8017040:	f3c6 030a 	ubfx	r3, r6, #0, #11
 8017044:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 8017048:	2b7f      	cmp	r3, #127	@ 0x7f
 801704a:	f240 8157 	bls.w	80172fc <pow+0x2ec>
 801704e:	1802      	adds	r2, r0, r0
 8017050:	eb4a 010a 	adc.w	r1, sl, sl
 8017054:	f06f 0b01 	mvn.w	fp, #1
 8017058:	1e57      	subs	r7, r2, #1
 801705a:	f141 33ff 	adc.w	r3, r1, #4294967295
 801705e:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 8017062:	45bb      	cmp	fp, r7
 8017064:	eb7e 0303 	sbcs.w	r3, lr, r3
 8017068:	d242      	bcs.n	80170f0 <pow+0xe0>
 801706a:	ea52 0301 	orrs.w	r3, r2, r1
 801706e:	f04f 0300 	mov.w	r3, #0
 8017072:	d10c      	bne.n	801708e <pow+0x7e>
 8017074:	196d      	adds	r5, r5, r5
 8017076:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 801707a:	4164      	adcs	r4, r4
 801707c:	42ab      	cmp	r3, r5
 801707e:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8017082:	41a3      	sbcs	r3, r4
 8017084:	f0c0 808f 	bcc.w	80171a6 <pow+0x196>
 8017088:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801708c:	e02b      	b.n	80170e6 <pow+0xd6>
 801708e:	4ed4      	ldr	r6, [pc, #848]	@ (80173e0 <pow+0x3d0>)
 8017090:	42b4      	cmp	r4, r6
 8017092:	bf08      	it	eq
 8017094:	429d      	cmpeq	r5, r3
 8017096:	d109      	bne.n	80170ac <pow+0x9c>
 8017098:	1800      	adds	r0, r0, r0
 801709a:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 801709e:	eb4a 0a0a 	adc.w	sl, sl, sl
 80170a2:	4283      	cmp	r3, r0
 80170a4:	4bcf      	ldr	r3, [pc, #828]	@ (80173e4 <pow+0x3d4>)
 80170a6:	eb73 030a 	sbcs.w	r3, r3, sl
 80170aa:	e7eb      	b.n	8017084 <pow+0x74>
 80170ac:	196d      	adds	r5, r5, r5
 80170ae:	48ce      	ldr	r0, [pc, #824]	@ (80173e8 <pow+0x3d8>)
 80170b0:	4164      	adcs	r4, r4
 80170b2:	42ab      	cmp	r3, r5
 80170b4:	eb70 0604 	sbcs.w	r6, r0, r4
 80170b8:	d375      	bcc.n	80171a6 <pow+0x196>
 80170ba:	4281      	cmp	r1, r0
 80170bc:	bf08      	it	eq
 80170be:	429a      	cmpeq	r2, r3
 80170c0:	d171      	bne.n	80171a6 <pow+0x196>
 80170c2:	4aca      	ldr	r2, [pc, #808]	@ (80173ec <pow+0x3dc>)
 80170c4:	4294      	cmp	r4, r2
 80170c6:	bf08      	it	eq
 80170c8:	429d      	cmpeq	r5, r3
 80170ca:	d0dd      	beq.n	8017088 <pow+0x78>
 80170cc:	4294      	cmp	r4, r2
 80170ce:	ea6f 0a0a 	mvn.w	sl, sl
 80170d2:	bf34      	ite	cc
 80170d4:	2400      	movcc	r4, #0
 80170d6:	2401      	movcs	r4, #1
 80170d8:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 80170dc:	4554      	cmp	r4, sl
 80170de:	f040 81dc 	bne.w	801749a <pow+0x48a>
 80170e2:	ee21 0b01 	vmul.f64	d0, d1, d1
 80170e6:	b007      	add	sp, #28
 80170e8:	ecbd 8b0a 	vpop	{d8-d12}
 80170ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80170f0:	196f      	adds	r7, r5, r5
 80170f2:	eb44 0904 	adc.w	r9, r4, r4
 80170f6:	1e7a      	subs	r2, r7, #1
 80170f8:	f169 0300 	sbc.w	r3, r9, #0
 80170fc:	4593      	cmp	fp, r2
 80170fe:	eb7e 0303 	sbcs.w	r3, lr, r3
 8017102:	d225      	bcs.n	8017150 <pow+0x140>
 8017104:	ee20 0b00 	vmul.f64	d0, d0, d0
 8017108:	2c00      	cmp	r4, #0
 801710a:	da13      	bge.n	8017134 <pow+0x124>
 801710c:	4651      	mov	r1, sl
 801710e:	f7ff ff49 	bl	8016fa4 <checkint>
 8017112:	2801      	cmp	r0, #1
 8017114:	d10e      	bne.n	8017134 <pow+0x124>
 8017116:	eeb1 0b40 	vneg.f64	d0, d0
 801711a:	ea57 0909 	orrs.w	r9, r7, r9
 801711e:	d10b      	bne.n	8017138 <pow+0x128>
 8017120:	f1ba 0f00 	cmp.w	sl, #0
 8017124:	dadf      	bge.n	80170e6 <pow+0xd6>
 8017126:	b007      	add	sp, #28
 8017128:	ecbd 8b0a 	vpop	{d8-d12}
 801712c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017130:	f000 b9ee 	b.w	8017510 <__math_divzero>
 8017134:	2000      	movs	r0, #0
 8017136:	e7f0      	b.n	801711a <pow+0x10a>
 8017138:	f1ba 0f00 	cmp.w	sl, #0
 801713c:	dad3      	bge.n	80170e6 <pow+0xd6>
 801713e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8017142:	ee86 7b00 	vdiv.f64	d7, d6, d0
 8017146:	ed8d 7b00 	vstr	d7, [sp]
 801714a:	ed9d 0b00 	vldr	d0, [sp]
 801714e:	e7ca      	b.n	80170e6 <pow+0xd6>
 8017150:	2c00      	cmp	r4, #0
 8017152:	da2b      	bge.n	80171ac <pow+0x19c>
 8017154:	4651      	mov	r1, sl
 8017156:	f7ff ff25 	bl	8016fa4 <checkint>
 801715a:	b930      	cbnz	r0, 801716a <pow+0x15a>
 801715c:	b007      	add	sp, #28
 801715e:	ecbd 8b0a 	vpop	{d8-d12}
 8017162:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017166:	f000 b9eb 	b.w	8017540 <__math_invalid>
 801716a:	1e41      	subs	r1, r0, #1
 801716c:	4248      	negs	r0, r1
 801716e:	4148      	adcs	r0, r1
 8017170:	0480      	lsls	r0, r0, #18
 8017172:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8017176:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 801717a:	f3c6 020a 	ubfx	r2, r6, #0, #11
 801717e:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 8017182:	2b7f      	cmp	r3, #127	@ 0x7f
 8017184:	d92d      	bls.n	80171e2 <pow+0x1d2>
 8017186:	4b96      	ldr	r3, [pc, #600]	@ (80173e0 <pow+0x3d0>)
 8017188:	2000      	movs	r0, #0
 801718a:	429c      	cmp	r4, r3
 801718c:	bf08      	it	eq
 801718e:	4285      	cmpeq	r5, r0
 8017190:	f43f af7a 	beq.w	8017088 <pow+0x78>
 8017194:	f240 31bd 	movw	r1, #957	@ 0x3bd
 8017198:	428a      	cmp	r2, r1
 801719a:	d80c      	bhi.n	80171b6 <pow+0x1a6>
 801719c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80171a0:	42a8      	cmp	r0, r5
 80171a2:	41a3      	sbcs	r3, r4
 80171a4:	d204      	bcs.n	80171b0 <pow+0x1a0>
 80171a6:	ee31 0b00 	vadd.f64	d0, d1, d0
 80171aa:	e79c      	b.n	80170e6 <pow+0xd6>
 80171ac:	2000      	movs	r0, #0
 80171ae:	e7e4      	b.n	801717a <pow+0x16a>
 80171b0:	ee30 0b41 	vsub.f64	d0, d0, d1
 80171b4:	e797      	b.n	80170e6 <pow+0xd6>
 80171b6:	2d01      	cmp	r5, #1
 80171b8:	eb74 0303 	sbcs.w	r3, r4, r3
 80171bc:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80171c0:	bf34      	ite	cc
 80171c2:	2301      	movcc	r3, #1
 80171c4:	2300      	movcs	r3, #0
 80171c6:	4296      	cmp	r6, r2
 80171c8:	bf8c      	ite	hi
 80171ca:	2600      	movhi	r6, #0
 80171cc:	2601      	movls	r6, #1
 80171ce:	42b3      	cmp	r3, r6
 80171d0:	f000 809c 	beq.w	801730c <pow+0x2fc>
 80171d4:	b007      	add	sp, #28
 80171d6:	ecbd 8b0a 	vpop	{d8-d12}
 80171da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80171de:	f000 b98f 	b.w	8017500 <__math_oflow>
 80171e2:	f1bc 0f00 	cmp.w	ip, #0
 80171e6:	d10a      	bne.n	80171fe <pow+0x1ee>
 80171e8:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 80173d0 <pow+0x3c0>
 80171ec:	ee20 7b07 	vmul.f64	d7, d0, d7
 80171f0:	ec53 2b17 	vmov	r2, r3, d7
 80171f4:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 80171f8:	4615      	mov	r5, r2
 80171fa:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 80171fe:	4a7c      	ldr	r2, [pc, #496]	@ (80173f0 <pow+0x3e0>)
 8017200:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8017204:	4422      	add	r2, r4
 8017206:	1513      	asrs	r3, r2, #20
 8017208:	ee03 3a10 	vmov	s6, r3
 801720c:	4b79      	ldr	r3, [pc, #484]	@ (80173f4 <pow+0x3e4>)
 801720e:	f3c2 3146 	ubfx	r1, r2, #13, #7
 8017212:	f36f 0213 	bfc	r2, #0, #20
 8017216:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 801721a:	1aa7      	subs	r7, r4, r2
 801721c:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 8017220:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 8017224:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 8017228:	1e2e      	subs	r6, r5, #0
 801722a:	ec47 6b14 	vmov	d4, r6, r7
 801722e:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 8017232:	eea4 6b05 	vfma.f64	d6, d4, d5
 8017236:	ed93 5b00 	vldr	d5, [r3]
 801723a:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 801723e:	eea3 2b05 	vfma.f64	d2, d3, d5
 8017242:	ed93 5b02 	vldr	d5, [r3, #8]
 8017246:	ee36 4b02 	vadd.f64	d4, d6, d2
 801724a:	ee32 2b44 	vsub.f64	d2, d2, d4
 801724e:	eea3 7b05 	vfma.f64	d7, d3, d5
 8017252:	ed93 5b04 	vldr	d5, [r3, #16]
 8017256:	ee32 2b06 	vadd.f64	d2, d2, d6
 801725a:	ee37 7b02 	vadd.f64	d7, d7, d2
 801725e:	ee26 5b05 	vmul.f64	d5, d6, d5
 8017262:	ee26 0b05 	vmul.f64	d0, d6, d5
 8017266:	ee34 8b00 	vadd.f64	d8, d4, d0
 801726a:	eeb0 9b40 	vmov.f64	d9, d0
 801726e:	ee34 4b48 	vsub.f64	d4, d4, d8
 8017272:	ee96 9b05 	vfnms.f64	d9, d6, d5
 8017276:	ee34 ab00 	vadd.f64	d10, d4, d0
 801727a:	ed93 5b06 	vldr	d5, [r3, #24]
 801727e:	ee26 bb00 	vmul.f64	d11, d6, d0
 8017282:	ee37 7b09 	vadd.f64	d7, d7, d9
 8017286:	ed93 4b08 	vldr	d4, [r3, #32]
 801728a:	ee37 7b0a 	vadd.f64	d7, d7, d10
 801728e:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 8017292:	eea6 5b04 	vfma.f64	d5, d6, d4
 8017296:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 801729a:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 801729e:	eea6 4b03 	vfma.f64	d4, d6, d3
 80172a2:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 80172a6:	eea6 3b0c 	vfma.f64	d3, d6, d12
 80172aa:	eea0 4b03 	vfma.f64	d4, d0, d3
 80172ae:	eea0 5b04 	vfma.f64	d5, d0, d4
 80172b2:	eeab 7b05 	vfma.f64	d7, d11, d5
 80172b6:	ee38 4b07 	vadd.f64	d4, d8, d7
 80172ba:	ee21 6b04 	vmul.f64	d6, d1, d4
 80172be:	ee16 3a90 	vmov	r3, s13
 80172c2:	eeb0 5b46 	vmov.f64	d5, d6
 80172c6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80172ca:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 80172ce:	18b2      	adds	r2, r6, r2
 80172d0:	2a3e      	cmp	r2, #62	@ 0x3e
 80172d2:	ee91 5b04 	vfnms.f64	d5, d1, d4
 80172d6:	ee38 8b44 	vsub.f64	d8, d8, d4
 80172da:	ee38 8b07 	vadd.f64	d8, d8, d7
 80172de:	eea1 5b08 	vfma.f64	d5, d1, d8
 80172e2:	d91b      	bls.n	801731c <pow+0x30c>
 80172e4:	2a00      	cmp	r2, #0
 80172e6:	da0b      	bge.n	8017300 <pow+0x2f0>
 80172e8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80172ec:	ee36 0b00 	vadd.f64	d0, d6, d0
 80172f0:	2800      	cmp	r0, #0
 80172f2:	f43f aef8 	beq.w	80170e6 <pow+0xd6>
 80172f6:	eeb1 0b40 	vneg.f64	d0, d0
 80172fa:	e6f4      	b.n	80170e6 <pow+0xd6>
 80172fc:	2000      	movs	r0, #0
 80172fe:	e77e      	b.n	80171fe <pow+0x1ee>
 8017300:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 8017304:	d909      	bls.n	801731a <pow+0x30a>
 8017306:	2b00      	cmp	r3, #0
 8017308:	f6bf af64 	bge.w	80171d4 <pow+0x1c4>
 801730c:	b007      	add	sp, #28
 801730e:	ecbd 8b0a 	vpop	{d8-d12}
 8017312:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017316:	f000 b8eb 	b.w	80174f0 <__math_uflow>
 801731a:	2600      	movs	r6, #0
 801731c:	4936      	ldr	r1, [pc, #216]	@ (80173f8 <pow+0x3e8>)
 801731e:	ed91 4b02 	vldr	d4, [r1, #8]
 8017322:	ed91 3b00 	vldr	d3, [r1]
 8017326:	eeb0 7b44 	vmov.f64	d7, d4
 801732a:	eea6 7b03 	vfma.f64	d7, d6, d3
 801732e:	ee17 5a10 	vmov	r5, s14
 8017332:	ee37 7b44 	vsub.f64	d7, d7, d4
 8017336:	ed91 4b04 	vldr	d4, [r1, #16]
 801733a:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 801733e:	eea7 6b04 	vfma.f64	d6, d7, d4
 8017342:	ed91 4b06 	vldr	d4, [r1, #24]
 8017346:	18dc      	adds	r4, r3, r3
 8017348:	f104 030f 	add.w	r3, r4, #15
 801734c:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8017350:	eea7 6b04 	vfma.f64	d6, d7, d4
 8017354:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 8017358:	ee35 5b06 	vadd.f64	d5, d5, d6
 801735c:	ee25 6b05 	vmul.f64	d6, d5, d5
 8017360:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 8017364:	ed91 4b08 	vldr	d4, [r1, #32]
 8017368:	ee35 7b07 	vadd.f64	d7, d5, d7
 801736c:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8017370:	eea5 4b03 	vfma.f64	d4, d5, d3
 8017374:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 8017378:	eea6 7b04 	vfma.f64	d7, d6, d4
 801737c:	ee26 6b06 	vmul.f64	d6, d6, d6
 8017380:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 8017384:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 8017388:	f8d2 e004 	ldr.w	lr, [r2, #4]
 801738c:	eea5 4b03 	vfma.f64	d4, d5, d3
 8017390:	1940      	adds	r0, r0, r5
 8017392:	2700      	movs	r7, #0
 8017394:	eb17 020c 	adds.w	r2, r7, ip
 8017398:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 801739c:	eea6 7b04 	vfma.f64	d7, d6, d4
 80173a0:	2e00      	cmp	r6, #0
 80173a2:	d175      	bne.n	8017490 <pow+0x480>
 80173a4:	42bd      	cmp	r5, r7
 80173a6:	db29      	blt.n	80173fc <pow+0x3ec>
 80173a8:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 80173ac:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 80173b0:	4610      	mov	r0, r2
 80173b2:	ec41 0b10 	vmov	d0, r0, r1
 80173b6:	eea7 0b00 	vfma.f64	d0, d7, d0
 80173ba:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 80173d8 <pow+0x3c8>
 80173be:	ee20 0b07 	vmul.f64	d0, d0, d7
 80173c2:	b007      	add	sp, #28
 80173c4:	ecbd 8b0a 	vpop	{d8-d12}
 80173c8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173cc:	f000 b8d0 	b.w	8017570 <__math_check_oflow>
 80173d0:	00000000 	.word	0x00000000
 80173d4:	43300000 	.word	0x43300000
 80173d8:	00000000 	.word	0x00000000
 80173dc:	7f000000 	.word	0x7f000000
 80173e0:	3ff00000 	.word	0x3ff00000
 80173e4:	fff00000 	.word	0xfff00000
 80173e8:	ffe00000 	.word	0xffe00000
 80173ec:	7fe00000 	.word	0x7fe00000
 80173f0:	c0196aab 	.word	0xc0196aab
 80173f4:	0801a300 	.word	0x0801a300
 80173f8:	0801b348 	.word	0x0801b348
 80173fc:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8017400:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 8017404:	4610      	mov	r0, r2
 8017406:	ec41 0b15 	vmov	d5, r0, r1
 801740a:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 801740e:	ee27 6b05 	vmul.f64	d6, d7, d5
 8017412:	ee35 7b06 	vadd.f64	d7, d5, d6
 8017416:	eeb0 4bc7 	vabs.f64	d4, d7
 801741a:	eeb4 4bc3 	vcmpe.f64	d4, d3
 801741e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017422:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 80174a0 <pow+0x490>
 8017426:	d52a      	bpl.n	801747e <pow+0x46e>
 8017428:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801742c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8017430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017434:	ee35 5b06 	vadd.f64	d5, d5, d6
 8017438:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 801743c:	bf58      	it	pl
 801743e:	eeb0 4b43 	vmovpl.f64	d4, d3
 8017442:	ee37 3b04 	vadd.f64	d3, d7, d4
 8017446:	ee34 6b43 	vsub.f64	d6, d4, d3
 801744a:	ee36 6b07 	vadd.f64	d6, d6, d7
 801744e:	ee36 6b05 	vadd.f64	d6, d6, d5
 8017452:	ee36 6b03 	vadd.f64	d6, d6, d3
 8017456:	ee36 7b44 	vsub.f64	d7, d6, d4
 801745a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801745e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017462:	d104      	bne.n	801746e <pow+0x45e>
 8017464:	4632      	mov	r2, r6
 8017466:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 801746a:	ec43 2b17 	vmov	d7, r2, r3
 801746e:	ed8d 0b02 	vstr	d0, [sp, #8]
 8017472:	ed9d 6b02 	vldr	d6, [sp, #8]
 8017476:	ee26 6b00 	vmul.f64	d6, d6, d0
 801747a:	ed8d 6b04 	vstr	d6, [sp, #16]
 801747e:	ee27 0b00 	vmul.f64	d0, d7, d0
 8017482:	b007      	add	sp, #28
 8017484:	ecbd 8b0a 	vpop	{d8-d12}
 8017488:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801748c:	f000 b867 	b.w	801755e <__math_check_uflow>
 8017490:	ec43 2b10 	vmov	d0, r2, r3
 8017494:	eea7 0b00 	vfma.f64	d0, d7, d0
 8017498:	e625      	b.n	80170e6 <pow+0xd6>
 801749a:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 80174a8 <pow+0x498>
 801749e:	e622      	b.n	80170e6 <pow+0xd6>
 80174a0:	00000000 	.word	0x00000000
 80174a4:	00100000 	.word	0x00100000
	...

080174b0 <with_errno>:
 80174b0:	b510      	push	{r4, lr}
 80174b2:	ed2d 8b02 	vpush	{d8}
 80174b6:	eeb0 8b40 	vmov.f64	d8, d0
 80174ba:	4604      	mov	r4, r0
 80174bc:	f7fe ff18 	bl	80162f0 <__errno>
 80174c0:	eeb0 0b48 	vmov.f64	d0, d8
 80174c4:	ecbd 8b02 	vpop	{d8}
 80174c8:	6004      	str	r4, [r0, #0]
 80174ca:	bd10      	pop	{r4, pc}

080174cc <xflow>:
 80174cc:	b082      	sub	sp, #8
 80174ce:	b158      	cbz	r0, 80174e8 <xflow+0x1c>
 80174d0:	eeb1 7b40 	vneg.f64	d7, d0
 80174d4:	ed8d 7b00 	vstr	d7, [sp]
 80174d8:	ed9d 7b00 	vldr	d7, [sp]
 80174dc:	2022      	movs	r0, #34	@ 0x22
 80174de:	ee20 0b07 	vmul.f64	d0, d0, d7
 80174e2:	b002      	add	sp, #8
 80174e4:	f7ff bfe4 	b.w	80174b0 <with_errno>
 80174e8:	eeb0 7b40 	vmov.f64	d7, d0
 80174ec:	e7f2      	b.n	80174d4 <xflow+0x8>
	...

080174f0 <__math_uflow>:
 80174f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80174f8 <__math_uflow+0x8>
 80174f4:	f7ff bfea 	b.w	80174cc <xflow>
 80174f8:	00000000 	.word	0x00000000
 80174fc:	10000000 	.word	0x10000000

08017500 <__math_oflow>:
 8017500:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017508 <__math_oflow+0x8>
 8017504:	f7ff bfe2 	b.w	80174cc <xflow>
 8017508:	00000000 	.word	0x00000000
 801750c:	70000000 	.word	0x70000000

08017510 <__math_divzero>:
 8017510:	b082      	sub	sp, #8
 8017512:	2800      	cmp	r0, #0
 8017514:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8017518:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801751c:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8017520:	ed8d 7b00 	vstr	d7, [sp]
 8017524:	ed9d 0b00 	vldr	d0, [sp]
 8017528:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8017538 <__math_divzero+0x28>
 801752c:	2022      	movs	r0, #34	@ 0x22
 801752e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 8017532:	b002      	add	sp, #8
 8017534:	f7ff bfbc 	b.w	80174b0 <with_errno>
	...

08017540 <__math_invalid>:
 8017540:	eeb0 7b40 	vmov.f64	d7, d0
 8017544:	eeb4 7b47 	vcmp.f64	d7, d7
 8017548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801754c:	ee30 6b40 	vsub.f64	d6, d0, d0
 8017550:	ee86 0b06 	vdiv.f64	d0, d6, d6
 8017554:	d602      	bvs.n	801755c <__math_invalid+0x1c>
 8017556:	2021      	movs	r0, #33	@ 0x21
 8017558:	f7ff bfaa 	b.w	80174b0 <with_errno>
 801755c:	4770      	bx	lr

0801755e <__math_check_uflow>:
 801755e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8017562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017566:	d102      	bne.n	801756e <__math_check_uflow+0x10>
 8017568:	2022      	movs	r0, #34	@ 0x22
 801756a:	f7ff bfa1 	b.w	80174b0 <with_errno>
 801756e:	4770      	bx	lr

08017570 <__math_check_oflow>:
 8017570:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8017590 <__math_check_oflow+0x20>
 8017574:	eeb0 7bc0 	vabs.f64	d7, d0
 8017578:	eeb4 7b46 	vcmp.f64	d7, d6
 801757c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017580:	dd02      	ble.n	8017588 <__math_check_oflow+0x18>
 8017582:	2022      	movs	r0, #34	@ 0x22
 8017584:	f7ff bf94 	b.w	80174b0 <with_errno>
 8017588:	4770      	bx	lr
 801758a:	bf00      	nop
 801758c:	f3af 8000 	nop.w
 8017590:	ffffffff 	.word	0xffffffff
 8017594:	7fefffff 	.word	0x7fefffff

08017598 <_init>:
 8017598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801759a:	bf00      	nop
 801759c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801759e:	bc08      	pop	{r3}
 80175a0:	469e      	mov	lr, r3
 80175a2:	4770      	bx	lr

080175a4 <_fini>:
 80175a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175a6:	bf00      	nop
 80175a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80175aa:	bc08      	pop	{r3}
 80175ac:	469e      	mov	lr, r3
 80175ae:	4770      	bx	lr
