{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697750836981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697750836988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 14:27:16 2023 " "Processing started: Thu Oct 19 14:27:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697750836988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750836988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2_4 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2_4 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750836988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697750837284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697750837285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combined_parts.v 1 1 " "Found 1 design units, including 1 entities, in source file combined_parts.v" { { "Info" "ISGN_ENTITY_NAME" "1 combined_parts " "Found entity 1: combined_parts" {  } { { "combined_parts.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/combined_parts.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750843689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750843689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 part2.sv(13) " "Verilog HDL Expression warning at part2.sv(13): truncated literal to match 15 bits" {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697750843690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 1 1 " "Found 1 design units, including 1 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697750843690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750843690 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "write part2.sv(1) " "Verilog HDL error at part2.sv(1): object \"write\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697750843693 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "read_ready part2.sv(2) " "Verilog HDL Module Declaration error at part2.sv(2): top module port \"read_ready\" is not found in the port list" {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1697750843694 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "write_ready part2.sv(2) " "Verilog HDL Module Declaration error at part2.sv(2): top module port \"write_ready\" is not found in the port list" {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1697750843694 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "write part2.sv(11) " "Verilog HDL error at part2.sv(11): object \"write\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab3/task2.4/part2.sv" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1697750843694 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697750843776 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 14:27:23 2023 " "Processing ended: Thu Oct 19 14:27:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697750843776 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697750843776 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697750843776 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697750843776 ""}
