<stg><name>prove_25</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="1" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="4" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="9" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="11" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %challenge_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %challenge)

]]></Node>
<StgValue><ssdm name="challenge_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %proof_seed1_offset1_s = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %proof_seed1_offset1)

]]></Node>
<StgValue><ssdm name="proof_seed1_offset1_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="15" op_0_bw="8">
<![CDATA[
:2  %zext_ln724 = zext i8 %proof_seed1_offset1_s to i15

]]></Node>
<StgValue><ssdm name="zext_ln724"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="8">
<![CDATA[
:3  %zext_ln692 = zext i8 %proof_seed1_offset1_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln692"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:4  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %proof_seed1_offset1_s, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="12">
<![CDATA[
:5  %zext_ln720 = zext i12 %tmp to i13

]]></Node>
<StgValue><ssdm name="zext_ln720"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="12">
<![CDATA[
:6  %zext_ln720_1 = zext i12 %tmp to i15

]]></Node>
<StgValue><ssdm name="zext_ln720_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:7  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %proof_seed1_offset1_s, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="10">
<![CDATA[
:8  %zext_ln724_1 = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln724_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %mul_ln724 = mul i15 %zext_ln724, 75

]]></Node>
<StgValue><ssdm name="mul_ln724"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:10  %tmp_16 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %proof_seed1_offset1_s, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="13">
<![CDATA[
:11  %zext_ln692_1 = zext i13 %tmp_16 to i14

]]></Node>
<StgValue><ssdm name="zext_ln692_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %sub_ln692 = sub i11 %zext_ln724_1, %zext_ln692

]]></Node>
<StgValue><ssdm name="sub_ln692"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="11">
<![CDATA[
:13  %sext_ln692 = sext i11 %sub_ln692 to i12

]]></Node>
<StgValue><ssdm name="sext_ln692"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:14  %tmp_17 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %proof_seed1_offset1_s, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="14">
<![CDATA[
:15  %zext_ln692_2 = zext i14 %tmp_17 to i15

]]></Node>
<StgValue><ssdm name="zext_ln692_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %sub_ln692_1 = sub i15 %zext_ln692_2, %zext_ln720_1

]]></Node>
<StgValue><ssdm name="sub_ln692_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %add_ln695 = add i15 %sub_ln692_1, 16

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %add_ln703 = add i11 %sub_ln692, 2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
:19  %tmp_27_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln703, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:20  %tmp_29_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln703, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:21  %icmp_ln689 = icmp eq i2 %challenge_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln689"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %icmp_ln689, label %.preheader10.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln689"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln697 = icmp eq i2 %challenge_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln697"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln697, label %.preheader7.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln697"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln699"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4:0  %loop_4 = phi i5 [ %loop_14, %6 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="loop_4"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %icmp_ln707 = icmp eq i5 %loop_4, -16

]]></Node>
<StgValue><ssdm name="icmp_ln707"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %loop_14 = add i5 %loop_4, 1

]]></Node>
<StgValue><ssdm name="loop_14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln707, label %.preheader2.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="5">
<![CDATA[
:0  %zext_ln708 = zext i5 %loop_4 to i15

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln708_1 = add i15 %tmp_27_cast, %zext_ln708

]]></Node>
<StgValue><ssdm name="add_ln708_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="15">
<![CDATA[
:6  %zext_ln708_3 = zext i15 %add_ln708_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln708_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seeds_seed_addr_3 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %zext_ln708_3

]]></Node>
<StgValue><ssdm name="seeds_seed_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_3 = load i8* %seeds_seed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln707" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln710"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="5">
<![CDATA[
:1  %zext_ln708_1 = zext i5 %loop_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln708_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln708 = add i13 %zext_ln720, %zext_ln708_1

]]></Node>
<StgValue><ssdm name="add_ln708"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln708_2 = zext i13 %add_ln708 to i64

]]></Node>
<StgValue><ssdm name="zext_ln708_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_seed1_addr_2 = getelementptr [3504 x i8]* %proof_0_seed1, i64 0, i64 %zext_ln708_2

]]></Node>
<StgValue><ssdm name="proof_0_seed1_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_3 = load i8* %seeds_seed_addr_3, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:9  store i8 %seeds_seed_load_3, i8* %proof_0_seed1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln707"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %loop_5 = phi i5 [ %loop_17, %7 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="loop_5"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln710 = icmp eq i5 %loop_5, -16

]]></Node>
<StgValue><ssdm name="icmp_ln710"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %loop_17 = add i5 %loop_5, 1

]]></Node>
<StgValue><ssdm name="loop_17"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln710, label %.loopexit6.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln710"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="5">
<![CDATA[
:0  %zext_ln711 = zext i5 %loop_5 to i15

]]></Node>
<StgValue><ssdm name="zext_ln711"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln711_1 = add i15 %sub_ln692_1, %zext_ln711

]]></Node>
<StgValue><ssdm name="add_ln711_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="15">
<![CDATA[
:6  %sext_ln711 = sext i15 %add_ln711_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln711"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seeds_seed_addr_5 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln711

]]></Node>
<StgValue><ssdm name="seeds_seed_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_5 = load i8* %seeds_seed_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.loopexit6.loopexit:0  br label %.loopexit6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0  %loop_3 = phi i5 [ %loop_16, %5 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="loop_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %icmp_ln702 = icmp eq i5 %loop_3, -16

]]></Node>
<StgValue><ssdm name="icmp_ln702"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %loop_16 = add i5 %loop_3, 1

]]></Node>
<StgValue><ssdm name="loop_16"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln702, label %.loopexit6.loopexit19, label %5

]]></Node>
<StgValue><ssdm name="br_ln702"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="5">
<![CDATA[
:0  %zext_ln703 = zext i5 %loop_3 to i15

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln703_2 = add i15 %tmp_27_cast, %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="15">
<![CDATA[
:6  %zext_ln703_3 = zext i15 %add_ln703_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln703_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seeds_seed_addr_4 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %zext_ln703_3

]]></Node>
<StgValue><ssdm name="seeds_seed_addr_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_4 = load i8* %seeds_seed_addr_4, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_4"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.loopexit6.loopexit19:0  br label %.loopexit6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.loopexit6:0  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader8:0  %loop_1 = phi i5 [ %loop_15, %2 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="loop_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:1  %icmp_ln694 = icmp eq i5 %loop_1, -16

]]></Node>
<StgValue><ssdm name="icmp_ln694"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:3  %loop_15 = add i5 %loop_1, 1

]]></Node>
<StgValue><ssdm name="loop_15"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln694, label %.loopexit9.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln694"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="5">
<![CDATA[
:0  %zext_ln695 = zext i5 %loop_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln695"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln695_2 = add i15 %add_ln695, %zext_ln695

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="15">
<![CDATA[
:6  %sext_ln695 = sext i15 %add_ln695_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln695"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seeds_seed_addr_1 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln695

]]></Node>
<StgValue><ssdm name="seeds_seed_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_2 = load i8* %seeds_seed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.loopexit9.loopexit:0  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="2">
<![CDATA[
.loopexit9:0  %zext_ln717 = zext i2 %challenge_read to i3

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit9:1  %add_ln717 = add i3 %zext_ln717, -1

]]></Node>
<StgValue><ssdm name="add_ln717"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit9:2  %tmp_18 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln717, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit9:3  %icmp_ln717 = icmp eq i2 %tmp_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln717"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit9:4  br i1 %icmp_ln717, label %.preheader1.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln717"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln689" val="1"/>
<literal name="icmp_ln694" val="1"/>
<literal name="icmp_ln717" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="1"/>
<literal name="icmp_ln702" val="1"/>
<literal name="icmp_ln717" val="1"/>
</and_exp><and_exp><literal name="icmp_ln689" val="0"/>
<literal name="icmp_ln697" val="0"/>
<literal name="icmp_ln710" val="1"/>
<literal name="icmp_ln717" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="5">
<![CDATA[
:1  %zext_ln711_1 = zext i5 %loop_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln711_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln711 = add i13 %zext_ln720, %zext_ln711_1

]]></Node>
<StgValue><ssdm name="add_ln711"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln711_2 = zext i13 %add_ln711 to i64

]]></Node>
<StgValue><ssdm name="zext_ln711_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_seed2_addr_2 = getelementptr [3504 x i8]* %proof_0_seed2, i64 0, i64 %zext_ln711_2

]]></Node>
<StgValue><ssdm name="proof_0_seed2_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_5 = load i8* %seeds_seed_addr_5, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_5"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:9  store i8 %seeds_seed_load_5, i8* %proof_0_seed2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln711"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln710"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7:0  %loop_2 = phi i5 [ %loop_13, %4 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="loop_2"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:1  %icmp_ln699 = icmp eq i5 %loop_2, -16

]]></Node>
<StgValue><ssdm name="icmp_ln699"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:3  %loop_13 = add i5 %loop_2, 1

]]></Node>
<StgValue><ssdm name="loop_13"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %icmp_ln699, label %.preheader5.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln699"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="5">
<![CDATA[
:0  %zext_ln700 = zext i5 %loop_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln700_1 = add i15 %add_ln695, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="15">
<![CDATA[
:6  %sext_ln700 = sext i15 %add_ln700_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seeds_seed_addr_2 = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln700

]]></Node>
<StgValue><ssdm name="seeds_seed_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_1 = load i8* %seeds_seed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_1"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln699" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln702"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="5">
<![CDATA[
:1  %zext_ln700_1 = zext i5 %loop_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln700 = add i13 %zext_ln720, %zext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln700_2 = zext i13 %add_ln700 to i64

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_seed1_addr_1 = getelementptr [3504 x i8]* %proof_0_seed1, i64 0, i64 %zext_ln700_2

]]></Node>
<StgValue><ssdm name="proof_0_seed1_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_1 = load i8* %seeds_seed_addr_2, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:9  store i8 %seeds_seed_load_1, i8* %proof_0_seed1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln700"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln699"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="5">
<![CDATA[
:1  %zext_ln703_1 = zext i5 %loop_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln703_1 = add i13 %zext_ln720, %zext_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln703_2 = zext i13 %add_ln703_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_seed2_addr_1 = getelementptr [3504 x i8]* %proof_0_seed2, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="proof_0_seed2_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_4 = load i8* %seeds_seed_addr_4, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_4"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:9  store i8 %seeds_seed_load_4, i8* %proof_0_seed2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln702"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10:0  %loop_0 = phi i5 [ %loop, %1 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:1  %icmp_ln691 = icmp eq i5 %loop_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln691"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:3  %loop = add i5 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:4  br i1 %icmp_ln691, label %.preheader8.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="5">
<![CDATA[
:0  %zext_ln692_3 = zext i5 %loop_0 to i15

]]></Node>
<StgValue><ssdm name="zext_ln692_3"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %add_ln692_1 = add i15 %sub_ln692_1, %zext_ln692_3

]]></Node>
<StgValue><ssdm name="add_ln692_1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="15">
<![CDATA[
:6  %sext_ln692_1 = sext i15 %add_ln692_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln692_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %seeds_seed_addr = getelementptr [10512 x i8]* %seeds_seed, i64 0, i64 %sext_ln692_1

]]></Node>
<StgValue><ssdm name="seeds_seed_addr"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load = load i8* %seeds_seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln691" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln694"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="5">
<![CDATA[
:1  %zext_ln692_4 = zext i5 %loop_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln692_4"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln692 = add i13 %zext_ln720, %zext_ln692_4

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln692_5 = zext i13 %add_ln692 to i64

]]></Node>
<StgValue><ssdm name="zext_ln692_5"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_seed1_addr = getelementptr [3504 x i8]* %proof_0_seed1, i64 0, i64 %zext_ln692_5

]]></Node>
<StgValue><ssdm name="proof_0_seed1_addr"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load = load i8* %seeds_seed_addr, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:9  store i8 %seeds_seed_load, i8* %proof_0_seed1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="5">
<![CDATA[
:1  %zext_ln695_1 = zext i5 %loop_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln695_1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %add_ln695_1 = add i13 %zext_ln720, %zext_ln695_1

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="13">
<![CDATA[
:3  %zext_ln695_2 = zext i13 %add_ln695_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln695_2"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_seed2_addr = getelementptr [3504 x i8]* %proof_0_seed2, i64 0, i64 %zext_ln695_2

]]></Node>
<StgValue><ssdm name="proof_0_seed2_addr"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="14">
<![CDATA[
:8  %seeds_seed_load_2 = load i8* %seeds_seed_addr_1, align 1

]]></Node>
<StgValue><ssdm name="seeds_seed_load_2"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
:9  store i8 %seeds_seed_load_2, i8* %proof_0_seed2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln695"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln694"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %loop_6 = phi i3 [ %loop_18, %8 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="loop_6"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:1  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:2  %icmp_ln719 = icmp eq i3 %loop_6, -4

]]></Node>
<StgValue><ssdm name="icmp_ln719"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %loop_18 = add i3 %loop_6, 1

]]></Node>
<StgValue><ssdm name="loop_18"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln719, label %.loopexit.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln719"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="3">
<![CDATA[
:0  %zext_ln720_2 = zext i3 %loop_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln720_2"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="3">
<![CDATA[
:1  %zext_ln720_3 = zext i3 %loop_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln720_3"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln720 = add i11 %zext_ln724_1, %zext_ln720_3

]]></Node>
<StgValue><ssdm name="add_ln720"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln720_1 = add i13 %tmp_29_cast, %zext_ln720_2

]]></Node>
<StgValue><ssdm name="add_ln720_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="13">
<![CDATA[
:6  %zext_ln720_5 = zext i13 %add_ln720_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln720_5"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %views_inputShare_add = getelementptr [2628 x i32]* %views_inputShare, i64 0, i64 %zext_ln720_5

]]></Node>
<StgValue><ssdm name="views_inputShare_add"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="12">
<![CDATA[
:8  %views_inputShare_loa = load i32* %views_inputShare_add, align 4

]]></Node>
<StgValue><ssdm name="views_inputShare_loa"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln717" val="1"/>
<literal name="icmp_ln719" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:0  %add_ln724 = add i3 %zext_ln717, 1

]]></Node>
<StgValue><ssdm name="add_ln724"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln724 = icmp ult i3 %add_ln724, 3

]]></Node>
<StgValue><ssdm name="icmp_ln724"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %xor_ln724 = xor i2 %challenge_read, -2

]]></Node>
<StgValue><ssdm name="xor_ln724"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="2">
<![CDATA[
.loopexit:3  %sext_ln724 = sext i2 %xor_ln724 to i3

]]></Node>
<StgValue><ssdm name="sext_ln724"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.loopexit:4  %select_ln724 = select i1 %icmp_ln724, i3 %add_ln724, i3 %sext_ln724

]]></Node>
<StgValue><ssdm name="select_ln724"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="3">
<![CDATA[
.loopexit:5  %zext_ln724_2 = zext i3 %select_ln724 to i12

]]></Node>
<StgValue><ssdm name="zext_ln724_2"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln719" val="1"/>
</and_exp><and_exp><literal name="icmp_ln717" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:6  %add_ln724_1 = add i12 %zext_ln724_2, %sext_ln692

]]></Node>
<StgValue><ssdm name="add_ln724_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="11">
<![CDATA[
:3  %zext_ln720_4 = zext i11 %add_ln720 to i64

]]></Node>
<StgValue><ssdm name="zext_ln720_4"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_inputShare_s = getelementptr [876 x i32]* %proof_0_inputShare, i64 0, i64 %zext_ln720_4

]]></Node>
<StgValue><ssdm name="proof_0_inputShare_s"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="12">
<![CDATA[
:8  %views_inputShare_loa = load i32* %views_inputShare_add, align 4

]]></Node>
<StgValue><ssdm name="views_inputShare_loa"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store i32 %views_inputShare_loa, i32* %proof_0_inputShare_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln720"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln719"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="12">
<![CDATA[
.loopexit:7  %sext_ln724_1 = sext i12 %add_ln724_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln724_1"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit:8  %mul_ln724_1 = mul i17 %sext_ln724_1, 75

]]></Node>
<StgValue><ssdm name="mul_ln724_1"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:9  br label %9

]]></Node>
<StgValue><ssdm name="br_ln723"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %loop_7 = phi i7 [ 0, %.loopexit ], [ %loop_19, %10 ]

]]></Node>
<StgValue><ssdm name="loop_7"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln723 = icmp eq i7 %loop_7, -53

]]></Node>
<StgValue><ssdm name="icmp_ln723"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %loop_19 = add i7 %loop_7, 1

]]></Node>
<StgValue><ssdm name="loop_19"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln723, label %.preheader.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln723"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="7">
<![CDATA[
:0  %zext_ln724_3 = zext i7 %loop_7 to i17

]]></Node>
<StgValue><ssdm name="zext_ln724_3"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="15" op_0_bw="7">
<![CDATA[
:1  %zext_ln724_4 = zext i7 %loop_7 to i15

]]></Node>
<StgValue><ssdm name="zext_ln724_4"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln724_2 = add i15 %mul_ln724, %zext_ln724_4

]]></Node>
<StgValue><ssdm name="add_ln724_2"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %add_ln724_3 = add i17 %mul_ln724_1, %zext_ln724_3

]]></Node>
<StgValue><ssdm name="add_ln724_3"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="17">
<![CDATA[
:6  %sext_ln724_2 = sext i17 %add_ln724_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln724_2"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %views_communicatedBi = getelementptr [49275 x i8]* %views_communicatedBits, i64 0, i64 %sext_ln724_2

]]></Node>
<StgValue><ssdm name="views_communicatedBi"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="16">
<![CDATA[
:8  %views_communicatedBi_1 = load i8* %views_communicatedBi, align 1

]]></Node>
<StgValue><ssdm name="views_communicatedBi_1"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:0  %add_ln728 = add i3 %zext_ln717, 2

]]></Node>
<StgValue><ssdm name="add_ln728"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.preheader:1  %icmp_ln728 = icmp ult i3 %add_ln728, 3

]]></Node>
<StgValue><ssdm name="icmp_ln728"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %select_ln728 = select i1 %icmp_ln728, i3 %add_ln728, i3 %add_ln717

]]></Node>
<StgValue><ssdm name="select_ln728"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="3">
<![CDATA[
.preheader.preheader:3  %zext_ln728 = zext i3 %select_ln728 to i11

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %add_ln728_1 = add i11 %zext_ln728, %sub_ln692

]]></Node>
<StgValue><ssdm name="add_ln728_1"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %tmp_31_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %add_ln728_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln723" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="15">
<![CDATA[
:3  %zext_ln724_5 = zext i15 %add_ln724_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln724_5"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_communicate = getelementptr [16425 x i8]* %proof_0_communicatedBits, i64 0, i64 %zext_ln724_5

]]></Node>
<StgValue><ssdm name="proof_0_communicate"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="16">
<![CDATA[
:8  %views_communicatedBi_1 = load i8* %views_communicatedBi, align 1

]]></Node>
<StgValue><ssdm name="views_communicatedBi_1"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:9  store i8 %views_communicatedBi_1, i8* %proof_0_communicate, align 1

]]></Node>
<StgValue><ssdm name="store_ln724"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln723"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_8 = phi i6 [ %loop_20, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_8"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln727 = icmp eq i6 %loop_8, -32

]]></Node>
<StgValue><ssdm name="icmp_ln727"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %loop_20 = add i6 %loop_8, 1

]]></Node>
<StgValue><ssdm name="loop_20"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln727, label %12, label %11

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="6">
<![CDATA[
:0  %zext_ln728_1 = zext i6 %loop_8 to i16

]]></Node>
<StgValue><ssdm name="zext_ln728_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="6">
<![CDATA[
:1  %zext_ln728_2 = zext i6 %loop_8 to i14

]]></Node>
<StgValue><ssdm name="zext_ln728_2"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %add_ln728_2 = add i14 %zext_ln692_1, %zext_ln728_2

]]></Node>
<StgValue><ssdm name="add_ln728_2"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %add_ln728_3 = add i16 %tmp_31_cast, %zext_ln728_1

]]></Node>
<StgValue><ssdm name="add_ln728_3"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="16">
<![CDATA[
:6  %zext_ln728_4 = zext i16 %add_ln728_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln728_4"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %commitments_hashes_a = getelementptr [21024 x i8]* %commitments_hashes, i64 0, i64 %zext_ln728_4

]]></Node>
<StgValue><ssdm name="commitments_hashes_a"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="15">
<![CDATA[
:8  %commitments_hashes_l = load i8* %commitments_hashes_a, align 1

]]></Node>
<StgValue><ssdm name="commitments_hashes_l"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln733"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="14">
<![CDATA[
:3  %zext_ln728_3 = zext i14 %add_ln728_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln728_3"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %proof_0_view3Commit = getelementptr [7008 x i8]* %proof_0_view3Commitment, i64 0, i64 %zext_ln728_3

]]></Node>
<StgValue><ssdm name="proof_0_view3Commit"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="15">
<![CDATA[
:8  %commitments_hashes_l = load i8* %commitments_hashes_a, align 1

]]></Node>
<StgValue><ssdm name="commitments_hashes_l"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:9  store i8 %commitments_hashes_l, i8* %proof_0_view3Commit, align 1

]]></Node>
<StgValue><ssdm name="store_ln728"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln727"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
