{"tags": ["Verilog", "SystemVerilog", "FPGA", "SublimeText3"], "context": " More than 1 year has passed since last update.\n\n\u306f\u3058\u3081\u306b\n\u524d\u56de\u7d39\u4ecb\u3057\u305fVerilog\u30b7\u30df\u30e5\u30ec\u30fc\u30bf\u30fc\u300cOSS CVC\u300d\u306e\u6a5f\u80fd\u3092\u4e00\u3064\u3067\u3042\u308bDPI\u3092\u7c21\u5358\u306b\u8a66\u3057\u3066\u307f\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n\nDPI\u3063\u3066\uff1f\nSystemVerilog\u306e\u6a5f\u80fd\u3067\u3001SystemVerilog\u5074\u304b\u3089C\u8a00\u8a9e\u306e\u95a2\u6570\u3092\u30b3\u30fc\u30eb\u3057\u305f\u308a(import)\u3001\u307e\u305f\u305d\u306e\u9006\u3082\u51fa\u6765\u307e\u3059(export)\u3002\n\u4f8b\u3048\u3070\u3001import\u3092\u4f7f\u7528\u3057\u3066C\u8a00\u8a9e\u306e\u30ea\u30d5\u30a1\u30ec\u30f3\u30b9\u30e2\u30c7\u30eb\u3068\u6bd4\u8f03\u3057\u305f\u308a\u3001export\u3092\u4f7f\u7528\u3057\u3066\u3001\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u304b\u3089\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u306b\u30a2\u30af\u30bb\u30b9\u3059\u308b\u3088\u3046\u306a\u958b\u767a\u304c\u53ef\u80fd\u3068\u306a\u308a\u307e\u3059\u3002\n\u4eca\u56de\u306f\u3001import\u306e\u3054\u304f\u7c21\u5358\u306a\u8a18\u8ff0\u3067OSS CVC\u3092\u4f7f\u3044\u3001SystemVerilog\u5074\u304b\u3089C\u8a00\u8a9e\u95a2\u6570\u3092\u547c\u3073\u51fa\u3057\u3066\u307f\u307e\u3057\u305f\u3002\n\n\u74b0\u5883\n\u3053\u3093\u306a\u611f\u3058\u3067\u3059\u3002\n\u251c\u2500\u2500 Makefile\n\u251c\u2500\u2500 src\n\u2502\u00a0\u00a0 \u2514\u2500\u2500 tb.c\n\u2514\u2500\u2500 tb\n    \u2514\u2500\u2500 tb.sv\n\n\u7de8\u96c6\u3068\u5b9f\u884c\u306f\u3001SublimeText\u3092\u4f7f\u7528\u3057\u307e\u3057\u305f\u3002\n\ntb.c\n\u300cC_add\u300d\u3054\u304f\u666e\u901a\u306e\u8db3\u3057\u7b97\u3067\u3059\u3002\u7d50\u679c\u3092\u6a19\u6e96\u51fa\u529b\u306b\u51fa\u3057\u307e\u3059\u3002\u30ad\u30e3\u30ea\u30fc\u3068\u304b\u7279\u306b\u8003\u616e\u3057\u3066\u3044\u307e\u305b\u3093\u3002\n\ntb.c\n#include <stdio.h>\n#include \"svdpi.h\"\n\nvoid C_add(\n  const svLogicVecVal* a,\n  const svLogicVecVal* b,\n  svLogicVecVal* c\n  ) {\n\n  c->aval = a->aval + b->aval;\n  c->bval = 0;\n\n  printf(\"[C] %1d\\n\", c->aval);\n\n}\n\n\nsvLogicVecVal\u306fVerilog\u306e4\u5024\u3092C\u306e2\u5024\u3067\u6271\u3046\u305f\u3081\u306e\u578b\u3067\u3001svdpi.h\u3067\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u307e\u3059\u3002\n\u4e2d\u8eab\u306f\u4e8c\u3064\u306e\u7b26\u53f7\u7121\u305732bit int\u578b\u3067\u3042\u308baval\u3068bval\u30e1\u30f3\u30d0\u3068\u3059\u308b\u69cb\u9020\u4f53\u3067\u3001\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u5bfe\u5fdc\u3067Verilog\u306e4\u5024\u3092\u8868\u73fe\u3057\u307e\u3059\u3002\n\n\n\n4\u5024\nbval\naval\n\n\n\n\n0\n0\n0\n\n\n1\n0\n1\n\n\nz\n1\n0\n\n\nx\n1\n1\n\n\n\n\u306a\u304a\u3001\u30b7\u30df\u30e5\u30ec\u30fc\u30bf\u306b\u3088\u3063\u3066\u306faval bval\u304c\u305d\u308c\u305e\u308ca b\u3068\u7701\u7565\u3055\u308c\u3066\u3044\u308b\u5834\u5408\u304c\u3042\u308a\u307e\u3059\u306e\u3067\u6ce8\u610f\u4e0b\u3055\u3044\u3002\n\ntb.sv\n8bit\u540c\u58eb\u306e\u4fe1\u53f7\u3092\u8db3\u3057\u7b97\u3092C\u8a00\u8a9e\u304b\u3089\u547c\u3073\u51fa\u3057\u3001\u5024\u3092\u8868\u793a\u3057\u307e\u3059\u3002C\u8a00\u8a9e\u95a2\u6570\u3092SystemVerilog\u304b\u3089\u547c\u3073\u51fa\u3059\u306b\u306f\u3001import \"DPI-C\"\u3067\u95a2\u6570\u3092Verilog\u306efunction\u3068\u3057\u3066\u6271\u3044\u307e\u3059\u3002function\u3068\u3057\u3066import\u3059\u308b\u306b\u306fpure\u3068context\u3068\u3044\u3046\u4e8c\u901a\u308a\u306e\u65b9\u6cd5\u304c\u3042\u308a\u307e\u3059\u304c\u3001\u3053\u306e\u4f8b\u3067\u306f\u3069\u3061\u3089\u3067\u3082\u69cb\u3044\u307e\u305b\u3093\u3002\n\ntb.sv\nmodule tb();\n\n  localparam logic [7:0] LP_A = 8'd1;\n  localparam logic [7:0] LP_B = 8'd2;\n\n  logic [7:0] x, y, z;\n\n  import \"DPI-C\" pure function void C_add(\n    input  logic [7:0] a, b,\n    output logic [7:0] c\n  );\n\n  function void print (input logic [7:0] n);\n    $display(\"[V] %1d\", n);\n  endfunction\n\n  task set_value(output logic [7:0] a, b);\n    a = LP_A;\n    b = LP_B;\n  endtask\n\n  initial begin\n    z = '0;\n    set_value(x, y);\n    C_add(x, y ,z);\n    print(z);\n    $finish(1);\n  end\n\nendmodule\n\n\n\u672c\u5f53\u306f\u3001typedef\u3092\u4f7f\u7528\u3057\u3066\u30b9\u30c3\u30ad\u30ea\u66f8\u304d\u305f\u304b\u3063\u305f\u306e\u3067\u3059\u304c\u3001\u3069\u3046\u3082OSS CVC\u306ftypedef\u672a\u5bfe\u5fdc\u306e\u3088\u3046\u3067\u3059\u2026\u3002\n\nMakefile\n\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u5b9f\u884c\u306b\u306fMakefile\u3092\u4eca\u56de\u306f\u4f7f\u7528\u3057\u307e\u3059\u3002OSS CVC\u306fC\u30b3\u30fc\u30c9\u3092gcc\u3067\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u30c0\u30a4\u30ca\u30df\u30c3\u30af\u30ea\u30f3\u30af\u30e9\u30a4\u30d6\u30e9\u30ea\u4f5c\u6210\u3057\u3001OSS CVC\u306f\u305d\u306e\u30e9\u30a4\u30d6\u30e9\u30ea\u3092\u53c2\u7167\u3057\u3066SystemVerilog\u30b3\u30fc\u30c9\u3092\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u307e\u3059\u3002\n\nMakefile\nWARNS  = -Wall\n\nINCS   = -I /usr/local/tachyon/open-src-cvc.700c/pli_incs\nCPATH  = ./src\nVPATH  = ./tb\n\nCFLAGS = -fPIC -Wall -g $(INCS)\nLFLAGS = -G -shared\n\nCC      = gcc\nCVC     = cvc64\nOBJ     = simv\n\nrun : cvc\n\ntb.o: $(CPATH)/tb.c\n    $(CC) $(CFLAGS) -c $(CPATH)/tb.c\n\ntb.so: tb.o\n    $(LD) $(LFLAGS) tb.o -o tb.so\n\ncvc: tb.so\n    ${CVC} -q -sv -sv_lib tb.so ${VPATH}/tb.sv -o $(OBJ)\n\nrun: cvc\n    ./$(OBJ)\n\nclean:\n    rm -rf *.o *.so *.log simv\n\n\nSublime Text\u4e0a\u3067\u30d3\u30eb\u30c9\u3059\u308b\u74b0\u5883\u3092\u4f5c\u6210\u3057\u307e\u3059\u3002\n{\n  \"shell_cmd\": \"make\"\n}\n\n\n\u5b9f\u884c\u7d50\u679c\nSublime Text\u304b\u3089ctrl+ b\u3067\u5b9f\u884c\u3057\u307e\u3059\u3002\ngcc -fPIC -Wall -g -I /usr/tools/tachyon/open-src-cvc.700c/pli_incs -c ./src/tb.c\nld -G -shared tb.o -o tb.so\ncvc64 -q -sv -sv_lib tb.so ./tb/tb.sv -o simv\nCopyright (c) 1991-2014 Tachyon Design Automation Corp.\n  All Rights reserved.  Licensed software subject to prohibitions and\n  restrictions.  See OSS CVC artistic license included with release.\n./simv\nCopyright (c) 1991-2014 Tachyon Design Automation Corp.\n  All Rights reserved.  Licensed software subject to prohibitions and\n  restrictions.  See OSS CVC artistic license included with release.\n[C] 3\n[V] 3\n\n\u30b9\u30ca\u30c3\u30d7\u30b7\u30e7\u30c3\u30c8\u7684\u306b\u306f\u3053\u3093\u306a\u611f\u3058\u3067\u3059\u3002\n\n\u304a\u308f\u308a\u306b\nOSS CVC\u3067\u5c11\u306a\u304f\u3068\u3082import\u3067DPI\u6a5f\u80fd\u304c\u4f7f\u3048\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3057\u305f\u3002\u6b21\u306e\u30d0\u30fc\u30b8\u30e7\u30f3\u30a2\u30c3\u30d7\u304c\u3044\u3064\u306b\u306a\u308b\u304b\u308f\u304b\u308a\u307e\u305b\u3093\u304c\u3001\u305d\u308c\u307e\u3067\u3001export\u3092\u4f7f\u3046\u3088\u3046\u306a\u30b3\u30fc\u30c9\u3092\u8d77\u3053\u3057\u3064\u3064\u5f85\u3061\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n##\u306f\u3058\u3081\u306b\n[\u524d\u56de](http://qiita.com/tethys_seesaa/items/e520a144243fae8d5b19)\u7d39\u4ecb\u3057\u305fVerilog\u30b7\u30df\u30e5\u30ec\u30fc\u30bf\u30fc\u300cOSS CVC\u300d\u306e\u6a5f\u80fd\u3092\u4e00\u3064\u3067\u3042\u308bDPI\u3092\u7c21\u5358\u306b\u8a66\u3057\u3066\u307f\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n\n##DPI\u3063\u3066\uff1f\nSystemVerilog\u306e\u6a5f\u80fd\u3067\u3001SystemVerilog\u5074\u304b\u3089C\u8a00\u8a9e\u306e\u95a2\u6570\u3092\u30b3\u30fc\u30eb\u3057\u305f\u308a(`import`)\u3001\u307e\u305f\u305d\u306e\u9006\u3082\u51fa\u6765\u307e\u3059(`export`)\u3002\n\u4f8b\u3048\u3070\u3001`import`\u3092\u4f7f\u7528\u3057\u3066C\u8a00\u8a9e\u306e\u30ea\u30d5\u30a1\u30ec\u30f3\u30b9\u30e2\u30c7\u30eb\u3068\u6bd4\u8f03\u3057\u305f\u308a\u3001`export`\u3092\u4f7f\u7528\u3057\u3066\u3001\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u304b\u3089\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u306b\u30a2\u30af\u30bb\u30b9\u3059\u308b\u3088\u3046\u306a\u958b\u767a\u304c\u53ef\u80fd\u3068\u306a\u308a\u307e\u3059\u3002\n\u4eca\u56de\u306f\u3001`import`\u306e\u3054\u304f\u7c21\u5358\u306a\u8a18\u8ff0\u3067OSS CVC\u3092\u4f7f\u3044\u3001SystemVerilog\u5074\u304b\u3089C\u8a00\u8a9e\u95a2\u6570\u3092\u547c\u3073\u51fa\u3057\u3066\u307f\u307e\u3057\u305f\u3002\n\n##\u74b0\u5883\n\u3053\u3093\u306a\u611f\u3058\u3067\u3059\u3002\n\n```shell-session\n\u251c\u2500\u2500 Makefile\n\u251c\u2500\u2500 src\n\u2502\u00a0\u00a0 \u2514\u2500\u2500 tb.c\n\u2514\u2500\u2500 tb\n    \u2514\u2500\u2500 tb.sv\n```\n\n\u7de8\u96c6\u3068\u5b9f\u884c\u306f\u3001[SublimeText](http://qiita.com/tethys_seesaa/items/1676b19e7f276e94f826)\u3092\u4f7f\u7528\u3057\u307e\u3057\u305f\u3002\n\n###tb.c\n\n\u300cC_add\u300d\u3054\u304f\u666e\u901a\u306e\u8db3\u3057\u7b97\u3067\u3059\u3002\u7d50\u679c\u3092\u6a19\u6e96\u51fa\u529b\u306b\u51fa\u3057\u307e\u3059\u3002\u30ad\u30e3\u30ea\u30fc\u3068\u304b\u7279\u306b\u8003\u616e\u3057\u3066\u3044\u307e\u305b\u3093\u3002\n\n```c:tb.c\n#include <stdio.h>\n#include \"svdpi.h\"\n\nvoid C_add(\n  const svLogicVecVal* a,\n  const svLogicVecVal* b,\n  svLogicVecVal* c\n  ) {\n\n  c->aval = a->aval + b->aval;\n  c->bval = 0;\n\n  printf(\"[C] %1d\\n\", c->aval);\n\n}\n```\n\n`svLogicVecVal`\u306fVerilog\u306e4\u5024\u3092C\u306e2\u5024\u3067\u6271\u3046\u305f\u3081\u306e\u578b\u3067\u3001`svdpi.h`\u3067\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u307e\u3059\u3002\n\u4e2d\u8eab\u306f\u4e8c\u3064\u306e\u7b26\u53f7\u7121\u305732bit `int`\u578b\u3067\u3042\u308b`aval`\u3068`bval`\u30e1\u30f3\u30d0\u3068\u3059\u308b\u69cb\u9020\u4f53\u3067\u3001\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u5bfe\u5fdc\u3067Verilog\u306e4\u5024\u3092\u8868\u73fe\u3057\u307e\u3059\u3002\n\n| 4\u5024 | bval | aval |\n|:----|:----|:----|\n| 0   | 0 | 0 |\n| 1   | 0 | 1 |\n| z   | 1 | 0 |\n| x   | 1 | 1 |\n\u306a\u304a\u3001\u30b7\u30df\u30e5\u30ec\u30fc\u30bf\u306b\u3088\u3063\u3066\u306f`aval` `bval`\u304c\u305d\u308c\u305e\u308c`a` `b`\u3068\u7701\u7565\u3055\u308c\u3066\u3044\u308b\u5834\u5408\u304c\u3042\u308a\u307e\u3059\u306e\u3067\u6ce8\u610f\u4e0b\u3055\u3044\u3002\n\n###tb.sv\n\n8bit\u540c\u58eb\u306e\u4fe1\u53f7\u3092\u8db3\u3057\u7b97\u3092C\u8a00\u8a9e\u304b\u3089\u547c\u3073\u51fa\u3057\u3001\u5024\u3092\u8868\u793a\u3057\u307e\u3059\u3002C\u8a00\u8a9e\u95a2\u6570\u3092SystemVerilog\u304b\u3089\u547c\u3073\u51fa\u3059\u306b\u306f\u3001`import \"DPI-C\"`\u3067\u95a2\u6570\u3092Verilog\u306e`function`\u3068\u3057\u3066\u6271\u3044\u307e\u3059\u3002`function`\u3068\u3057\u3066`import`\u3059\u308b\u306b\u306f`pure`\u3068`context`\u3068\u3044\u3046\u4e8c\u901a\u308a\u306e\u65b9\u6cd5\u304c\u3042\u308a\u307e\u3059\u304c\u3001\u3053\u306e\u4f8b\u3067\u306f\u3069\u3061\u3089\u3067\u3082\u69cb\u3044\u307e\u305b\u3093\u3002\n\n```sv:tb.sv\nmodule tb();\n\n  localparam logic [7:0] LP_A = 8'd1;\n  localparam logic [7:0] LP_B = 8'd2;\n\n  logic [7:0] x, y, z;\n\n  import \"DPI-C\" pure function void C_add(\n    input  logic [7:0] a, b,\n    output logic [7:0] c\n  );\n\n  function void print (input logic [7:0] n);\n    $display(\"[V] %1d\", n);\n  endfunction\n\n  task set_value(output logic [7:0] a, b);\n    a = LP_A;\n    b = LP_B;\n  endtask\n\n  initial begin\n    z = '0;\n    set_value(x, y);\n    C_add(x, y ,z);\n    print(z);\n    $finish(1);\n  end\n\nendmodule\n```\n\u672c\u5f53\u306f\u3001`typedef`\u3092\u4f7f\u7528\u3057\u3066\u30b9\u30c3\u30ad\u30ea\u66f8\u304d\u305f\u304b\u3063\u305f\u306e\u3067\u3059\u304c\u3001\u3069\u3046\u3082OSS CVC\u306f`typedef`\u672a\u5bfe\u5fdc\u306e\u3088\u3046\u3067\u3059\u2026\u3002\n\n###Makefile\n\n\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u5b9f\u884c\u306b\u306fMakefile\u3092\u4eca\u56de\u306f\u4f7f\u7528\u3057\u307e\u3059\u3002OSS CVC\u306fC\u30b3\u30fc\u30c9\u3092gcc\u3067\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u30c0\u30a4\u30ca\u30df\u30c3\u30af\u30ea\u30f3\u30af\u30e9\u30a4\u30d6\u30e9\u30ea\u4f5c\u6210\u3057\u3001OSS CVC\u306f\u305d\u306e\u30e9\u30a4\u30d6\u30e9\u30ea\u3092\u53c2\u7167\u3057\u3066SystemVerilog\u30b3\u30fc\u30c9\u3092\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u307e\u3059\u3002\n\n\n```mf:Makefile\nWARNS  = -Wall\n\nINCS   = -I /usr/local/tachyon/open-src-cvc.700c/pli_incs\nCPATH  = ./src\nVPATH  = ./tb\n\nCFLAGS = -fPIC -Wall -g $(INCS)\nLFLAGS = -G -shared\n\nCC      = gcc\nCVC     = cvc64\nOBJ     = simv\n\nrun : cvc\n\ntb.o: $(CPATH)/tb.c\n\t$(CC) $(CFLAGS) -c $(CPATH)/tb.c\n\ntb.so: tb.o\n\t$(LD) $(LFLAGS) tb.o -o tb.so\n\ncvc: tb.so\n\t${CVC} -q -sv -sv_lib tb.so ${VPATH}/tb.sv -o $(OBJ)\n\nrun: cvc\n\t./$(OBJ)\n\nclean:\n\trm -rf *.o *.so *.log simv\n```\n\nSublime Text\u4e0a\u3067\u30d3\u30eb\u30c9\u3059\u308b\u74b0\u5883\u3092\u4f5c\u6210\u3057\u307e\u3059\u3002\n\n```json\n{\n  \"shell_cmd\": \"make\"\n}\n```\n\n##\u5b9f\u884c\u7d50\u679c\n\nSublime Text\u304b\u3089`ctrl`+ `b`\u3067\u5b9f\u884c\u3057\u307e\u3059\u3002\n\n```shell-session\ngcc -fPIC -Wall -g -I /usr/tools/tachyon/open-src-cvc.700c/pli_incs -c ./src/tb.c\nld -G -shared tb.o -o tb.so\ncvc64 -q -sv -sv_lib tb.so ./tb/tb.sv -o simv\nCopyright (c) 1991-2014 Tachyon Design Automation Corp.\n  All Rights reserved.  Licensed software subject to prohibitions and\n  restrictions.  See OSS CVC artistic license included with release.\n./simv\nCopyright (c) 1991-2014 Tachyon Design Automation Corp.\n  All Rights reserved.  Licensed software subject to prohibitions and\n  restrictions.  See OSS CVC artistic license included with release.\n[C] 3\n[V] 3\n```\n\n\u30b9\u30ca\u30c3\u30d7\u30b7\u30e7\u30c3\u30c8\u7684\u306b\u306f\u3053\u3093\u306a\u611f\u3058\u3067\u3059\u3002![exe.png](https://qiita-image-store.s3.amazonaws.com/0/32925/723d794b-bb85-a925-e235-a2bd59d24bfd.png)\n\n##\u304a\u308f\u308a\u306b\nOSS CVC\u3067\u5c11\u306a\u304f\u3068\u3082`import`\u3067DPI\u6a5f\u80fd\u304c\u4f7f\u3048\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3057\u305f\u3002\u6b21\u306e\u30d0\u30fc\u30b8\u30e7\u30f3\u30a2\u30c3\u30d7\u304c\u3044\u3064\u306b\u306a\u308b\u304b\u308f\u304b\u308a\u307e\u305b\u3093\u304c\u3001\u305d\u308c\u307e\u3067\u3001`export`\u3092\u4f7f\u3046\u3088\u3046\u306a\u30b3\u30fc\u30c9\u3092\u8d77\u3053\u3057\u3064\u3064\u5f85\u3061\u305f\u3044\u3068\u601d\u3044\u307e\u3059\u3002\n"}