<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>GitHub SystemVerilog Daily Trending</title>
    <description>Daily Trending of SystemVerilog in GitHub</description>
    <pubDate>Sun, 16 Mar 2025 01:38:04 GMT</pubDate>
    <link>http://mshibanami.github.io/GitHubTrendingRSS</link>
    
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>&lt;p&gt;Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/axi</title>
      <link>https://github.com/pulp-platform/axi</link>
      <description>&lt;p&gt;AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/riscv-dbg</title>
      <link>https://github.com/pulp-platform/riscv-dbg</link>
      <description>&lt;p&gt;RISC-V Debug Support for our PULP RISC-V Cores&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>&lt;p&gt;Common SystemVerilog components&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>&lt;p&gt;OpenTitan: Open source silicon root of trust&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
    <item>
      <title>pulp-platform/iDMA</title>
      <link>https://github.com/pulp-platform/iDMA</link>
      <description>&lt;p&gt;A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)&lt;/p&gt;&lt;hr&gt;</description>
    </item>
    
  </channel>
</rss>
