# RISC-V-Tapeout-week-1
Week 2 covers Verilog RTL design, synthesis, and optimizations. Topics include timing libraries, hierarchical vs flat synthesis, flop coding styles, combinational &amp; sequential optimizations, GLS, blocking vs non-blocking, and handling synthesis-simulation mismatches.
