#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 19 19:51:24 2022
# Process ID: 38252
# Current directory: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46716 C:\Users\Raymond_Meng\Documents\xlinx_FPGA\vivado_projects\pwm_led\pwm_led.xpr
# Log file: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/vivado.log
# Journal file: C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led.v w ]
add_files -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led.v
update_compile_order -fileset sim_1
set_property simulator_language Verilog [current_project]
launch_simulation
source pwm_led.tcl
launch_simulation -mode post-synthesis -type timing
source pwm_led.tcl
current_sim simulation_1
close_sim
launch_simulation
source pwm_led.tcl
run all
run all
run all
run all
run all
run all
run all
current_wave_config {Untitled 3}
add_wave {{/pwm_led}} 
run all
run all
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led.v
export_ip_user_files -of_objects  [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v] -no_script -reset -force -quiet
remove_files  C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v
add_files -norecurse C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/sim.v w ]
add_files -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.runs/impl_1/pwm_led.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.runs/impl_1/pwm_led.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
launch_simulation
set_property simulator_language Mixed [current_project]
run all
run all
launch_simulation
run all
run all
export_ip_user_files -of_objects  [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/sim.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/sim.v
export_ip_user_files -of_objects  [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v] -no_script -reset -force -quiet
remove_files  C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v
add_files -norecurse C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led_sim.v w ]
add_files -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led_sim.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v]
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
set_property top pwm_led_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
run all
launch_simulation -install_path C:/modeltech64_10.7/win64
export_ip_user_files -of_objects  [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led_sim.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sim_1/new/pwm_led_sim.v
export_ip_user_files -of_objects  [get_files C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v] -no_script -reset -force -quiet
remove_files  C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v
add_files -norecurse C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v
close_sim
close_sim
close_project
create_project new C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/new -part xc7z020clg400-2
add_files -norecurse C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/pwm_led/pwm_led.srcs/sources_1/new/pwm_led.v
file mkdir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/new/new.srcs/constrs_1/new
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/new/new.srcs/constrs_1/new/top_io.xdc w ]
add_files -fileset constrs_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/new/new.srcs/constrs_1/new/top_io.xdc
set_property compxlib.modelsim_compiled_library_dir C:/Data_Disk/Xilinx/xilib [current_project]
update_compile_order -fileset sources_1
file mkdir C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/new/new.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/new/new.srcs/sim_1/new/sim.v w ]
add_files -fileset sim_1 C:/Users/Raymond_Meng/Documents/xlinx_FPGA/vivado_projects/new/new.srcs/sim_1/new/sim.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path C:/modeltech64_10.7/win64
launch_simulation -install_path C:/modeltech64_10.7/win64
set_property target_simulator XSim [current_project]
launch_simulation
