//testbench

module FA_test; 
 reg a,b,c; 
 wire sum,carry; 
 full_adder FA(sum,carry,a,b,c); 
 initial 
 begin 
 a=0;b=0;c=0; 
 #10 a=0;b=0;c=1; 
 #10 a=0;b=1;c=0; 
 #10 a=0;b=1;c=1; 
 #10 a=1;b=0;c=0; 
 #10 a=1;b=0;c=1; 
 #10 a=1;b=1;c=0; 
 #10 a=1;b=1;c=1; 
 #10 $finish; 
 $monitor("a=%b,b=%b,c=%b,sum=%b,carry=%b",a,b,c,sum,carry); 
 end 
endmodule 
