$date
  Sun Mar 14 13:16:35 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux4_1_tb $end
$var reg 4 ! i[3:0] $end
$var reg 2 " sel[1:0] $end
$var reg 1 # y $end
$scope module uut $end
$var reg 4 $ i[3:0] $end
$var reg 2 % sel[1:0] $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1010 !
b00 "
0#
b1010 $
b00 %
0&
#10000000
b11 "
1#
b11 %
1&
#20000000
b10 "
0#
b10 %
0&
#30000000
b01 "
1#
b01 %
1&
#40000000
