# Build output
build
top_zedboard.bit

# Common editor/IDE config and temporary files
.project
.vscode/
.sw[a-p]
tags
*~

# ibex_tracer log file
trace_core_*.log

# Simple system output files
ibex_simple_system.log
ibex_simple_system_pcount.csv

# Python cache files
__pycache__

# This is generated by VCS when running DV simulations with WAVE=1.
/dv/uvm/core_ibex/ucli.key

# This is generated by UVM when running simulations and doesn't seem
# to be something you can disable.
/dv/uvm/core_ibex/tr_db.log

# This is the default output directory in dv/uvm/core_ibex and
# contains auto-generated files from building and running tests.
/dv/uvm/core_ibex/out

# This is generated by Questa tool when running DV simulations
modelsim.ini

# This is generated by Xcelium when running DV simulations, even with WAVE=0
/dv/uvm/core_ibex/waves.shm

*.d
*.o
*.bin
*.dis
*.elf
sw/led/led.s
sw/led/led.vmem
sw/sim/sim.s
sw/sim/sim.vmem
sw/Matrix/Matrix.s
sw/Matrix/Matrix.vmem
sw/MNIST/mnist_tester.s
sw/MNIST/mnist_tester.vmem
sw/MNIST/dataset_gen.x
sw/MNIST/gen_test_set.c

sim.fst
