// Seed: 4042399982
module module_0;
  wire id_1;
  ;
  tri id_2 = -1;
  assign module_0 = 1;
  assign module_1.id_12 = 0;
  wire id_3, id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output uwire id_5,
    output wor id_6,
    input uwire id_7,
    output tri1 id_8,
    output supply1 id_9,
    output wand id_10
);
  xor primCall (id_0, id_1, id_12, id_2, id_3, id_4, id_7);
  reg id_12;
  always @(-1 or -1'd0)
    if (1) id_12 <= id_1;
    else if (1) $unsigned(72);
  ;
  module_0 modCall_1 ();
endmodule
