--altsyncram ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES="CARE" BYTE_SIZE=8 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" CYCLONEII_M4K_COMPATIBILITY="ON" DEVICE_FAMILY="Cyclone V" LOW_POWER_MODE="AUTO" NUMWORDS_A=1024 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="UNREGISTERED" POWER_UP_UNINITIALIZED="FALSE" RAM_BLOCK_TYPE="MLAB" read_during_write_mode_port_a="DONT_CARE" WIDTH_A=32 WIDTH_BYTEENA_A=4 WIDTHAD_A=10 address_a byteena_a clock0 data_a q_a wren_a CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
--VERSION_BEGIN 23.1 cbx_altera_syncram_nd_impl 2023:11:29:19:36:39:SC cbx_altsyncram 2023:11:29:19:36:39:SC cbx_cycloneii 2023:11:29:19:36:39:SC cbx_lpm_add_sub 2023:11:29:19:36:39:SC cbx_lpm_compare 2023:11:29:19:36:39:SC cbx_lpm_decode 2023:11:29:19:36:39:SC cbx_lpm_mux 2023:11:29:19:36:37:SC cbx_mgl 2023:11:29:19:36:47:SC cbx_nadder 2023:11:29:19:36:39:SC cbx_stratix 2023:11:29:19:36:39:SC cbx_stratixii 2023:11:29:19:36:39:SC cbx_stratixiii 2023:11:29:19:36:39:SC cbx_stratixv 2023:11:29:19:36:39:SC cbx_util_mgl 2023:11:29:19:36:39:SC  VERSION_END


-- Copyright (C) 2023  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and any partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details, at
--  https://fpgasoftware.intel.com/eula.


FUNCTION decode_sma (data[4..0], enable)
RETURNS ( eq[31..0]);
FUNCTION mux_pib (data[1023..0], sel[4..0])
RETURNS ( result[31..0]);
FUNCTION cyclonev_mlab_cell (clk0, clk1, clr, ena0, ena1, ena2, portaaddr[address_width-1..0], portabyteenamasks[byte_enable_mask_width-1..0], portadatain[data_width-1..0], portbaddr[address_width-1..0])
WITH ( address_width = 1, byte_enable_mask_width = 2, data_width = 1, first_address, first_bit_number, init_file, last_address, logical_ram_depth, logical_ram_name, logical_ram_width, mem_init0, mixed_port_feed_through_mode, port_b_data_out_clear, port_b_data_out_clock)
RETURNS ( portbdataout[data_width-1..0]);

--synthesis_resources = lut 331 MLAB 52 reg 10 
OPTIONS ALTERA_INTERNAL_OPTION = "OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION;{-to rdaddr_reg} PRESERVE_REGISTER=ON";

SUBDESIGN altsyncram_77n1
( 
	address_a[9..0]	:	input;
	byteena_a[3..0]	:	input;
	clock0	:	input;
	data_a[31..0]	:	input;
	q_a[31..0]	:	output;
	wren_a	:	input;
) 
VARIABLE 
	rdaddr_reg[9..0] : dffe;
	wr_decode : decode_sma;
	rd_mux : mux_pib;
	lutrama0 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 0,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 1,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama2 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 2,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama3 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 3,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama4 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 4,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama5 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 5,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama6 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 6,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama7 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 7,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama8 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 8,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama9 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 9,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama10 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 10,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama11 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 11,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama12 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 12,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama13 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 13,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama14 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 14,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama15 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 15,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama16 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 16,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama17 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 17,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama18 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 18,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama19 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 19,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama20 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 20,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama21 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 21,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama22 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 22,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama23 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 23,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama24 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 24,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama25 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 25,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama26 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 26,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama27 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 27,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama28 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 28,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama29 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 29,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama30 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 30,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama31 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 0,
			first_bit_number = 31,
			last_address = 31,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama32 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 0,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama33 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 1,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama34 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 2,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama35 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 3,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama36 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 4,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama37 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 5,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama38 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 6,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama39 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 7,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama40 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 8,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama41 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 9,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama42 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 10,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama43 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 11,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama44 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 12,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama45 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 13,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama46 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 14,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama47 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 15,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama48 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 16,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama49 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 17,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama50 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 18,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama51 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 19,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama52 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 20,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama53 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 21,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama54 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 22,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama55 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 23,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama56 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 24,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama57 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 25,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama58 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 26,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama59 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 27,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama60 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 28,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama61 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 29,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama62 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 30,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama63 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 32,
			first_bit_number = 31,
			last_address = 63,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama64 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 0,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama65 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 1,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama66 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 2,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama67 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 3,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama68 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 4,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama69 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 5,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama70 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 6,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama71 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 7,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama72 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 8,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama73 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 9,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama74 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 10,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama75 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 11,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama76 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 12,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama77 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 13,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama78 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 14,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama79 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 15,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama80 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 16,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama81 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 17,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama82 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 18,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama83 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 19,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama84 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 20,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama85 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 21,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama86 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 22,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama87 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 23,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama88 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 24,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama89 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 25,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama90 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 26,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama91 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 27,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama92 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 28,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama93 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 29,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama94 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 30,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama95 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 64,
			first_bit_number = 31,
			last_address = 95,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama96 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 0,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama97 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 1,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama98 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 2,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama99 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 3,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama100 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 4,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama101 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 5,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama102 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 6,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama103 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 7,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama104 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 8,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama105 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 9,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama106 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 10,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama107 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 11,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama108 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 12,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama109 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 13,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama110 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 14,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama111 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 15,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama112 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 16,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama113 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 17,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama114 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 18,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama115 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 19,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama116 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 20,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama117 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 21,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama118 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 22,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama119 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 23,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama120 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 24,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama121 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 25,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama122 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 26,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama123 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 27,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama124 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 28,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama125 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 29,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama126 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 30,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama127 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 96,
			first_bit_number = 31,
			last_address = 127,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama128 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 0,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama129 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 1,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama130 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 2,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama131 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 3,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama132 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 4,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama133 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 5,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama134 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 6,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama135 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 7,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama136 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 8,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama137 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 9,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama138 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 10,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama139 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 11,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama140 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 12,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama141 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 13,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama142 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 14,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama143 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 15,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama144 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 16,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama145 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 17,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama146 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 18,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama147 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 19,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama148 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 20,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama149 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 21,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama150 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 22,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama151 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 23,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama152 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 24,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama153 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 25,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama154 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 26,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama155 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 27,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama156 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 28,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama157 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 29,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama158 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 30,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama159 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 128,
			first_bit_number = 31,
			last_address = 159,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama160 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 0,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama161 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 1,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama162 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 2,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama163 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 3,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama164 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 4,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama165 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 5,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama166 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 6,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama167 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 7,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama168 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 8,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama169 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 9,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama170 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 10,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama171 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 11,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama172 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 12,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama173 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 13,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama174 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 14,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama175 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 15,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama176 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 16,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama177 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 17,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama178 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 18,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama179 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 19,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama180 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 20,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama181 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 21,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama182 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 22,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama183 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 23,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama184 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 24,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama185 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 25,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama186 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 26,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama187 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 27,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama188 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 28,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama189 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 29,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama190 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 30,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama191 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 160,
			first_bit_number = 31,
			last_address = 191,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama192 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 0,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama193 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 1,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama194 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 2,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama195 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 3,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama196 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 4,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama197 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 5,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama198 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 6,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama199 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 7,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama200 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 8,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama201 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 9,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama202 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 10,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama203 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 11,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama204 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 12,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama205 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 13,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama206 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 14,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama207 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 15,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama208 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 16,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama209 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 17,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama210 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 18,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama211 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 19,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama212 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 20,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama213 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 21,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama214 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 22,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama215 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 23,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama216 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 24,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama217 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 25,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama218 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 26,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama219 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 27,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama220 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 28,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama221 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 29,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama222 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 30,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama223 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 192,
			first_bit_number = 31,
			last_address = 223,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama224 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 0,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama225 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 1,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama226 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 2,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama227 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 3,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama228 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 4,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama229 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 5,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama230 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 6,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama231 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 7,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama232 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 8,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama233 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 9,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama234 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 10,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama235 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 11,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama236 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 12,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama237 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 13,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama238 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 14,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama239 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 15,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama240 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 16,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama241 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 17,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama242 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 18,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama243 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 19,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama244 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 20,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama245 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 21,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama246 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 22,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama247 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 23,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama248 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 24,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama249 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 25,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama250 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 26,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama251 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 27,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama252 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 28,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama253 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 29,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama254 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 30,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama255 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 224,
			first_bit_number = 31,
			last_address = 255,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama256 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 0,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama257 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 1,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama258 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 2,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama259 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 3,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama260 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 4,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama261 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 5,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama262 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 6,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama263 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 7,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama264 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 8,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama265 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 9,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama266 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 10,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama267 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 11,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama268 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 12,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama269 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 13,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama270 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 14,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama271 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 15,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama272 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 16,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama273 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 17,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama274 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 18,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama275 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 19,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama276 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 20,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama277 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 21,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama278 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 22,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama279 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 23,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama280 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 24,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama281 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 25,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama282 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 26,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama283 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 27,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama284 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 28,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama285 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 29,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama286 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 30,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama287 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 256,
			first_bit_number = 31,
			last_address = 287,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama288 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 0,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama289 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 1,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama290 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 2,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama291 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 3,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama292 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 4,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama293 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 5,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama294 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 6,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama295 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 7,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama296 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 8,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama297 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 9,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama298 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 10,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama299 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 11,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama300 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 12,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama301 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 13,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama302 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 14,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama303 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 15,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama304 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 16,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama305 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 17,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama306 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 18,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama307 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 19,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama308 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 20,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama309 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 21,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama310 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 22,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama311 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 23,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama312 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 24,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama313 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 25,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama314 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 26,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama315 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 27,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama316 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 28,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama317 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 29,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama318 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 30,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama319 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 288,
			first_bit_number = 31,
			last_address = 319,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama320 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 0,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama321 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 1,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama322 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 2,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama323 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 3,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama324 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 4,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama325 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 5,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama326 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 6,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama327 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 7,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama328 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 8,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama329 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 9,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama330 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 10,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama331 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 11,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama332 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 12,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama333 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 13,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama334 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 14,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama335 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 15,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama336 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 16,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama337 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 17,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama338 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 18,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama339 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 19,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama340 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 20,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama341 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 21,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama342 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 22,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama343 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 23,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama344 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 24,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama345 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 25,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama346 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 26,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama347 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 27,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama348 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 28,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama349 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 29,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama350 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 30,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama351 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 320,
			first_bit_number = 31,
			last_address = 351,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama352 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 0,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama353 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 1,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama354 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 2,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama355 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 3,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama356 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 4,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama357 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 5,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama358 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 6,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama359 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 7,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama360 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 8,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama361 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 9,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama362 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 10,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama363 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 11,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama364 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 12,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama365 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 13,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama366 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 14,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama367 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 15,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama368 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 16,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama369 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 17,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama370 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 18,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama371 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 19,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama372 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 20,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama373 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 21,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama374 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 22,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama375 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 23,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama376 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 24,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama377 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 25,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama378 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 26,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama379 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 27,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama380 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 28,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama381 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 29,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama382 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 30,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama383 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 352,
			first_bit_number = 31,
			last_address = 383,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama384 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 0,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama385 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 1,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama386 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 2,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama387 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 3,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama388 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 4,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama389 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 5,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama390 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 6,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama391 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 7,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama392 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 8,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama393 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 9,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama394 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 10,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama395 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 11,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama396 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 12,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama397 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 13,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama398 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 14,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama399 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 15,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama400 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 16,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama401 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 17,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama402 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 18,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama403 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 19,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama404 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 20,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama405 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 21,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama406 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 22,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama407 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 23,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama408 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 24,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama409 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 25,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama410 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 26,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama411 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 27,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama412 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 28,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama413 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 29,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama414 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 30,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama415 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 384,
			first_bit_number = 31,
			last_address = 415,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama416 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 0,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama417 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 1,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama418 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 2,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama419 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 3,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama420 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 4,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama421 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 5,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama422 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 6,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama423 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 7,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama424 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 8,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama425 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 9,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama426 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 10,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama427 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 11,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama428 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 12,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama429 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 13,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama430 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 14,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama431 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 15,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama432 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 16,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama433 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 17,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama434 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 18,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama435 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 19,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama436 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 20,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama437 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 21,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama438 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 22,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama439 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 23,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama440 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 24,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama441 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 25,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama442 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 26,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama443 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 27,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama444 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 28,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama445 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 29,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama446 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 30,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama447 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 416,
			first_bit_number = 31,
			last_address = 447,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama448 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 0,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama449 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 1,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama450 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 2,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama451 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 3,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama452 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 4,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama453 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 5,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama454 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 6,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama455 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 7,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama456 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 8,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama457 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 9,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama458 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 10,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama459 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 11,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama460 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 12,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama461 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 13,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama462 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 14,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama463 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 15,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama464 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 16,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama465 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 17,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama466 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 18,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama467 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 19,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama468 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 20,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama469 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 21,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama470 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 22,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama471 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 23,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama472 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 24,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama473 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 25,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama474 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 26,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama475 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 27,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama476 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 28,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama477 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 29,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama478 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 30,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama479 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 448,
			first_bit_number = 31,
			last_address = 479,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama480 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 0,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama481 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 1,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama482 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 2,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama483 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 3,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama484 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 4,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama485 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 5,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama486 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 6,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama487 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 7,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama488 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 8,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama489 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 9,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama490 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 10,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama491 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 11,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama492 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 12,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama493 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 13,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama494 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 14,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama495 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 15,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama496 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 16,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama497 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 17,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama498 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 18,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama499 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 19,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama500 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 20,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama501 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 21,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama502 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 22,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama503 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 23,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama504 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 24,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama505 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 25,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama506 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 26,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama507 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 27,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama508 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 28,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama509 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 29,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama510 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 30,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama511 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 480,
			first_bit_number = 31,
			last_address = 511,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama512 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 0,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama513 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 1,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama514 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 2,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama515 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 3,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama516 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 4,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama517 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 5,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama518 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 6,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama519 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 7,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama520 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 8,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama521 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 9,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama522 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 10,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama523 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 11,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama524 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 12,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama525 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 13,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama526 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 14,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama527 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 15,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama528 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 16,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama529 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 17,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama530 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 18,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama531 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 19,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama532 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 20,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama533 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 21,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama534 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 22,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama535 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 23,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama536 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 24,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama537 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 25,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama538 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 26,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama539 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 27,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama540 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 28,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama541 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 29,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama542 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 30,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama543 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 512,
			first_bit_number = 31,
			last_address = 543,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama544 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 0,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama545 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 1,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama546 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 2,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama547 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 3,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama548 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 4,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama549 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 5,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama550 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 6,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama551 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 7,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama552 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 8,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama553 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 9,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama554 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 10,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama555 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 11,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama556 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 12,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama557 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 13,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama558 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 14,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama559 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 15,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama560 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 16,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama561 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 17,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama562 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 18,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama563 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 19,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama564 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 20,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama565 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 21,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama566 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 22,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama567 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 23,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama568 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 24,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama569 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 25,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama570 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 26,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama571 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 27,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama572 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 28,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama573 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 29,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama574 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 30,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama575 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 544,
			first_bit_number = 31,
			last_address = 575,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama576 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 0,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama577 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 1,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama578 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 2,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama579 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 3,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama580 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 4,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama581 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 5,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama582 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 6,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama583 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 7,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama584 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 8,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama585 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 9,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama586 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 10,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama587 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 11,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama588 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 12,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama589 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 13,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama590 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 14,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama591 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 15,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama592 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 16,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama593 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 17,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama594 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 18,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama595 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 19,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama596 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 20,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama597 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 21,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama598 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 22,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama599 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 23,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama600 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 24,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama601 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 25,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama602 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 26,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama603 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 27,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama604 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 28,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama605 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 29,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama606 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 30,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama607 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 576,
			first_bit_number = 31,
			last_address = 607,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama608 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 0,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama609 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 1,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama610 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 2,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama611 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 3,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama612 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 4,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama613 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 5,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama614 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 6,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama615 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 7,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama616 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 8,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama617 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 9,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama618 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 10,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama619 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 11,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama620 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 12,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama621 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 13,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama622 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 14,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama623 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 15,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama624 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 16,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama625 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 17,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama626 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 18,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama627 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 19,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama628 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 20,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama629 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 21,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama630 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 22,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama631 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 23,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama632 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 24,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama633 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 25,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama634 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 26,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama635 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 27,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama636 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 28,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama637 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 29,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama638 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 30,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama639 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 608,
			first_bit_number = 31,
			last_address = 639,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama640 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 0,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama641 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 1,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama642 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 2,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama643 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 3,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama644 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 4,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama645 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 5,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama646 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 6,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama647 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 7,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama648 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 8,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama649 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 9,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama650 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 10,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama651 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 11,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama652 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 12,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama653 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 13,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama654 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 14,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama655 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 15,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama656 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 16,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama657 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 17,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama658 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 18,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama659 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 19,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama660 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 20,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama661 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 21,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama662 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 22,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama663 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 23,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama664 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 24,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama665 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 25,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama666 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 26,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama667 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 27,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama668 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 28,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama669 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 29,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama670 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 30,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama671 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 640,
			first_bit_number = 31,
			last_address = 671,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama672 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 0,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama673 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 1,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama674 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 2,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama675 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 3,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama676 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 4,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama677 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 5,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama678 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 6,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama679 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 7,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama680 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 8,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama681 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 9,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama682 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 10,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama683 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 11,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama684 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 12,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama685 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 13,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama686 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 14,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama687 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 15,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama688 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 16,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama689 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 17,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama690 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 18,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama691 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 19,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama692 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 20,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama693 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 21,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama694 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 22,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama695 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 23,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama696 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 24,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama697 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 25,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama698 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 26,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama699 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 27,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama700 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 28,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama701 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 29,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama702 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 30,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama703 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 672,
			first_bit_number = 31,
			last_address = 703,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama704 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 0,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama705 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 1,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama706 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 2,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama707 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 3,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama708 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 4,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama709 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 5,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama710 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 6,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama711 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 7,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama712 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 8,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama713 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 9,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama714 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 10,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama715 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 11,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama716 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 12,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama717 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 13,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama718 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 14,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama719 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 15,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama720 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 16,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama721 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 17,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama722 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 18,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama723 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 19,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama724 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 20,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama725 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 21,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama726 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 22,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama727 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 23,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama728 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 24,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama729 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 25,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama730 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 26,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama731 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 27,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama732 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 28,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama733 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 29,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama734 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 30,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama735 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 704,
			first_bit_number = 31,
			last_address = 735,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama736 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 0,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama737 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 1,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama738 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 2,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama739 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 3,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama740 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 4,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama741 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 5,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama742 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 6,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama743 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 7,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama744 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 8,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama745 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 9,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama746 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 10,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama747 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 11,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama748 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 12,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama749 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 13,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama750 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 14,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama751 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 15,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama752 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 16,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama753 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 17,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama754 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 18,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama755 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 19,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama756 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 20,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama757 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 21,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama758 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 22,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama759 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 23,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama760 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 24,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama761 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 25,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama762 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 26,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama763 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 27,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama764 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 28,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama765 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 29,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama766 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 30,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama767 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 736,
			first_bit_number = 31,
			last_address = 767,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama768 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 0,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama769 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 1,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama770 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 2,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama771 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 3,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama772 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 4,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama773 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 5,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama774 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 6,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama775 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 7,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama776 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 8,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama777 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 9,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama778 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 10,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama779 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 11,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama780 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 12,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama781 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 13,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama782 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 14,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama783 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 15,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama784 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 16,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama785 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 17,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama786 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 18,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama787 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 19,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama788 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 20,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama789 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 21,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama790 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 22,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama791 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 23,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama792 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 24,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama793 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 25,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama794 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 26,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama795 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 27,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama796 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 28,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama797 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 29,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama798 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 30,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama799 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 768,
			first_bit_number = 31,
			last_address = 799,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama800 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 0,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama801 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 1,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama802 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 2,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama803 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 3,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama804 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 4,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama805 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 5,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama806 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 6,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama807 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 7,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama808 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 8,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama809 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 9,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama810 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 10,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama811 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 11,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama812 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 12,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama813 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 13,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama814 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 14,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama815 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 15,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama816 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 16,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama817 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 17,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama818 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 18,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama819 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 19,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama820 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 20,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama821 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 21,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama822 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 22,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama823 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 23,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama824 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 24,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama825 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 25,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama826 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 26,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama827 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 27,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama828 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 28,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama829 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 29,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama830 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 30,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama831 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 800,
			first_bit_number = 31,
			last_address = 831,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama832 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 0,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama833 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 1,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama834 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 2,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama835 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 3,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama836 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 4,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama837 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 5,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama838 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 6,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama839 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 7,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama840 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 8,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama841 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 9,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama842 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 10,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama843 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 11,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama844 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 12,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama845 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 13,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama846 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 14,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama847 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 15,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama848 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 16,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama849 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 17,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama850 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 18,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama851 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 19,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama852 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 20,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama853 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 21,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama854 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 22,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama855 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 23,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama856 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 24,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama857 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 25,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama858 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 26,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama859 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 27,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama860 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 28,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama861 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 29,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama862 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 30,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama863 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 832,
			first_bit_number = 31,
			last_address = 863,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama864 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 0,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama865 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 1,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama866 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 2,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama867 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 3,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama868 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 4,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama869 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 5,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama870 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 6,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama871 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 7,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama872 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 8,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama873 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 9,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama874 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 10,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama875 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 11,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama876 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 12,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama877 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 13,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama878 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 14,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama879 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 15,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama880 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 16,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama881 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 17,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama882 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 18,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama883 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 19,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama884 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 20,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama885 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 21,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama886 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 22,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama887 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 23,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama888 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 24,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama889 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 25,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama890 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 26,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama891 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 27,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama892 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 28,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama893 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 29,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama894 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 30,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama895 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 864,
			first_bit_number = 31,
			last_address = 895,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama896 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 0,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama897 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 1,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama898 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 2,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama899 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 3,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama900 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 4,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama901 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 5,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama902 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 6,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama903 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 7,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama904 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 8,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama905 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 9,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama906 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 10,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama907 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 11,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama908 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 12,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama909 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 13,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama910 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 14,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama911 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 15,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama912 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 16,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama913 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 17,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama914 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 18,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama915 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 19,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama916 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 20,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama917 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 21,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama918 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 22,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama919 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 23,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama920 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 24,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama921 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 25,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama922 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 26,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama923 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 27,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama924 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 28,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama925 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 29,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama926 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 30,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama927 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 896,
			first_bit_number = 31,
			last_address = 927,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama928 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 0,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama929 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 1,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama930 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 2,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama931 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 3,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama932 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 4,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama933 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 5,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama934 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 6,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama935 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 7,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama936 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 8,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama937 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 9,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama938 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 10,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama939 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 11,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama940 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 12,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama941 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 13,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama942 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 14,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama943 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 15,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama944 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 16,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama945 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 17,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama946 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 18,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama947 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 19,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama948 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 20,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama949 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 21,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama950 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 22,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama951 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 23,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama952 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 24,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama953 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 25,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama954 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 26,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama955 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 27,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama956 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 28,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama957 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 29,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama958 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 30,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama959 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 928,
			first_bit_number = 31,
			last_address = 959,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama960 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 0,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama961 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 1,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama962 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 2,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama963 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 3,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama964 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 4,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama965 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 5,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama966 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 6,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama967 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 7,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama968 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 8,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama969 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 9,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama970 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 10,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama971 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 11,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama972 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 12,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama973 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 13,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama974 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 14,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama975 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 15,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama976 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 16,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama977 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 17,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama978 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 18,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama979 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 19,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama980 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 20,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama981 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 21,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama982 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 22,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama983 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 23,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama984 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 24,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama985 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 25,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama986 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 26,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama987 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 27,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama988 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 28,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama989 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 29,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama990 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 30,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama991 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 960,
			first_bit_number = 31,
			last_address = 991,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama992 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 0,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama993 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 1,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama994 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 2,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama995 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 3,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama996 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 4,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama997 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 5,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama998 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 6,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama999 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 7,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1000 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 8,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1001 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 9,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1002 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 10,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1003 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 11,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1004 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 12,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1005 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 13,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1006 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 14,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1007 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 15,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1008 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 16,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1009 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 17,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1010 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 18,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1011 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 19,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1012 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 20,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1013 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 21,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1014 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 22,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1015 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 23,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1016 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 24,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1017 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 25,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1018 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 26,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1019 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 27,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1020 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 28,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1021 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 29,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1022 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 30,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	lutrama1023 : cyclonev_mlab_cell
		WITH (
			address_width = 5,
			byte_enable_mask_width = 1,
			data_width = 1,
			first_address = 992,
			first_bit_number = 31,
			last_address = 1023,
			logical_ram_depth = 1024,
			logical_ram_name = "ALTDPRAM_INSTANCE",
			logical_ram_width = 32
		);
	byteena_wire[3..0]	: WIRE;
	datain_wire[31..0]	: WIRE;
	dataout_wire[31..0]	: WIRE;
	rdaddr_wire[9..0]	: WIRE;
	wr_en	: WIRE;
	wraddr_wire[9..0]	: WIRE;

BEGIN 
	rdaddr_reg[].clk = clock0;
	rdaddr_reg[].d = address_a[];
	wr_decode.data[4..0] = wraddr_wire[9..5];
	wr_decode.enable = wr_en;
	rd_mux.data[] = ( lutrama[1023..0].portbdataout[]);
	rd_mux.sel[4..0] = rdaddr_wire[9..5];
	lutrama[1023..0].clk0 = clock0;
	lutrama[1023..0].ena0 = ( wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..31], wr_decode.eq[31..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..30], wr_decode.eq[30..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..29], wr_decode.eq[29..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..28], wr_decode.eq[28..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..27], wr_decode.eq[27..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..26], wr_decode.eq[26..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..25], wr_decode.eq[25..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..24], wr_decode.eq[24..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..23], wr_decode.eq[23..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..22], wr_decode.eq[22..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..21], wr_decode.eq[21..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..20], wr_decode.eq[20..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..19], wr_decode.eq[19..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..18], wr_decode.eq[18..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..17], wr_decode.eq[17..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..16], wr_decode.eq[16..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..15], wr_decode.eq[15..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..14], wr_decode.eq[14..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..13], wr_decode.eq[13..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..12], wr_decode.eq[12..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..11], wr_decode.eq[11..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..10], wr_decode.eq[10..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..9], wr_decode.eq[9..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..8], wr_decode.eq[8..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..7], wr_decode.eq[7..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..6], wr_decode.eq[6..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..5], wr_decode.eq[5..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..4], wr_decode.eq[4..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..3], wr_decode.eq[3..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..2], wr_decode.eq[2..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..1], wr_decode.eq[1..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0], wr_decode.eq[0..0]);
	lutrama[1023..0].portaaddr[4..0] = wraddr_wire[4..0];
	lutrama[7..0].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[15..8].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[23..16].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[31..24].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[39..32].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[47..40].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[55..48].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[63..56].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[71..64].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[79..72].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[87..80].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[95..88].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[103..96].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[111..104].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[119..112].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[127..120].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[135..128].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[143..136].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[151..144].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[159..152].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[167..160].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[175..168].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[183..176].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[191..184].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[199..192].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[207..200].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[215..208].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[223..216].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[231..224].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[239..232].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[247..240].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[255..248].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[263..256].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[271..264].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[279..272].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[287..280].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[295..288].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[303..296].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[311..304].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[319..312].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[327..320].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[335..328].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[343..336].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[351..344].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[359..352].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[367..360].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[375..368].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[383..376].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[391..384].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[399..392].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[407..400].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[415..408].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[423..416].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[431..424].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[439..432].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[447..440].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[455..448].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[463..456].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[471..464].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[479..472].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[487..480].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[495..488].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[503..496].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[511..504].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[519..512].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[527..520].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[535..528].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[543..536].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[551..544].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[559..552].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[567..560].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[575..568].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[583..576].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[591..584].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[599..592].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[607..600].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[615..608].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[623..616].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[631..624].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[639..632].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[647..640].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[655..648].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[663..656].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[671..664].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[679..672].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[687..680].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[695..688].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[703..696].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[711..704].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[719..712].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[727..720].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[735..728].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[743..736].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[751..744].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[759..752].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[767..760].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[775..768].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[783..776].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[791..784].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[799..792].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[807..800].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[815..808].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[823..816].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[831..824].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[839..832].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[847..840].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[855..848].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[863..856].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[871..864].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[879..872].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[887..880].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[895..888].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[903..896].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[911..904].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[919..912].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[927..920].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[935..928].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[943..936].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[951..944].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[959..952].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[967..960].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[975..968].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[983..976].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[991..984].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[999..992].portabyteenamasks[0..0] = byteena_wire[0..0];
	lutrama[1007..1000].portabyteenamasks[0..0] = byteena_wire[1..1];
	lutrama[1015..1008].portabyteenamasks[0..0] = byteena_wire[2..2];
	lutrama[1023..1016].portabyteenamasks[0..0] = byteena_wire[3..3];
	lutrama[0].portadatain[0..0] = datain_wire[0..0];
	lutrama[1].portadatain[0..0] = datain_wire[1..1];
	lutrama[2].portadatain[0..0] = datain_wire[2..2];
	lutrama[3].portadatain[0..0] = datain_wire[3..3];
	lutrama[4].portadatain[0..0] = datain_wire[4..4];
	lutrama[5].portadatain[0..0] = datain_wire[5..5];
	lutrama[6].portadatain[0..0] = datain_wire[6..6];
	lutrama[7].portadatain[0..0] = datain_wire[7..7];
	lutrama[8].portadatain[0..0] = datain_wire[8..8];
	lutrama[9].portadatain[0..0] = datain_wire[9..9];
	lutrama[10].portadatain[0..0] = datain_wire[10..10];
	lutrama[11].portadatain[0..0] = datain_wire[11..11];
	lutrama[12].portadatain[0..0] = datain_wire[12..12];
	lutrama[13].portadatain[0..0] = datain_wire[13..13];
	lutrama[14].portadatain[0..0] = datain_wire[14..14];
	lutrama[15].portadatain[0..0] = datain_wire[15..15];
	lutrama[16].portadatain[0..0] = datain_wire[16..16];
	lutrama[17].portadatain[0..0] = datain_wire[17..17];
	lutrama[18].portadatain[0..0] = datain_wire[18..18];
	lutrama[19].portadatain[0..0] = datain_wire[19..19];
	lutrama[20].portadatain[0..0] = datain_wire[20..20];
	lutrama[21].portadatain[0..0] = datain_wire[21..21];
	lutrama[22].portadatain[0..0] = datain_wire[22..22];
	lutrama[23].portadatain[0..0] = datain_wire[23..23];
	lutrama[24].portadatain[0..0] = datain_wire[24..24];
	lutrama[25].portadatain[0..0] = datain_wire[25..25];
	lutrama[26].portadatain[0..0] = datain_wire[26..26];
	lutrama[27].portadatain[0..0] = datain_wire[27..27];
	lutrama[28].portadatain[0..0] = datain_wire[28..28];
	lutrama[29].portadatain[0..0] = datain_wire[29..29];
	lutrama[30].portadatain[0..0] = datain_wire[30..30];
	lutrama[31].portadatain[0..0] = datain_wire[31..31];
	lutrama[32].portadatain[0..0] = datain_wire[0..0];
	lutrama[33].portadatain[0..0] = datain_wire[1..1];
	lutrama[34].portadatain[0..0] = datain_wire[2..2];
	lutrama[35].portadatain[0..0] = datain_wire[3..3];
	lutrama[36].portadatain[0..0] = datain_wire[4..4];
	lutrama[37].portadatain[0..0] = datain_wire[5..5];
	lutrama[38].portadatain[0..0] = datain_wire[6..6];
	lutrama[39].portadatain[0..0] = datain_wire[7..7];
	lutrama[40].portadatain[0..0] = datain_wire[8..8];
	lutrama[41].portadatain[0..0] = datain_wire[9..9];
	lutrama[42].portadatain[0..0] = datain_wire[10..10];
	lutrama[43].portadatain[0..0] = datain_wire[11..11];
	lutrama[44].portadatain[0..0] = datain_wire[12..12];
	lutrama[45].portadatain[0..0] = datain_wire[13..13];
	lutrama[46].portadatain[0..0] = datain_wire[14..14];
	lutrama[47].portadatain[0..0] = datain_wire[15..15];
	lutrama[48].portadatain[0..0] = datain_wire[16..16];
	lutrama[49].portadatain[0..0] = datain_wire[17..17];
	lutrama[50].portadatain[0..0] = datain_wire[18..18];
	lutrama[51].portadatain[0..0] = datain_wire[19..19];
	lutrama[52].portadatain[0..0] = datain_wire[20..20];
	lutrama[53].portadatain[0..0] = datain_wire[21..21];
	lutrama[54].portadatain[0..0] = datain_wire[22..22];
	lutrama[55].portadatain[0..0] = datain_wire[23..23];
	lutrama[56].portadatain[0..0] = datain_wire[24..24];
	lutrama[57].portadatain[0..0] = datain_wire[25..25];
	lutrama[58].portadatain[0..0] = datain_wire[26..26];
	lutrama[59].portadatain[0..0] = datain_wire[27..27];
	lutrama[60].portadatain[0..0] = datain_wire[28..28];
	lutrama[61].portadatain[0..0] = datain_wire[29..29];
	lutrama[62].portadatain[0..0] = datain_wire[30..30];
	lutrama[63].portadatain[0..0] = datain_wire[31..31];
	lutrama[64].portadatain[0..0] = datain_wire[0..0];
	lutrama[65].portadatain[0..0] = datain_wire[1..1];
	lutrama[66].portadatain[0..0] = datain_wire[2..2];
	lutrama[67].portadatain[0..0] = datain_wire[3..3];
	lutrama[68].portadatain[0..0] = datain_wire[4..4];
	lutrama[69].portadatain[0..0] = datain_wire[5..5];
	lutrama[70].portadatain[0..0] = datain_wire[6..6];
	lutrama[71].portadatain[0..0] = datain_wire[7..7];
	lutrama[72].portadatain[0..0] = datain_wire[8..8];
	lutrama[73].portadatain[0..0] = datain_wire[9..9];
	lutrama[74].portadatain[0..0] = datain_wire[10..10];
	lutrama[75].portadatain[0..0] = datain_wire[11..11];
	lutrama[76].portadatain[0..0] = datain_wire[12..12];
	lutrama[77].portadatain[0..0] = datain_wire[13..13];
	lutrama[78].portadatain[0..0] = datain_wire[14..14];
	lutrama[79].portadatain[0..0] = datain_wire[15..15];
	lutrama[80].portadatain[0..0] = datain_wire[16..16];
	lutrama[81].portadatain[0..0] = datain_wire[17..17];
	lutrama[82].portadatain[0..0] = datain_wire[18..18];
	lutrama[83].portadatain[0..0] = datain_wire[19..19];
	lutrama[84].portadatain[0..0] = datain_wire[20..20];
	lutrama[85].portadatain[0..0] = datain_wire[21..21];
	lutrama[86].portadatain[0..0] = datain_wire[22..22];
	lutrama[87].portadatain[0..0] = datain_wire[23..23];
	lutrama[88].portadatain[0..0] = datain_wire[24..24];
	lutrama[89].portadatain[0..0] = datain_wire[25..25];
	lutrama[90].portadatain[0..0] = datain_wire[26..26];
	lutrama[91].portadatain[0..0] = datain_wire[27..27];
	lutrama[92].portadatain[0..0] = datain_wire[28..28];
	lutrama[93].portadatain[0..0] = datain_wire[29..29];
	lutrama[94].portadatain[0..0] = datain_wire[30..30];
	lutrama[95].portadatain[0..0] = datain_wire[31..31];
	lutrama[96].portadatain[0..0] = datain_wire[0..0];
	lutrama[97].portadatain[0..0] = datain_wire[1..1];
	lutrama[98].portadatain[0..0] = datain_wire[2..2];
	lutrama[99].portadatain[0..0] = datain_wire[3..3];
	lutrama[100].portadatain[0..0] = datain_wire[4..4];
	lutrama[101].portadatain[0..0] = datain_wire[5..5];
	lutrama[102].portadatain[0..0] = datain_wire[6..6];
	lutrama[103].portadatain[0..0] = datain_wire[7..7];
	lutrama[104].portadatain[0..0] = datain_wire[8..8];
	lutrama[105].portadatain[0..0] = datain_wire[9..9];
	lutrama[106].portadatain[0..0] = datain_wire[10..10];
	lutrama[107].portadatain[0..0] = datain_wire[11..11];
	lutrama[108].portadatain[0..0] = datain_wire[12..12];
	lutrama[109].portadatain[0..0] = datain_wire[13..13];
	lutrama[110].portadatain[0..0] = datain_wire[14..14];
	lutrama[111].portadatain[0..0] = datain_wire[15..15];
	lutrama[112].portadatain[0..0] = datain_wire[16..16];
	lutrama[113].portadatain[0..0] = datain_wire[17..17];
	lutrama[114].portadatain[0..0] = datain_wire[18..18];
	lutrama[115].portadatain[0..0] = datain_wire[19..19];
	lutrama[116].portadatain[0..0] = datain_wire[20..20];
	lutrama[117].portadatain[0..0] = datain_wire[21..21];
	lutrama[118].portadatain[0..0] = datain_wire[22..22];
	lutrama[119].portadatain[0..0] = datain_wire[23..23];
	lutrama[120].portadatain[0..0] = datain_wire[24..24];
	lutrama[121].portadatain[0..0] = datain_wire[25..25];
	lutrama[122].portadatain[0..0] = datain_wire[26..26];
	lutrama[123].portadatain[0..0] = datain_wire[27..27];
	lutrama[124].portadatain[0..0] = datain_wire[28..28];
	lutrama[125].portadatain[0..0] = datain_wire[29..29];
	lutrama[126].portadatain[0..0] = datain_wire[30..30];
	lutrama[127].portadatain[0..0] = datain_wire[31..31];
	lutrama[128].portadatain[0..0] = datain_wire[0..0];
	lutrama[129].portadatain[0..0] = datain_wire[1..1];
	lutrama[130].portadatain[0..0] = datain_wire[2..2];
	lutrama[131].portadatain[0..0] = datain_wire[3..3];
	lutrama[132].portadatain[0..0] = datain_wire[4..4];
	lutrama[133].portadatain[0..0] = datain_wire[5..5];
	lutrama[134].portadatain[0..0] = datain_wire[6..6];
	lutrama[135].portadatain[0..0] = datain_wire[7..7];
	lutrama[136].portadatain[0..0] = datain_wire[8..8];
	lutrama[137].portadatain[0..0] = datain_wire[9..9];
	lutrama[138].portadatain[0..0] = datain_wire[10..10];
	lutrama[139].portadatain[0..0] = datain_wire[11..11];
	lutrama[140].portadatain[0..0] = datain_wire[12..12];
	lutrama[141].portadatain[0..0] = datain_wire[13..13];
	lutrama[142].portadatain[0..0] = datain_wire[14..14];
	lutrama[143].portadatain[0..0] = datain_wire[15..15];
	lutrama[144].portadatain[0..0] = datain_wire[16..16];
	lutrama[145].portadatain[0..0] = datain_wire[17..17];
	lutrama[146].portadatain[0..0] = datain_wire[18..18];
	lutrama[147].portadatain[0..0] = datain_wire[19..19];
	lutrama[148].portadatain[0..0] = datain_wire[20..20];
	lutrama[149].portadatain[0..0] = datain_wire[21..21];
	lutrama[150].portadatain[0..0] = datain_wire[22..22];
	lutrama[151].portadatain[0..0] = datain_wire[23..23];
	lutrama[152].portadatain[0..0] = datain_wire[24..24];
	lutrama[153].portadatain[0..0] = datain_wire[25..25];
	lutrama[154].portadatain[0..0] = datain_wire[26..26];
	lutrama[155].portadatain[0..0] = datain_wire[27..27];
	lutrama[156].portadatain[0..0] = datain_wire[28..28];
	lutrama[157].portadatain[0..0] = datain_wire[29..29];
	lutrama[158].portadatain[0..0] = datain_wire[30..30];
	lutrama[159].portadatain[0..0] = datain_wire[31..31];
	lutrama[160].portadatain[0..0] = datain_wire[0..0];
	lutrama[161].portadatain[0..0] = datain_wire[1..1];
	lutrama[162].portadatain[0..0] = datain_wire[2..2];
	lutrama[163].portadatain[0..0] = datain_wire[3..3];
	lutrama[164].portadatain[0..0] = datain_wire[4..4];
	lutrama[165].portadatain[0..0] = datain_wire[5..5];
	lutrama[166].portadatain[0..0] = datain_wire[6..6];
	lutrama[167].portadatain[0..0] = datain_wire[7..7];
	lutrama[168].portadatain[0..0] = datain_wire[8..8];
	lutrama[169].portadatain[0..0] = datain_wire[9..9];
	lutrama[170].portadatain[0..0] = datain_wire[10..10];
	lutrama[171].portadatain[0..0] = datain_wire[11..11];
	lutrama[172].portadatain[0..0] = datain_wire[12..12];
	lutrama[173].portadatain[0..0] = datain_wire[13..13];
	lutrama[174].portadatain[0..0] = datain_wire[14..14];
	lutrama[175].portadatain[0..0] = datain_wire[15..15];
	lutrama[176].portadatain[0..0] = datain_wire[16..16];
	lutrama[177].portadatain[0..0] = datain_wire[17..17];
	lutrama[178].portadatain[0..0] = datain_wire[18..18];
	lutrama[179].portadatain[0..0] = datain_wire[19..19];
	lutrama[180].portadatain[0..0] = datain_wire[20..20];
	lutrama[181].portadatain[0..0] = datain_wire[21..21];
	lutrama[182].portadatain[0..0] = datain_wire[22..22];
	lutrama[183].portadatain[0..0] = datain_wire[23..23];
	lutrama[184].portadatain[0..0] = datain_wire[24..24];
	lutrama[185].portadatain[0..0] = datain_wire[25..25];
	lutrama[186].portadatain[0..0] = datain_wire[26..26];
	lutrama[187].portadatain[0..0] = datain_wire[27..27];
	lutrama[188].portadatain[0..0] = datain_wire[28..28];
	lutrama[189].portadatain[0..0] = datain_wire[29..29];
	lutrama[190].portadatain[0..0] = datain_wire[30..30];
	lutrama[191].portadatain[0..0] = datain_wire[31..31];
	lutrama[192].portadatain[0..0] = datain_wire[0..0];
	lutrama[193].portadatain[0..0] = datain_wire[1..1];
	lutrama[194].portadatain[0..0] = datain_wire[2..2];
	lutrama[195].portadatain[0..0] = datain_wire[3..3];
	lutrama[196].portadatain[0..0] = datain_wire[4..4];
	lutrama[197].portadatain[0..0] = datain_wire[5..5];
	lutrama[198].portadatain[0..0] = datain_wire[6..6];
	lutrama[199].portadatain[0..0] = datain_wire[7..7];
	lutrama[200].portadatain[0..0] = datain_wire[8..8];
	lutrama[201].portadatain[0..0] = datain_wire[9..9];
	lutrama[202].portadatain[0..0] = datain_wire[10..10];
	lutrama[203].portadatain[0..0] = datain_wire[11..11];
	lutrama[204].portadatain[0..0] = datain_wire[12..12];
	lutrama[205].portadatain[0..0] = datain_wire[13..13];
	lutrama[206].portadatain[0..0] = datain_wire[14..14];
	lutrama[207].portadatain[0..0] = datain_wire[15..15];
	lutrama[208].portadatain[0..0] = datain_wire[16..16];
	lutrama[209].portadatain[0..0] = datain_wire[17..17];
	lutrama[210].portadatain[0..0] = datain_wire[18..18];
	lutrama[211].portadatain[0..0] = datain_wire[19..19];
	lutrama[212].portadatain[0..0] = datain_wire[20..20];
	lutrama[213].portadatain[0..0] = datain_wire[21..21];
	lutrama[214].portadatain[0..0] = datain_wire[22..22];
	lutrama[215].portadatain[0..0] = datain_wire[23..23];
	lutrama[216].portadatain[0..0] = datain_wire[24..24];
	lutrama[217].portadatain[0..0] = datain_wire[25..25];
	lutrama[218].portadatain[0..0] = datain_wire[26..26];
	lutrama[219].portadatain[0..0] = datain_wire[27..27];
	lutrama[220].portadatain[0..0] = datain_wire[28..28];
	lutrama[221].portadatain[0..0] = datain_wire[29..29];
	lutrama[222].portadatain[0..0] = datain_wire[30..30];
	lutrama[223].portadatain[0..0] = datain_wire[31..31];
	lutrama[224].portadatain[0..0] = datain_wire[0..0];
	lutrama[225].portadatain[0..0] = datain_wire[1..1];
	lutrama[226].portadatain[0..0] = datain_wire[2..2];
	lutrama[227].portadatain[0..0] = datain_wire[3..3];
	lutrama[228].portadatain[0..0] = datain_wire[4..4];
	lutrama[229].portadatain[0..0] = datain_wire[5..5];
	lutrama[230].portadatain[0..0] = datain_wire[6..6];
	lutrama[231].portadatain[0..0] = datain_wire[7..7];
	lutrama[232].portadatain[0..0] = datain_wire[8..8];
	lutrama[233].portadatain[0..0] = datain_wire[9..9];
	lutrama[234].portadatain[0..0] = datain_wire[10..10];
	lutrama[235].portadatain[0..0] = datain_wire[11..11];
	lutrama[236].portadatain[0..0] = datain_wire[12..12];
	lutrama[237].portadatain[0..0] = datain_wire[13..13];
	lutrama[238].portadatain[0..0] = datain_wire[14..14];
	lutrama[239].portadatain[0..0] = datain_wire[15..15];
	lutrama[240].portadatain[0..0] = datain_wire[16..16];
	lutrama[241].portadatain[0..0] = datain_wire[17..17];
	lutrama[242].portadatain[0..0] = datain_wire[18..18];
	lutrama[243].portadatain[0..0] = datain_wire[19..19];
	lutrama[244].portadatain[0..0] = datain_wire[20..20];
	lutrama[245].portadatain[0..0] = datain_wire[21..21];
	lutrama[246].portadatain[0..0] = datain_wire[22..22];
	lutrama[247].portadatain[0..0] = datain_wire[23..23];
	lutrama[248].portadatain[0..0] = datain_wire[24..24];
	lutrama[249].portadatain[0..0] = datain_wire[25..25];
	lutrama[250].portadatain[0..0] = datain_wire[26..26];
	lutrama[251].portadatain[0..0] = datain_wire[27..27];
	lutrama[252].portadatain[0..0] = datain_wire[28..28];
	lutrama[253].portadatain[0..0] = datain_wire[29..29];
	lutrama[254].portadatain[0..0] = datain_wire[30..30];
	lutrama[255].portadatain[0..0] = datain_wire[31..31];
	lutrama[256].portadatain[0..0] = datain_wire[0..0];
	lutrama[257].portadatain[0..0] = datain_wire[1..1];
	lutrama[258].portadatain[0..0] = datain_wire[2..2];
	lutrama[259].portadatain[0..0] = datain_wire[3..3];
	lutrama[260].portadatain[0..0] = datain_wire[4..4];
	lutrama[261].portadatain[0..0] = datain_wire[5..5];
	lutrama[262].portadatain[0..0] = datain_wire[6..6];
	lutrama[263].portadatain[0..0] = datain_wire[7..7];
	lutrama[264].portadatain[0..0] = datain_wire[8..8];
	lutrama[265].portadatain[0..0] = datain_wire[9..9];
	lutrama[266].portadatain[0..0] = datain_wire[10..10];
	lutrama[267].portadatain[0..0] = datain_wire[11..11];
	lutrama[268].portadatain[0..0] = datain_wire[12..12];
	lutrama[269].portadatain[0..0] = datain_wire[13..13];
	lutrama[270].portadatain[0..0] = datain_wire[14..14];
	lutrama[271].portadatain[0..0] = datain_wire[15..15];
	lutrama[272].portadatain[0..0] = datain_wire[16..16];
	lutrama[273].portadatain[0..0] = datain_wire[17..17];
	lutrama[274].portadatain[0..0] = datain_wire[18..18];
	lutrama[275].portadatain[0..0] = datain_wire[19..19];
	lutrama[276].portadatain[0..0] = datain_wire[20..20];
	lutrama[277].portadatain[0..0] = datain_wire[21..21];
	lutrama[278].portadatain[0..0] = datain_wire[22..22];
	lutrama[279].portadatain[0..0] = datain_wire[23..23];
	lutrama[280].portadatain[0..0] = datain_wire[24..24];
	lutrama[281].portadatain[0..0] = datain_wire[25..25];
	lutrama[282].portadatain[0..0] = datain_wire[26..26];
	lutrama[283].portadatain[0..0] = datain_wire[27..27];
	lutrama[284].portadatain[0..0] = datain_wire[28..28];
	lutrama[285].portadatain[0..0] = datain_wire[29..29];
	lutrama[286].portadatain[0..0] = datain_wire[30..30];
	lutrama[287].portadatain[0..0] = datain_wire[31..31];
	lutrama[288].portadatain[0..0] = datain_wire[0..0];
	lutrama[289].portadatain[0..0] = datain_wire[1..1];
	lutrama[290].portadatain[0..0] = datain_wire[2..2];
	lutrama[291].portadatain[0..0] = datain_wire[3..3];
	lutrama[292].portadatain[0..0] = datain_wire[4..4];
	lutrama[293].portadatain[0..0] = datain_wire[5..5];
	lutrama[294].portadatain[0..0] = datain_wire[6..6];
	lutrama[295].portadatain[0..0] = datain_wire[7..7];
	lutrama[296].portadatain[0..0] = datain_wire[8..8];
	lutrama[297].portadatain[0..0] = datain_wire[9..9];
	lutrama[298].portadatain[0..0] = datain_wire[10..10];
	lutrama[299].portadatain[0..0] = datain_wire[11..11];
	lutrama[300].portadatain[0..0] = datain_wire[12..12];
	lutrama[301].portadatain[0..0] = datain_wire[13..13];
	lutrama[302].portadatain[0..0] = datain_wire[14..14];
	lutrama[303].portadatain[0..0] = datain_wire[15..15];
	lutrama[304].portadatain[0..0] = datain_wire[16..16];
	lutrama[305].portadatain[0..0] = datain_wire[17..17];
	lutrama[306].portadatain[0..0] = datain_wire[18..18];
	lutrama[307].portadatain[0..0] = datain_wire[19..19];
	lutrama[308].portadatain[0..0] = datain_wire[20..20];
	lutrama[309].portadatain[0..0] = datain_wire[21..21];
	lutrama[310].portadatain[0..0] = datain_wire[22..22];
	lutrama[311].portadatain[0..0] = datain_wire[23..23];
	lutrama[312].portadatain[0..0] = datain_wire[24..24];
	lutrama[313].portadatain[0..0] = datain_wire[25..25];
	lutrama[314].portadatain[0..0] = datain_wire[26..26];
	lutrama[315].portadatain[0..0] = datain_wire[27..27];
	lutrama[316].portadatain[0..0] = datain_wire[28..28];
	lutrama[317].portadatain[0..0] = datain_wire[29..29];
	lutrama[318].portadatain[0..0] = datain_wire[30..30];
	lutrama[319].portadatain[0..0] = datain_wire[31..31];
	lutrama[320].portadatain[0..0] = datain_wire[0..0];
	lutrama[321].portadatain[0..0] = datain_wire[1..1];
	lutrama[322].portadatain[0..0] = datain_wire[2..2];
	lutrama[323].portadatain[0..0] = datain_wire[3..3];
	lutrama[324].portadatain[0..0] = datain_wire[4..4];
	lutrama[325].portadatain[0..0] = datain_wire[5..5];
	lutrama[326].portadatain[0..0] = datain_wire[6..6];
	lutrama[327].portadatain[0..0] = datain_wire[7..7];
	lutrama[328].portadatain[0..0] = datain_wire[8..8];
	lutrama[329].portadatain[0..0] = datain_wire[9..9];
	lutrama[330].portadatain[0..0] = datain_wire[10..10];
	lutrama[331].portadatain[0..0] = datain_wire[11..11];
	lutrama[332].portadatain[0..0] = datain_wire[12..12];
	lutrama[333].portadatain[0..0] = datain_wire[13..13];
	lutrama[334].portadatain[0..0] = datain_wire[14..14];
	lutrama[335].portadatain[0..0] = datain_wire[15..15];
	lutrama[336].portadatain[0..0] = datain_wire[16..16];
	lutrama[337].portadatain[0..0] = datain_wire[17..17];
	lutrama[338].portadatain[0..0] = datain_wire[18..18];
	lutrama[339].portadatain[0..0] = datain_wire[19..19];
	lutrama[340].portadatain[0..0] = datain_wire[20..20];
	lutrama[341].portadatain[0..0] = datain_wire[21..21];
	lutrama[342].portadatain[0..0] = datain_wire[22..22];
	lutrama[343].portadatain[0..0] = datain_wire[23..23];
	lutrama[344].portadatain[0..0] = datain_wire[24..24];
	lutrama[345].portadatain[0..0] = datain_wire[25..25];
	lutrama[346].portadatain[0..0] = datain_wire[26..26];
	lutrama[347].portadatain[0..0] = datain_wire[27..27];
	lutrama[348].portadatain[0..0] = datain_wire[28..28];
	lutrama[349].portadatain[0..0] = datain_wire[29..29];
	lutrama[350].portadatain[0..0] = datain_wire[30..30];
	lutrama[351].portadatain[0..0] = datain_wire[31..31];
	lutrama[352].portadatain[0..0] = datain_wire[0..0];
	lutrama[353].portadatain[0..0] = datain_wire[1..1];
	lutrama[354].portadatain[0..0] = datain_wire[2..2];
	lutrama[355].portadatain[0..0] = datain_wire[3..3];
	lutrama[356].portadatain[0..0] = datain_wire[4..4];
	lutrama[357].portadatain[0..0] = datain_wire[5..5];
	lutrama[358].portadatain[0..0] = datain_wire[6..6];
	lutrama[359].portadatain[0..0] = datain_wire[7..7];
	lutrama[360].portadatain[0..0] = datain_wire[8..8];
	lutrama[361].portadatain[0..0] = datain_wire[9..9];
	lutrama[362].portadatain[0..0] = datain_wire[10..10];
	lutrama[363].portadatain[0..0] = datain_wire[11..11];
	lutrama[364].portadatain[0..0] = datain_wire[12..12];
	lutrama[365].portadatain[0..0] = datain_wire[13..13];
	lutrama[366].portadatain[0..0] = datain_wire[14..14];
	lutrama[367].portadatain[0..0] = datain_wire[15..15];
	lutrama[368].portadatain[0..0] = datain_wire[16..16];
	lutrama[369].portadatain[0..0] = datain_wire[17..17];
	lutrama[370].portadatain[0..0] = datain_wire[18..18];
	lutrama[371].portadatain[0..0] = datain_wire[19..19];
	lutrama[372].portadatain[0..0] = datain_wire[20..20];
	lutrama[373].portadatain[0..0] = datain_wire[21..21];
	lutrama[374].portadatain[0..0] = datain_wire[22..22];
	lutrama[375].portadatain[0..0] = datain_wire[23..23];
	lutrama[376].portadatain[0..0] = datain_wire[24..24];
	lutrama[377].portadatain[0..0] = datain_wire[25..25];
	lutrama[378].portadatain[0..0] = datain_wire[26..26];
	lutrama[379].portadatain[0..0] = datain_wire[27..27];
	lutrama[380].portadatain[0..0] = datain_wire[28..28];
	lutrama[381].portadatain[0..0] = datain_wire[29..29];
	lutrama[382].portadatain[0..0] = datain_wire[30..30];
	lutrama[383].portadatain[0..0] = datain_wire[31..31];
	lutrama[384].portadatain[0..0] = datain_wire[0..0];
	lutrama[385].portadatain[0..0] = datain_wire[1..1];
	lutrama[386].portadatain[0..0] = datain_wire[2..2];
	lutrama[387].portadatain[0..0] = datain_wire[3..3];
	lutrama[388].portadatain[0..0] = datain_wire[4..4];
	lutrama[389].portadatain[0..0] = datain_wire[5..5];
	lutrama[390].portadatain[0..0] = datain_wire[6..6];
	lutrama[391].portadatain[0..0] = datain_wire[7..7];
	lutrama[392].portadatain[0..0] = datain_wire[8..8];
	lutrama[393].portadatain[0..0] = datain_wire[9..9];
	lutrama[394].portadatain[0..0] = datain_wire[10..10];
	lutrama[395].portadatain[0..0] = datain_wire[11..11];
	lutrama[396].portadatain[0..0] = datain_wire[12..12];
	lutrama[397].portadatain[0..0] = datain_wire[13..13];
	lutrama[398].portadatain[0..0] = datain_wire[14..14];
	lutrama[399].portadatain[0..0] = datain_wire[15..15];
	lutrama[400].portadatain[0..0] = datain_wire[16..16];
	lutrama[401].portadatain[0..0] = datain_wire[17..17];
	lutrama[402].portadatain[0..0] = datain_wire[18..18];
	lutrama[403].portadatain[0..0] = datain_wire[19..19];
	lutrama[404].portadatain[0..0] = datain_wire[20..20];
	lutrama[405].portadatain[0..0] = datain_wire[21..21];
	lutrama[406].portadatain[0..0] = datain_wire[22..22];
	lutrama[407].portadatain[0..0] = datain_wire[23..23];
	lutrama[408].portadatain[0..0] = datain_wire[24..24];
	lutrama[409].portadatain[0..0] = datain_wire[25..25];
	lutrama[410].portadatain[0..0] = datain_wire[26..26];
	lutrama[411].portadatain[0..0] = datain_wire[27..27];
	lutrama[412].portadatain[0..0] = datain_wire[28..28];
	lutrama[413].portadatain[0..0] = datain_wire[29..29];
	lutrama[414].portadatain[0..0] = datain_wire[30..30];
	lutrama[415].portadatain[0..0] = datain_wire[31..31];
	lutrama[416].portadatain[0..0] = datain_wire[0..0];
	lutrama[417].portadatain[0..0] = datain_wire[1..1];
	lutrama[418].portadatain[0..0] = datain_wire[2..2];
	lutrama[419].portadatain[0..0] = datain_wire[3..3];
	lutrama[420].portadatain[0..0] = datain_wire[4..4];
	lutrama[421].portadatain[0..0] = datain_wire[5..5];
	lutrama[422].portadatain[0..0] = datain_wire[6..6];
	lutrama[423].portadatain[0..0] = datain_wire[7..7];
	lutrama[424].portadatain[0..0] = datain_wire[8..8];
	lutrama[425].portadatain[0..0] = datain_wire[9..9];
	lutrama[426].portadatain[0..0] = datain_wire[10..10];
	lutrama[427].portadatain[0..0] = datain_wire[11..11];
	lutrama[428].portadatain[0..0] = datain_wire[12..12];
	lutrama[429].portadatain[0..0] = datain_wire[13..13];
	lutrama[430].portadatain[0..0] = datain_wire[14..14];
	lutrama[431].portadatain[0..0] = datain_wire[15..15];
	lutrama[432].portadatain[0..0] = datain_wire[16..16];
	lutrama[433].portadatain[0..0] = datain_wire[17..17];
	lutrama[434].portadatain[0..0] = datain_wire[18..18];
	lutrama[435].portadatain[0..0] = datain_wire[19..19];
	lutrama[436].portadatain[0..0] = datain_wire[20..20];
	lutrama[437].portadatain[0..0] = datain_wire[21..21];
	lutrama[438].portadatain[0..0] = datain_wire[22..22];
	lutrama[439].portadatain[0..0] = datain_wire[23..23];
	lutrama[440].portadatain[0..0] = datain_wire[24..24];
	lutrama[441].portadatain[0..0] = datain_wire[25..25];
	lutrama[442].portadatain[0..0] = datain_wire[26..26];
	lutrama[443].portadatain[0..0] = datain_wire[27..27];
	lutrama[444].portadatain[0..0] = datain_wire[28..28];
	lutrama[445].portadatain[0..0] = datain_wire[29..29];
	lutrama[446].portadatain[0..0] = datain_wire[30..30];
	lutrama[447].portadatain[0..0] = datain_wire[31..31];
	lutrama[448].portadatain[0..0] = datain_wire[0..0];
	lutrama[449].portadatain[0..0] = datain_wire[1..1];
	lutrama[450].portadatain[0..0] = datain_wire[2..2];
	lutrama[451].portadatain[0..0] = datain_wire[3..3];
	lutrama[452].portadatain[0..0] = datain_wire[4..4];
	lutrama[453].portadatain[0..0] = datain_wire[5..5];
	lutrama[454].portadatain[0..0] = datain_wire[6..6];
	lutrama[455].portadatain[0..0] = datain_wire[7..7];
	lutrama[456].portadatain[0..0] = datain_wire[8..8];
	lutrama[457].portadatain[0..0] = datain_wire[9..9];
	lutrama[458].portadatain[0..0] = datain_wire[10..10];
	lutrama[459].portadatain[0..0] = datain_wire[11..11];
	lutrama[460].portadatain[0..0] = datain_wire[12..12];
	lutrama[461].portadatain[0..0] = datain_wire[13..13];
	lutrama[462].portadatain[0..0] = datain_wire[14..14];
	lutrama[463].portadatain[0..0] = datain_wire[15..15];
	lutrama[464].portadatain[0..0] = datain_wire[16..16];
	lutrama[465].portadatain[0..0] = datain_wire[17..17];
	lutrama[466].portadatain[0..0] = datain_wire[18..18];
	lutrama[467].portadatain[0..0] = datain_wire[19..19];
	lutrama[468].portadatain[0..0] = datain_wire[20..20];
	lutrama[469].portadatain[0..0] = datain_wire[21..21];
	lutrama[470].portadatain[0..0] = datain_wire[22..22];
	lutrama[471].portadatain[0..0] = datain_wire[23..23];
	lutrama[472].portadatain[0..0] = datain_wire[24..24];
	lutrama[473].portadatain[0..0] = datain_wire[25..25];
	lutrama[474].portadatain[0..0] = datain_wire[26..26];
	lutrama[475].portadatain[0..0] = datain_wire[27..27];
	lutrama[476].portadatain[0..0] = datain_wire[28..28];
	lutrama[477].portadatain[0..0] = datain_wire[29..29];
	lutrama[478].portadatain[0..0] = datain_wire[30..30];
	lutrama[479].portadatain[0..0] = datain_wire[31..31];
	lutrama[480].portadatain[0..0] = datain_wire[0..0];
	lutrama[481].portadatain[0..0] = datain_wire[1..1];
	lutrama[482].portadatain[0..0] = datain_wire[2..2];
	lutrama[483].portadatain[0..0] = datain_wire[3..3];
	lutrama[484].portadatain[0..0] = datain_wire[4..4];
	lutrama[485].portadatain[0..0] = datain_wire[5..5];
	lutrama[486].portadatain[0..0] = datain_wire[6..6];
	lutrama[487].portadatain[0..0] = datain_wire[7..7];
	lutrama[488].portadatain[0..0] = datain_wire[8..8];
	lutrama[489].portadatain[0..0] = datain_wire[9..9];
	lutrama[490].portadatain[0..0] = datain_wire[10..10];
	lutrama[491].portadatain[0..0] = datain_wire[11..11];
	lutrama[492].portadatain[0..0] = datain_wire[12..12];
	lutrama[493].portadatain[0..0] = datain_wire[13..13];
	lutrama[494].portadatain[0..0] = datain_wire[14..14];
	lutrama[495].portadatain[0..0] = datain_wire[15..15];
	lutrama[496].portadatain[0..0] = datain_wire[16..16];
	lutrama[497].portadatain[0..0] = datain_wire[17..17];
	lutrama[498].portadatain[0..0] = datain_wire[18..18];
	lutrama[499].portadatain[0..0] = datain_wire[19..19];
	lutrama[500].portadatain[0..0] = datain_wire[20..20];
	lutrama[501].portadatain[0..0] = datain_wire[21..21];
	lutrama[502].portadatain[0..0] = datain_wire[22..22];
	lutrama[503].portadatain[0..0] = datain_wire[23..23];
	lutrama[504].portadatain[0..0] = datain_wire[24..24];
	lutrama[505].portadatain[0..0] = datain_wire[25..25];
	lutrama[506].portadatain[0..0] = datain_wire[26..26];
	lutrama[507].portadatain[0..0] = datain_wire[27..27];
	lutrama[508].portadatain[0..0] = datain_wire[28..28];
	lutrama[509].portadatain[0..0] = datain_wire[29..29];
	lutrama[510].portadatain[0..0] = datain_wire[30..30];
	lutrama[511].portadatain[0..0] = datain_wire[31..31];
	lutrama[512].portadatain[0..0] = datain_wire[0..0];
	lutrama[513].portadatain[0..0] = datain_wire[1..1];
	lutrama[514].portadatain[0..0] = datain_wire[2..2];
	lutrama[515].portadatain[0..0] = datain_wire[3..3];
	lutrama[516].portadatain[0..0] = datain_wire[4..4];
	lutrama[517].portadatain[0..0] = datain_wire[5..5];
	lutrama[518].portadatain[0..0] = datain_wire[6..6];
	lutrama[519].portadatain[0..0] = datain_wire[7..7];
	lutrama[520].portadatain[0..0] = datain_wire[8..8];
	lutrama[521].portadatain[0..0] = datain_wire[9..9];
	lutrama[522].portadatain[0..0] = datain_wire[10..10];
	lutrama[523].portadatain[0..0] = datain_wire[11..11];
	lutrama[524].portadatain[0..0] = datain_wire[12..12];
	lutrama[525].portadatain[0..0] = datain_wire[13..13];
	lutrama[526].portadatain[0..0] = datain_wire[14..14];
	lutrama[527].portadatain[0..0] = datain_wire[15..15];
	lutrama[528].portadatain[0..0] = datain_wire[16..16];
	lutrama[529].portadatain[0..0] = datain_wire[17..17];
	lutrama[530].portadatain[0..0] = datain_wire[18..18];
	lutrama[531].portadatain[0..0] = datain_wire[19..19];
	lutrama[532].portadatain[0..0] = datain_wire[20..20];
	lutrama[533].portadatain[0..0] = datain_wire[21..21];
	lutrama[534].portadatain[0..0] = datain_wire[22..22];
	lutrama[535].portadatain[0..0] = datain_wire[23..23];
	lutrama[536].portadatain[0..0] = datain_wire[24..24];
	lutrama[537].portadatain[0..0] = datain_wire[25..25];
	lutrama[538].portadatain[0..0] = datain_wire[26..26];
	lutrama[539].portadatain[0..0] = datain_wire[27..27];
	lutrama[540].portadatain[0..0] = datain_wire[28..28];
	lutrama[541].portadatain[0..0] = datain_wire[29..29];
	lutrama[542].portadatain[0..0] = datain_wire[30..30];
	lutrama[543].portadatain[0..0] = datain_wire[31..31];
	lutrama[544].portadatain[0..0] = datain_wire[0..0];
	lutrama[545].portadatain[0..0] = datain_wire[1..1];
	lutrama[546].portadatain[0..0] = datain_wire[2..2];
	lutrama[547].portadatain[0..0] = datain_wire[3..3];
	lutrama[548].portadatain[0..0] = datain_wire[4..4];
	lutrama[549].portadatain[0..0] = datain_wire[5..5];
	lutrama[550].portadatain[0..0] = datain_wire[6..6];
	lutrama[551].portadatain[0..0] = datain_wire[7..7];
	lutrama[552].portadatain[0..0] = datain_wire[8..8];
	lutrama[553].portadatain[0..0] = datain_wire[9..9];
	lutrama[554].portadatain[0..0] = datain_wire[10..10];
	lutrama[555].portadatain[0..0] = datain_wire[11..11];
	lutrama[556].portadatain[0..0] = datain_wire[12..12];
	lutrama[557].portadatain[0..0] = datain_wire[13..13];
	lutrama[558].portadatain[0..0] = datain_wire[14..14];
	lutrama[559].portadatain[0..0] = datain_wire[15..15];
	lutrama[560].portadatain[0..0] = datain_wire[16..16];
	lutrama[561].portadatain[0..0] = datain_wire[17..17];
	lutrama[562].portadatain[0..0] = datain_wire[18..18];
	lutrama[563].portadatain[0..0] = datain_wire[19..19];
	lutrama[564].portadatain[0..0] = datain_wire[20..20];
	lutrama[565].portadatain[0..0] = datain_wire[21..21];
	lutrama[566].portadatain[0..0] = datain_wire[22..22];
	lutrama[567].portadatain[0..0] = datain_wire[23..23];
	lutrama[568].portadatain[0..0] = datain_wire[24..24];
	lutrama[569].portadatain[0..0] = datain_wire[25..25];
	lutrama[570].portadatain[0..0] = datain_wire[26..26];
	lutrama[571].portadatain[0..0] = datain_wire[27..27];
	lutrama[572].portadatain[0..0] = datain_wire[28..28];
	lutrama[573].portadatain[0..0] = datain_wire[29..29];
	lutrama[574].portadatain[0..0] = datain_wire[30..30];
	lutrama[575].portadatain[0..0] = datain_wire[31..31];
	lutrama[576].portadatain[0..0] = datain_wire[0..0];
	lutrama[577].portadatain[0..0] = datain_wire[1..1];
	lutrama[578].portadatain[0..0] = datain_wire[2..2];
	lutrama[579].portadatain[0..0] = datain_wire[3..3];
	lutrama[580].portadatain[0..0] = datain_wire[4..4];
	lutrama[581].portadatain[0..0] = datain_wire[5..5];
	lutrama[582].portadatain[0..0] = datain_wire[6..6];
	lutrama[583].portadatain[0..0] = datain_wire[7..7];
	lutrama[584].portadatain[0..0] = datain_wire[8..8];
	lutrama[585].portadatain[0..0] = datain_wire[9..9];
	lutrama[586].portadatain[0..0] = datain_wire[10..10];
	lutrama[587].portadatain[0..0] = datain_wire[11..11];
	lutrama[588].portadatain[0..0] = datain_wire[12..12];
	lutrama[589].portadatain[0..0] = datain_wire[13..13];
	lutrama[590].portadatain[0..0] = datain_wire[14..14];
	lutrama[591].portadatain[0..0] = datain_wire[15..15];
	lutrama[592].portadatain[0..0] = datain_wire[16..16];
	lutrama[593].portadatain[0..0] = datain_wire[17..17];
	lutrama[594].portadatain[0..0] = datain_wire[18..18];
	lutrama[595].portadatain[0..0] = datain_wire[19..19];
	lutrama[596].portadatain[0..0] = datain_wire[20..20];
	lutrama[597].portadatain[0..0] = datain_wire[21..21];
	lutrama[598].portadatain[0..0] = datain_wire[22..22];
	lutrama[599].portadatain[0..0] = datain_wire[23..23];
	lutrama[600].portadatain[0..0] = datain_wire[24..24];
	lutrama[601].portadatain[0..0] = datain_wire[25..25];
	lutrama[602].portadatain[0..0] = datain_wire[26..26];
	lutrama[603].portadatain[0..0] = datain_wire[27..27];
	lutrama[604].portadatain[0..0] = datain_wire[28..28];
	lutrama[605].portadatain[0..0] = datain_wire[29..29];
	lutrama[606].portadatain[0..0] = datain_wire[30..30];
	lutrama[607].portadatain[0..0] = datain_wire[31..31];
	lutrama[608].portadatain[0..0] = datain_wire[0..0];
	lutrama[609].portadatain[0..0] = datain_wire[1..1];
	lutrama[610].portadatain[0..0] = datain_wire[2..2];
	lutrama[611].portadatain[0..0] = datain_wire[3..3];
	lutrama[612].portadatain[0..0] = datain_wire[4..4];
	lutrama[613].portadatain[0..0] = datain_wire[5..5];
	lutrama[614].portadatain[0..0] = datain_wire[6..6];
	lutrama[615].portadatain[0..0] = datain_wire[7..7];
	lutrama[616].portadatain[0..0] = datain_wire[8..8];
	lutrama[617].portadatain[0..0] = datain_wire[9..9];
	lutrama[618].portadatain[0..0] = datain_wire[10..10];
	lutrama[619].portadatain[0..0] = datain_wire[11..11];
	lutrama[620].portadatain[0..0] = datain_wire[12..12];
	lutrama[621].portadatain[0..0] = datain_wire[13..13];
	lutrama[622].portadatain[0..0] = datain_wire[14..14];
	lutrama[623].portadatain[0..0] = datain_wire[15..15];
	lutrama[624].portadatain[0..0] = datain_wire[16..16];
	lutrama[625].portadatain[0..0] = datain_wire[17..17];
	lutrama[626].portadatain[0..0] = datain_wire[18..18];
	lutrama[627].portadatain[0..0] = datain_wire[19..19];
	lutrama[628].portadatain[0..0] = datain_wire[20..20];
	lutrama[629].portadatain[0..0] = datain_wire[21..21];
	lutrama[630].portadatain[0..0] = datain_wire[22..22];
	lutrama[631].portadatain[0..0] = datain_wire[23..23];
	lutrama[632].portadatain[0..0] = datain_wire[24..24];
	lutrama[633].portadatain[0..0] = datain_wire[25..25];
	lutrama[634].portadatain[0..0] = datain_wire[26..26];
	lutrama[635].portadatain[0..0] = datain_wire[27..27];
	lutrama[636].portadatain[0..0] = datain_wire[28..28];
	lutrama[637].portadatain[0..0] = datain_wire[29..29];
	lutrama[638].portadatain[0..0] = datain_wire[30..30];
	lutrama[639].portadatain[0..0] = datain_wire[31..31];
	lutrama[640].portadatain[0..0] = datain_wire[0..0];
	lutrama[641].portadatain[0..0] = datain_wire[1..1];
	lutrama[642].portadatain[0..0] = datain_wire[2..2];
	lutrama[643].portadatain[0..0] = datain_wire[3..3];
	lutrama[644].portadatain[0..0] = datain_wire[4..4];
	lutrama[645].portadatain[0..0] = datain_wire[5..5];
	lutrama[646].portadatain[0..0] = datain_wire[6..6];
	lutrama[647].portadatain[0..0] = datain_wire[7..7];
	lutrama[648].portadatain[0..0] = datain_wire[8..8];
	lutrama[649].portadatain[0..0] = datain_wire[9..9];
	lutrama[650].portadatain[0..0] = datain_wire[10..10];
	lutrama[651].portadatain[0..0] = datain_wire[11..11];
	lutrama[652].portadatain[0..0] = datain_wire[12..12];
	lutrama[653].portadatain[0..0] = datain_wire[13..13];
	lutrama[654].portadatain[0..0] = datain_wire[14..14];
	lutrama[655].portadatain[0..0] = datain_wire[15..15];
	lutrama[656].portadatain[0..0] = datain_wire[16..16];
	lutrama[657].portadatain[0..0] = datain_wire[17..17];
	lutrama[658].portadatain[0..0] = datain_wire[18..18];
	lutrama[659].portadatain[0..0] = datain_wire[19..19];
	lutrama[660].portadatain[0..0] = datain_wire[20..20];
	lutrama[661].portadatain[0..0] = datain_wire[21..21];
	lutrama[662].portadatain[0..0] = datain_wire[22..22];
	lutrama[663].portadatain[0..0] = datain_wire[23..23];
	lutrama[664].portadatain[0..0] = datain_wire[24..24];
	lutrama[665].portadatain[0..0] = datain_wire[25..25];
	lutrama[666].portadatain[0..0] = datain_wire[26..26];
	lutrama[667].portadatain[0..0] = datain_wire[27..27];
	lutrama[668].portadatain[0..0] = datain_wire[28..28];
	lutrama[669].portadatain[0..0] = datain_wire[29..29];
	lutrama[670].portadatain[0..0] = datain_wire[30..30];
	lutrama[671].portadatain[0..0] = datain_wire[31..31];
	lutrama[672].portadatain[0..0] = datain_wire[0..0];
	lutrama[673].portadatain[0..0] = datain_wire[1..1];
	lutrama[674].portadatain[0..0] = datain_wire[2..2];
	lutrama[675].portadatain[0..0] = datain_wire[3..3];
	lutrama[676].portadatain[0..0] = datain_wire[4..4];
	lutrama[677].portadatain[0..0] = datain_wire[5..5];
	lutrama[678].portadatain[0..0] = datain_wire[6..6];
	lutrama[679].portadatain[0..0] = datain_wire[7..7];
	lutrama[680].portadatain[0..0] = datain_wire[8..8];
	lutrama[681].portadatain[0..0] = datain_wire[9..9];
	lutrama[682].portadatain[0..0] = datain_wire[10..10];
	lutrama[683].portadatain[0..0] = datain_wire[11..11];
	lutrama[684].portadatain[0..0] = datain_wire[12..12];
	lutrama[685].portadatain[0..0] = datain_wire[13..13];
	lutrama[686].portadatain[0..0] = datain_wire[14..14];
	lutrama[687].portadatain[0..0] = datain_wire[15..15];
	lutrama[688].portadatain[0..0] = datain_wire[16..16];
	lutrama[689].portadatain[0..0] = datain_wire[17..17];
	lutrama[690].portadatain[0..0] = datain_wire[18..18];
	lutrama[691].portadatain[0..0] = datain_wire[19..19];
	lutrama[692].portadatain[0..0] = datain_wire[20..20];
	lutrama[693].portadatain[0..0] = datain_wire[21..21];
	lutrama[694].portadatain[0..0] = datain_wire[22..22];
	lutrama[695].portadatain[0..0] = datain_wire[23..23];
	lutrama[696].portadatain[0..0] = datain_wire[24..24];
	lutrama[697].portadatain[0..0] = datain_wire[25..25];
	lutrama[698].portadatain[0..0] = datain_wire[26..26];
	lutrama[699].portadatain[0..0] = datain_wire[27..27];
	lutrama[700].portadatain[0..0] = datain_wire[28..28];
	lutrama[701].portadatain[0..0] = datain_wire[29..29];
	lutrama[702].portadatain[0..0] = datain_wire[30..30];
	lutrama[703].portadatain[0..0] = datain_wire[31..31];
	lutrama[704].portadatain[0..0] = datain_wire[0..0];
	lutrama[705].portadatain[0..0] = datain_wire[1..1];
	lutrama[706].portadatain[0..0] = datain_wire[2..2];
	lutrama[707].portadatain[0..0] = datain_wire[3..3];
	lutrama[708].portadatain[0..0] = datain_wire[4..4];
	lutrama[709].portadatain[0..0] = datain_wire[5..5];
	lutrama[710].portadatain[0..0] = datain_wire[6..6];
	lutrama[711].portadatain[0..0] = datain_wire[7..7];
	lutrama[712].portadatain[0..0] = datain_wire[8..8];
	lutrama[713].portadatain[0..0] = datain_wire[9..9];
	lutrama[714].portadatain[0..0] = datain_wire[10..10];
	lutrama[715].portadatain[0..0] = datain_wire[11..11];
	lutrama[716].portadatain[0..0] = datain_wire[12..12];
	lutrama[717].portadatain[0..0] = datain_wire[13..13];
	lutrama[718].portadatain[0..0] = datain_wire[14..14];
	lutrama[719].portadatain[0..0] = datain_wire[15..15];
	lutrama[720].portadatain[0..0] = datain_wire[16..16];
	lutrama[721].portadatain[0..0] = datain_wire[17..17];
	lutrama[722].portadatain[0..0] = datain_wire[18..18];
	lutrama[723].portadatain[0..0] = datain_wire[19..19];
	lutrama[724].portadatain[0..0] = datain_wire[20..20];
	lutrama[725].portadatain[0..0] = datain_wire[21..21];
	lutrama[726].portadatain[0..0] = datain_wire[22..22];
	lutrama[727].portadatain[0..0] = datain_wire[23..23];
	lutrama[728].portadatain[0..0] = datain_wire[24..24];
	lutrama[729].portadatain[0..0] = datain_wire[25..25];
	lutrama[730].portadatain[0..0] = datain_wire[26..26];
	lutrama[731].portadatain[0..0] = datain_wire[27..27];
	lutrama[732].portadatain[0..0] = datain_wire[28..28];
	lutrama[733].portadatain[0..0] = datain_wire[29..29];
	lutrama[734].portadatain[0..0] = datain_wire[30..30];
	lutrama[735].portadatain[0..0] = datain_wire[31..31];
	lutrama[736].portadatain[0..0] = datain_wire[0..0];
	lutrama[737].portadatain[0..0] = datain_wire[1..1];
	lutrama[738].portadatain[0..0] = datain_wire[2..2];
	lutrama[739].portadatain[0..0] = datain_wire[3..3];
	lutrama[740].portadatain[0..0] = datain_wire[4..4];
	lutrama[741].portadatain[0..0] = datain_wire[5..5];
	lutrama[742].portadatain[0..0] = datain_wire[6..6];
	lutrama[743].portadatain[0..0] = datain_wire[7..7];
	lutrama[744].portadatain[0..0] = datain_wire[8..8];
	lutrama[745].portadatain[0..0] = datain_wire[9..9];
	lutrama[746].portadatain[0..0] = datain_wire[10..10];
	lutrama[747].portadatain[0..0] = datain_wire[11..11];
	lutrama[748].portadatain[0..0] = datain_wire[12..12];
	lutrama[749].portadatain[0..0] = datain_wire[13..13];
	lutrama[750].portadatain[0..0] = datain_wire[14..14];
	lutrama[751].portadatain[0..0] = datain_wire[15..15];
	lutrama[752].portadatain[0..0] = datain_wire[16..16];
	lutrama[753].portadatain[0..0] = datain_wire[17..17];
	lutrama[754].portadatain[0..0] = datain_wire[18..18];
	lutrama[755].portadatain[0..0] = datain_wire[19..19];
	lutrama[756].portadatain[0..0] = datain_wire[20..20];
	lutrama[757].portadatain[0..0] = datain_wire[21..21];
	lutrama[758].portadatain[0..0] = datain_wire[22..22];
	lutrama[759].portadatain[0..0] = datain_wire[23..23];
	lutrama[760].portadatain[0..0] = datain_wire[24..24];
	lutrama[761].portadatain[0..0] = datain_wire[25..25];
	lutrama[762].portadatain[0..0] = datain_wire[26..26];
	lutrama[763].portadatain[0..0] = datain_wire[27..27];
	lutrama[764].portadatain[0..0] = datain_wire[28..28];
	lutrama[765].portadatain[0..0] = datain_wire[29..29];
	lutrama[766].portadatain[0..0] = datain_wire[30..30];
	lutrama[767].portadatain[0..0] = datain_wire[31..31];
	lutrama[768].portadatain[0..0] = datain_wire[0..0];
	lutrama[769].portadatain[0..0] = datain_wire[1..1];
	lutrama[770].portadatain[0..0] = datain_wire[2..2];
	lutrama[771].portadatain[0..0] = datain_wire[3..3];
	lutrama[772].portadatain[0..0] = datain_wire[4..4];
	lutrama[773].portadatain[0..0] = datain_wire[5..5];
	lutrama[774].portadatain[0..0] = datain_wire[6..6];
	lutrama[775].portadatain[0..0] = datain_wire[7..7];
	lutrama[776].portadatain[0..0] = datain_wire[8..8];
	lutrama[777].portadatain[0..0] = datain_wire[9..9];
	lutrama[778].portadatain[0..0] = datain_wire[10..10];
	lutrama[779].portadatain[0..0] = datain_wire[11..11];
	lutrama[780].portadatain[0..0] = datain_wire[12..12];
	lutrama[781].portadatain[0..0] = datain_wire[13..13];
	lutrama[782].portadatain[0..0] = datain_wire[14..14];
	lutrama[783].portadatain[0..0] = datain_wire[15..15];
	lutrama[784].portadatain[0..0] = datain_wire[16..16];
	lutrama[785].portadatain[0..0] = datain_wire[17..17];
	lutrama[786].portadatain[0..0] = datain_wire[18..18];
	lutrama[787].portadatain[0..0] = datain_wire[19..19];
	lutrama[788].portadatain[0..0] = datain_wire[20..20];
	lutrama[789].portadatain[0..0] = datain_wire[21..21];
	lutrama[790].portadatain[0..0] = datain_wire[22..22];
	lutrama[791].portadatain[0..0] = datain_wire[23..23];
	lutrama[792].portadatain[0..0] = datain_wire[24..24];
	lutrama[793].portadatain[0..0] = datain_wire[25..25];
	lutrama[794].portadatain[0..0] = datain_wire[26..26];
	lutrama[795].portadatain[0..0] = datain_wire[27..27];
	lutrama[796].portadatain[0..0] = datain_wire[28..28];
	lutrama[797].portadatain[0..0] = datain_wire[29..29];
	lutrama[798].portadatain[0..0] = datain_wire[30..30];
	lutrama[799].portadatain[0..0] = datain_wire[31..31];
	lutrama[800].portadatain[0..0] = datain_wire[0..0];
	lutrama[801].portadatain[0..0] = datain_wire[1..1];
	lutrama[802].portadatain[0..0] = datain_wire[2..2];
	lutrama[803].portadatain[0..0] = datain_wire[3..3];
	lutrama[804].portadatain[0..0] = datain_wire[4..4];
	lutrama[805].portadatain[0..0] = datain_wire[5..5];
	lutrama[806].portadatain[0..0] = datain_wire[6..6];
	lutrama[807].portadatain[0..0] = datain_wire[7..7];
	lutrama[808].portadatain[0..0] = datain_wire[8..8];
	lutrama[809].portadatain[0..0] = datain_wire[9..9];
	lutrama[810].portadatain[0..0] = datain_wire[10..10];
	lutrama[811].portadatain[0..0] = datain_wire[11..11];
	lutrama[812].portadatain[0..0] = datain_wire[12..12];
	lutrama[813].portadatain[0..0] = datain_wire[13..13];
	lutrama[814].portadatain[0..0] = datain_wire[14..14];
	lutrama[815].portadatain[0..0] = datain_wire[15..15];
	lutrama[816].portadatain[0..0] = datain_wire[16..16];
	lutrama[817].portadatain[0..0] = datain_wire[17..17];
	lutrama[818].portadatain[0..0] = datain_wire[18..18];
	lutrama[819].portadatain[0..0] = datain_wire[19..19];
	lutrama[820].portadatain[0..0] = datain_wire[20..20];
	lutrama[821].portadatain[0..0] = datain_wire[21..21];
	lutrama[822].portadatain[0..0] = datain_wire[22..22];
	lutrama[823].portadatain[0..0] = datain_wire[23..23];
	lutrama[824].portadatain[0..0] = datain_wire[24..24];
	lutrama[825].portadatain[0..0] = datain_wire[25..25];
	lutrama[826].portadatain[0..0] = datain_wire[26..26];
	lutrama[827].portadatain[0..0] = datain_wire[27..27];
	lutrama[828].portadatain[0..0] = datain_wire[28..28];
	lutrama[829].portadatain[0..0] = datain_wire[29..29];
	lutrama[830].portadatain[0..0] = datain_wire[30..30];
	lutrama[831].portadatain[0..0] = datain_wire[31..31];
	lutrama[832].portadatain[0..0] = datain_wire[0..0];
	lutrama[833].portadatain[0..0] = datain_wire[1..1];
	lutrama[834].portadatain[0..0] = datain_wire[2..2];
	lutrama[835].portadatain[0..0] = datain_wire[3..3];
	lutrama[836].portadatain[0..0] = datain_wire[4..4];
	lutrama[837].portadatain[0..0] = datain_wire[5..5];
	lutrama[838].portadatain[0..0] = datain_wire[6..6];
	lutrama[839].portadatain[0..0] = datain_wire[7..7];
	lutrama[840].portadatain[0..0] = datain_wire[8..8];
	lutrama[841].portadatain[0..0] = datain_wire[9..9];
	lutrama[842].portadatain[0..0] = datain_wire[10..10];
	lutrama[843].portadatain[0..0] = datain_wire[11..11];
	lutrama[844].portadatain[0..0] = datain_wire[12..12];
	lutrama[845].portadatain[0..0] = datain_wire[13..13];
	lutrama[846].portadatain[0..0] = datain_wire[14..14];
	lutrama[847].portadatain[0..0] = datain_wire[15..15];
	lutrama[848].portadatain[0..0] = datain_wire[16..16];
	lutrama[849].portadatain[0..0] = datain_wire[17..17];
	lutrama[850].portadatain[0..0] = datain_wire[18..18];
	lutrama[851].portadatain[0..0] = datain_wire[19..19];
	lutrama[852].portadatain[0..0] = datain_wire[20..20];
	lutrama[853].portadatain[0..0] = datain_wire[21..21];
	lutrama[854].portadatain[0..0] = datain_wire[22..22];
	lutrama[855].portadatain[0..0] = datain_wire[23..23];
	lutrama[856].portadatain[0..0] = datain_wire[24..24];
	lutrama[857].portadatain[0..0] = datain_wire[25..25];
	lutrama[858].portadatain[0..0] = datain_wire[26..26];
	lutrama[859].portadatain[0..0] = datain_wire[27..27];
	lutrama[860].portadatain[0..0] = datain_wire[28..28];
	lutrama[861].portadatain[0..0] = datain_wire[29..29];
	lutrama[862].portadatain[0..0] = datain_wire[30..30];
	lutrama[863].portadatain[0..0] = datain_wire[31..31];
	lutrama[864].portadatain[0..0] = datain_wire[0..0];
	lutrama[865].portadatain[0..0] = datain_wire[1..1];
	lutrama[866].portadatain[0..0] = datain_wire[2..2];
	lutrama[867].portadatain[0..0] = datain_wire[3..3];
	lutrama[868].portadatain[0..0] = datain_wire[4..4];
	lutrama[869].portadatain[0..0] = datain_wire[5..5];
	lutrama[870].portadatain[0..0] = datain_wire[6..6];
	lutrama[871].portadatain[0..0] = datain_wire[7..7];
	lutrama[872].portadatain[0..0] = datain_wire[8..8];
	lutrama[873].portadatain[0..0] = datain_wire[9..9];
	lutrama[874].portadatain[0..0] = datain_wire[10..10];
	lutrama[875].portadatain[0..0] = datain_wire[11..11];
	lutrama[876].portadatain[0..0] = datain_wire[12..12];
	lutrama[877].portadatain[0..0] = datain_wire[13..13];
	lutrama[878].portadatain[0..0] = datain_wire[14..14];
	lutrama[879].portadatain[0..0] = datain_wire[15..15];
	lutrama[880].portadatain[0..0] = datain_wire[16..16];
	lutrama[881].portadatain[0..0] = datain_wire[17..17];
	lutrama[882].portadatain[0..0] = datain_wire[18..18];
	lutrama[883].portadatain[0..0] = datain_wire[19..19];
	lutrama[884].portadatain[0..0] = datain_wire[20..20];
	lutrama[885].portadatain[0..0] = datain_wire[21..21];
	lutrama[886].portadatain[0..0] = datain_wire[22..22];
	lutrama[887].portadatain[0..0] = datain_wire[23..23];
	lutrama[888].portadatain[0..0] = datain_wire[24..24];
	lutrama[889].portadatain[0..0] = datain_wire[25..25];
	lutrama[890].portadatain[0..0] = datain_wire[26..26];
	lutrama[891].portadatain[0..0] = datain_wire[27..27];
	lutrama[892].portadatain[0..0] = datain_wire[28..28];
	lutrama[893].portadatain[0..0] = datain_wire[29..29];
	lutrama[894].portadatain[0..0] = datain_wire[30..30];
	lutrama[895].portadatain[0..0] = datain_wire[31..31];
	lutrama[896].portadatain[0..0] = datain_wire[0..0];
	lutrama[897].portadatain[0..0] = datain_wire[1..1];
	lutrama[898].portadatain[0..0] = datain_wire[2..2];
	lutrama[899].portadatain[0..0] = datain_wire[3..3];
	lutrama[900].portadatain[0..0] = datain_wire[4..4];
	lutrama[901].portadatain[0..0] = datain_wire[5..5];
	lutrama[902].portadatain[0..0] = datain_wire[6..6];
	lutrama[903].portadatain[0..0] = datain_wire[7..7];
	lutrama[904].portadatain[0..0] = datain_wire[8..8];
	lutrama[905].portadatain[0..0] = datain_wire[9..9];
	lutrama[906].portadatain[0..0] = datain_wire[10..10];
	lutrama[907].portadatain[0..0] = datain_wire[11..11];
	lutrama[908].portadatain[0..0] = datain_wire[12..12];
	lutrama[909].portadatain[0..0] = datain_wire[13..13];
	lutrama[910].portadatain[0..0] = datain_wire[14..14];
	lutrama[911].portadatain[0..0] = datain_wire[15..15];
	lutrama[912].portadatain[0..0] = datain_wire[16..16];
	lutrama[913].portadatain[0..0] = datain_wire[17..17];
	lutrama[914].portadatain[0..0] = datain_wire[18..18];
	lutrama[915].portadatain[0..0] = datain_wire[19..19];
	lutrama[916].portadatain[0..0] = datain_wire[20..20];
	lutrama[917].portadatain[0..0] = datain_wire[21..21];
	lutrama[918].portadatain[0..0] = datain_wire[22..22];
	lutrama[919].portadatain[0..0] = datain_wire[23..23];
	lutrama[920].portadatain[0..0] = datain_wire[24..24];
	lutrama[921].portadatain[0..0] = datain_wire[25..25];
	lutrama[922].portadatain[0..0] = datain_wire[26..26];
	lutrama[923].portadatain[0..0] = datain_wire[27..27];
	lutrama[924].portadatain[0..0] = datain_wire[28..28];
	lutrama[925].portadatain[0..0] = datain_wire[29..29];
	lutrama[926].portadatain[0..0] = datain_wire[30..30];
	lutrama[927].portadatain[0..0] = datain_wire[31..31];
	lutrama[928].portadatain[0..0] = datain_wire[0..0];
	lutrama[929].portadatain[0..0] = datain_wire[1..1];
	lutrama[930].portadatain[0..0] = datain_wire[2..2];
	lutrama[931].portadatain[0..0] = datain_wire[3..3];
	lutrama[932].portadatain[0..0] = datain_wire[4..4];
	lutrama[933].portadatain[0..0] = datain_wire[5..5];
	lutrama[934].portadatain[0..0] = datain_wire[6..6];
	lutrama[935].portadatain[0..0] = datain_wire[7..7];
	lutrama[936].portadatain[0..0] = datain_wire[8..8];
	lutrama[937].portadatain[0..0] = datain_wire[9..9];
	lutrama[938].portadatain[0..0] = datain_wire[10..10];
	lutrama[939].portadatain[0..0] = datain_wire[11..11];
	lutrama[940].portadatain[0..0] = datain_wire[12..12];
	lutrama[941].portadatain[0..0] = datain_wire[13..13];
	lutrama[942].portadatain[0..0] = datain_wire[14..14];
	lutrama[943].portadatain[0..0] = datain_wire[15..15];
	lutrama[944].portadatain[0..0] = datain_wire[16..16];
	lutrama[945].portadatain[0..0] = datain_wire[17..17];
	lutrama[946].portadatain[0..0] = datain_wire[18..18];
	lutrama[947].portadatain[0..0] = datain_wire[19..19];
	lutrama[948].portadatain[0..0] = datain_wire[20..20];
	lutrama[949].portadatain[0..0] = datain_wire[21..21];
	lutrama[950].portadatain[0..0] = datain_wire[22..22];
	lutrama[951].portadatain[0..0] = datain_wire[23..23];
	lutrama[952].portadatain[0..0] = datain_wire[24..24];
	lutrama[953].portadatain[0..0] = datain_wire[25..25];
	lutrama[954].portadatain[0..0] = datain_wire[26..26];
	lutrama[955].portadatain[0..0] = datain_wire[27..27];
	lutrama[956].portadatain[0..0] = datain_wire[28..28];
	lutrama[957].portadatain[0..0] = datain_wire[29..29];
	lutrama[958].portadatain[0..0] = datain_wire[30..30];
	lutrama[959].portadatain[0..0] = datain_wire[31..31];
	lutrama[960].portadatain[0..0] = datain_wire[0..0];
	lutrama[961].portadatain[0..0] = datain_wire[1..1];
	lutrama[962].portadatain[0..0] = datain_wire[2..2];
	lutrama[963].portadatain[0..0] = datain_wire[3..3];
	lutrama[964].portadatain[0..0] = datain_wire[4..4];
	lutrama[965].portadatain[0..0] = datain_wire[5..5];
	lutrama[966].portadatain[0..0] = datain_wire[6..6];
	lutrama[967].portadatain[0..0] = datain_wire[7..7];
	lutrama[968].portadatain[0..0] = datain_wire[8..8];
	lutrama[969].portadatain[0..0] = datain_wire[9..9];
	lutrama[970].portadatain[0..0] = datain_wire[10..10];
	lutrama[971].portadatain[0..0] = datain_wire[11..11];
	lutrama[972].portadatain[0..0] = datain_wire[12..12];
	lutrama[973].portadatain[0..0] = datain_wire[13..13];
	lutrama[974].portadatain[0..0] = datain_wire[14..14];
	lutrama[975].portadatain[0..0] = datain_wire[15..15];
	lutrama[976].portadatain[0..0] = datain_wire[16..16];
	lutrama[977].portadatain[0..0] = datain_wire[17..17];
	lutrama[978].portadatain[0..0] = datain_wire[18..18];
	lutrama[979].portadatain[0..0] = datain_wire[19..19];
	lutrama[980].portadatain[0..0] = datain_wire[20..20];
	lutrama[981].portadatain[0..0] = datain_wire[21..21];
	lutrama[982].portadatain[0..0] = datain_wire[22..22];
	lutrama[983].portadatain[0..0] = datain_wire[23..23];
	lutrama[984].portadatain[0..0] = datain_wire[24..24];
	lutrama[985].portadatain[0..0] = datain_wire[25..25];
	lutrama[986].portadatain[0..0] = datain_wire[26..26];
	lutrama[987].portadatain[0..0] = datain_wire[27..27];
	lutrama[988].portadatain[0..0] = datain_wire[28..28];
	lutrama[989].portadatain[0..0] = datain_wire[29..29];
	lutrama[990].portadatain[0..0] = datain_wire[30..30];
	lutrama[991].portadatain[0..0] = datain_wire[31..31];
	lutrama[992].portadatain[0..0] = datain_wire[0..0];
	lutrama[993].portadatain[0..0] = datain_wire[1..1];
	lutrama[994].portadatain[0..0] = datain_wire[2..2];
	lutrama[995].portadatain[0..0] = datain_wire[3..3];
	lutrama[996].portadatain[0..0] = datain_wire[4..4];
	lutrama[997].portadatain[0..0] = datain_wire[5..5];
	lutrama[998].portadatain[0..0] = datain_wire[6..6];
	lutrama[999].portadatain[0..0] = datain_wire[7..7];
	lutrama[1000].portadatain[0..0] = datain_wire[8..8];
	lutrama[1001].portadatain[0..0] = datain_wire[9..9];
	lutrama[1002].portadatain[0..0] = datain_wire[10..10];
	lutrama[1003].portadatain[0..0] = datain_wire[11..11];
	lutrama[1004].portadatain[0..0] = datain_wire[12..12];
	lutrama[1005].portadatain[0..0] = datain_wire[13..13];
	lutrama[1006].portadatain[0..0] = datain_wire[14..14];
	lutrama[1007].portadatain[0..0] = datain_wire[15..15];
	lutrama[1008].portadatain[0..0] = datain_wire[16..16];
	lutrama[1009].portadatain[0..0] = datain_wire[17..17];
	lutrama[1010].portadatain[0..0] = datain_wire[18..18];
	lutrama[1011].portadatain[0..0] = datain_wire[19..19];
	lutrama[1012].portadatain[0..0] = datain_wire[20..20];
	lutrama[1013].portadatain[0..0] = datain_wire[21..21];
	lutrama[1014].portadatain[0..0] = datain_wire[22..22];
	lutrama[1015].portadatain[0..0] = datain_wire[23..23];
	lutrama[1016].portadatain[0..0] = datain_wire[24..24];
	lutrama[1017].portadatain[0..0] = datain_wire[25..25];
	lutrama[1018].portadatain[0..0] = datain_wire[26..26];
	lutrama[1019].portadatain[0..0] = datain_wire[27..27];
	lutrama[1020].portadatain[0..0] = datain_wire[28..28];
	lutrama[1021].portadatain[0..0] = datain_wire[29..29];
	lutrama[1022].portadatain[0..0] = datain_wire[30..30];
	lutrama[1023].portadatain[0..0] = datain_wire[31..31];
	lutrama[1023..0].portbaddr[4..0] = rdaddr_wire[4..0];
	byteena_wire[] = byteena_a[];
	datain_wire[] = data_a[];
	dataout_wire[] = rd_mux.result[];
	q_a[] = dataout_wire[];
	rdaddr_wire[] = rdaddr_reg[].q;
	wr_en = wren_a;
	wraddr_wire[] = address_a[];
END;
--VALID FILE
