

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Thu Mar 25 15:00:06 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.985 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    | min |   max   |   Type   |
    +---------+---------+-----------+-----------+-----+---------+----------+
    |        6|  2073605| 40.002 ns | 13.825 ms |    6|  2073605| dataflow |
    +---------+---------+-----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                         |                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |MatStream2AxiStream_U0   |MatStream2AxiStream   |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604|   none  |
        |last_blk_pxl_width58_U0  |last_blk_pxl_width58  |        0|        0|    0 ns   |    0 ns   |    0|        0|   none  |
        +-------------------------+----------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |        -|     4|     350|     988|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     653|    1255|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |MatStream2AxiStream_U0   |MatStream2AxiStream   |        0|   4|  348|  941|    0|
    |last_blk_pxl_width58_U0  |last_blk_pxl_width58  |        0|   0|    2|   47|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                    |                      |        0|   4|  350|  988|    0|
    +-------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |cols_c_i_U   |        0|  99|   0|    -|     2|   32|       64|
    |p_channel_U  |        0|  99|   0|    -|     2|    6|       12|
    |rows_c_i_U   |        0|  99|   0|    -|     2|   32|       64|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 297|   0|    0|     6|   70|      140|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |MatStream2AxiStream_U0_ap_ready_count     |     +    |   0|  0|   9|           2|           1|
    |last_blk_pxl_width58_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |MatStream2AxiStream_U0_ap_start           |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |   0|  0|   2|           1|           1|
    |last_blk_pxl_width58_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |ap_sync_MatStream2AxiStream_U0_ap_ready   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width58_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  30|          10|           8|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |MatStream2AxiStream_U0_ap_ready_count         |   9|          2|    2|          4|
    |ap_sync_reg_MatStream2AxiStream_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width58_U0_ap_ready  |   9|          2|    1|          2|
    |last_blk_pxl_width58_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |MatStream2AxiStream_U0_ap_ready_count         |  2|   0|    2|          0|
    |ap_sync_reg_MatStream2AxiStream_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width58_U0_ap_ready  |  1|   0|    1|          0|
    |last_blk_pxl_width58_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|streamFlowout_mat_437_dout     |  in |   32|   ap_fifo  | streamFlowout_mat_437 |    pointer   |
|streamFlowout_mat_437_empty_n  |  in |    1|   ap_fifo  | streamFlowout_mat_437 |    pointer   |
|streamFlowout_mat_437_read     | out |    1|   ap_fifo  | streamFlowout_mat_437 |    pointer   |
|ldata1_din                     | out |   32|   ap_fifo  |         ldata1        |    pointer   |
|ldata1_full_n                  |  in |    1|   ap_fifo  |         ldata1        |    pointer   |
|ldata1_write                   | out |    1|   ap_fifo  |         ldata1        |    pointer   |
|rows_dout                      |  in |   32|   ap_fifo  |          rows         |    pointer   |
|rows_empty_n                   |  in |    1|   ap_fifo  |          rows         |    pointer   |
|rows_read                      | out |    1|   ap_fifo  |          rows         |    pointer   |
|cols_dout                      |  in |   32|   ap_fifo  |          cols         |    pointer   |
|cols_empty_n                   |  in |    1|   ap_fifo  |          cols         |    pointer   |
|cols_read                      | out |    1|   ap_fifo  |          cols         |    pointer   |
|ap_clk                         |  in |    1| ap_ctrl_hs |     Mat2AxiStream     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     Mat2AxiStream     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     Mat2AxiStream     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     Mat2AxiStream     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     Mat2AxiStream     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     Mat2AxiStream     | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |     Mat2AxiStream     | return value |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

