// Seed: 2356020641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_1,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output supply0 id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign id_5 = 1;
  assign id_3[-1] = id_9 ? id_8 : id_2;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_8,
      id_2
  );
endmodule
