{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 20:59:20 2023 " "Info: Processing started: Sat Mar 04 20:59:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mimasuo -c mimasuo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mimasuo -c mimasuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_fenpin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_fenpin " "Info: Found entity 1: clk_fenpin" {  } { { "clk_fenpin.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/clk_fenpin.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "oled_drive.v(100) " "Warning (10275): Verilog HDL Module Instantiation warning at oled_drive.v(100): ignored dangling comma in List of Port Connections" {  } { { "oled_drive.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_drive.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file oled_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_drive " "Info: Found entity 1: oled_drive" {  } { { "oled_drive.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_write.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_write " "Info: Found entity 1: ram_write" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi_writebyte.v(17) " "Warning (10268): Verilog HDL information at spi_writebyte.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "spi_writebyte.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/spi_writebyte.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_writebyte.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file spi_writebyte.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_writebyte " "Info: Found entity 1: spi_writebyte" {  } { { "spi_writebyte.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/spi_writebyte.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_init.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file oled_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_init " "Info: Found entity 1: oled_init" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_read.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_read " "Info: Found entity 1: ram_read" {  } { { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caculator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file caculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caculator-behav " "Info: Found design unit 1: caculator-behav" {  } { { "caculator.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/caculator.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 caculator " "Info: Found entity 1: caculator" {  } { { "caculator.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/caculator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencies.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequencies.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQUENCIES-BEHAV " "Info: Found design unit 1: FREQUENCIES-BEHAV" {  } { { "FREQUENCIES.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/FREQUENCIES.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FREQUENCIES " "Info: Found entity 1: FREQUENCIES" {  } { { "FREQUENCIES.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/FREQUENCIES.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sm_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm_display-behav " "Info: Found design unit 1: sm_display-behav" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sm_display " "Info: Found entity 1: sm_display" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Info: Found entity 1: block" {  } { { "block.bdf" "" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xiaodou.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xiaodou.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xiaodou-behav " "Info: Found design unit 1: xiaodou-behav" {  } { { "xiaodou.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/xiaodou.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xiaodou " "Info: Found entity 1: xiaodou" {  } { { "xiaodou.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/xiaodou.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file judge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge-behav " "Info: Found design unit 1: judge-behav" {  } { { "judge.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/judge.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 judge " "Info: Found entity 1: judge" {  } { { "judge.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/judge.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file leds7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds7-bhv " "Info: Found design unit 1: leds7-bhv" {  } { { "leds7.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/leds7.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 leds7 " "Info: Found entity 1: leds7" {  } { { "leds7.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/leds7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjdjqd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bjdjqd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjdjqd-bhav " "Info: Found design unit 1: bjdjqd-bhav" {  } { { "bjdjqd.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/bjdjqd.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bjdjqd " "Info: Found entity 1: bjdjqd" {  } { { "bjdjqd.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/bjdjqd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_done oled_drive.v(58) " "Warning (10236): Verilog HDL Implicit Net warning at oled_drive.v(58): created implicit net for \"write_done\"" {  } { { "oled_drive.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "block " "Info: Elaborating entity \"block\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm_display sm_display:inst1 " "Info: Elaborating entity \"sm_display\" for hierarchy \"sm_display:inst1\"" {  } { { "block.bdf" "inst1" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 72 728 880 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n sm_display.vhd(58) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(58): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(65) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(65): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(66) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(66): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(67) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(67): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(77) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(77): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(78) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(78): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(79) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(79): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(89) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(89): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(90) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(90): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(91) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(91): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(102) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(102): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a sm_display.vhd(103) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(103): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(104) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(104): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "judge_finish sm_display.vhd(115) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(115): signal \"judge_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result sm_display.vhd(117) " "Warning (10492): VHDL Process Statement warning at sm_display.vhd(117): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sm_display.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/sm_display.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQUENCIES FREQUENCIES:inst " "Info: Elaborating entity \"FREQUENCIES\" for hierarchy \"FREQUENCIES:inst\"" {  } { { "block.bdf" "inst" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 72 88 208 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:inst3 " "Info: Elaborating entity \"judge\" for hierarchy \"judge:inst3\"" {  } { { "block.bdf" "inst3" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 168 456 624 296 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "finish_flag judge.vhd(17) " "Warning (10492): VHDL Process Statement warning at judge.vhd(17): signal \"finish_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judge.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/judge.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "code judge.vhd(18) " "Warning (10492): VHDL Process Statement warning at judge.vhd(18): signal \"code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judge.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/judge.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst judge.vhd(29) " "Warning (10492): VHDL Process Statement warning at judge.vhd(29): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "judge.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/judge.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds7 leds7:inst5 " "Info: Elaborating entity \"leds7\" for hierarchy \"leds7:inst5\"" {  } { { "block.bdf" "inst5" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 72 232 384 200 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RC leds7.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at leds7.vhd(17): object \"RC\" assigned a value but never read" {  } { { "leds7.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/leds7.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caculator caculator:inst7 " "Info: Elaborating entity \"caculator\" for hierarchy \"caculator:inst7\"" {  } { { "block.bdf" "inst7" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 488 1184 1344 648 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n caculator.vhd(26) " "Warning (10492): VHDL Process Statement warning at caculator.vhd(26): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "caculator.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/caculator.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_drive oled_drive:inst6 " "Info: Elaborating entity \"oled_drive\" for hierarchy \"oled_drive:inst6\"" {  } { { "block.bdf" "inst6" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 224 1400 1616 416 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_fenpin oled_drive:inst6\|clk_fenpin:clk_fenpin_inst " "Info: Elaborating entity \"clk_fenpin\" for hierarchy \"oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\"" {  } { { "oled_drive.v" "clk_fenpin_inst" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_writebyte oled_drive:inst6\|spi_writebyte:spi_writebyte_inst " "Info: Elaborating entity \"spi_writebyte\" for hierarchy \"oled_drive:inst6\|spi_writebyte:spi_writebyte_inst\"" {  } { { "oled_drive.v" "spi_writebyte_inst" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_writebyte.v(46) " "Info (10264): Verilog HDL Case Statement information at spi_writebyte.v(46): all case item expressions in this case statement are onehot" {  } { { "spi_writebyte.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/spi_writebyte.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oled_init oled_drive:inst6\|oled_init:oled_init_inst " "Info: Elaborating entity \"oled_init\" for hierarchy \"oled_drive:inst6\|oled_init:oled_init_inst\"" {  } { { "oled_drive.v" "oled_init_inst" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_init.v(174) " "Info (10264): Verilog HDL Case Statement information at oled_init.v(174): all case item expressions in this case statement are onehot" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 oled_init.v(246) " "Warning (10230): Verilog HDL assignment warning at oled_init.v(246): truncated value with size 4 to match size of target (2)" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled_init.v(251) " "Info (10264): Verilog HDL Case Statement information at oled_init.v(251): all case item expressions in this case statement are onehot" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.data_a 0 oled_init.v(24) " "Warning (10030): Net \"init_cmd.data_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.waddr_a 0 oled_init.v(24) " "Warning (10030): Net \"init_cmd.waddr_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.data_a 0 oled_init.v(27) " "Warning (10030): Net \"oled_on_cmd.data_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.waddr_a 0 oled_init.v(27) " "Warning (10030): Net \"oled_on_cmd.waddr_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.data_a 0 oled_init.v(30) " "Warning (10030): Net \"clear_cmd.data_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.waddr_a 0 oled_init.v(30) " "Warning (10030): Net \"clear_cmd.waddr_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "init_cmd.we_a 0 oled_init.v(24) " "Warning (10030): Net \"init_cmd.we_a\" at oled_init.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "oled_on_cmd.we_a 0 oled_init.v(27) " "Warning (10030): Net \"oled_on_cmd.we_a\" at oled_init.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clear_cmd.we_a 0 oled_init.v(30) " "Warning (10030): Net \"clear_cmd.we_a\" at oled_init.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_read oled_drive:inst6\|ram_read:ram_read_inst " "Info: Elaborating entity \"ram_read\" for hierarchy \"oled_drive:inst6\|ram_read:ram_read_inst\"" {  } { { "oled_drive.v" "ram_read_inst" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 ram_read.v(35) " "Warning (10230): Verilog HDL assignment warning at ram_read.v(35): truncated value with size 11 to match size of target (10)" {  } { { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_read.v(113) " "Info (10264): Verilog HDL Case Statement information at ram_read.v(113): all case item expressions in this case statement are onehot" {  } { { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_read.v(159) " "Info (10264): Verilog HDL Case Statement information at ram_read.v(159): all case item expressions in this case statement are onehot" {  } { { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.data_a 0 ram_read.v(29) " "Warning (10030): Net \"write_cmd.data_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.waddr_a 0 ram_read.v(29) " "Warning (10030): Net \"write_cmd.waddr_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_cmd.we_a 0 ram_read.v(29) " "Warning (10030): Net \"write_cmd.we_a\" at ram_read.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_write oled_drive:inst6\|ram_write:ram_write_inst " "Info: Elaborating entity \"ram_write\" for hierarchy \"oled_drive:inst6\|ram_write:ram_write_inst\"" {  } { { "oled_drive.v" "ram_write_inst" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ram_write.v(289) " "Warning (10027): Verilog HDL or VHDL warning at the ram_write.v(289): index expression is not wide enough to address all of the elements in the array" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 289 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(320) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(320): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(338) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(338): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(349) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(349): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(350) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(350): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(351) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(351): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(356) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(356): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(367) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(367): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(378) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(378): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(379) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(379): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(380) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(380): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ram_write.v(385) " "Warning (10230): Verilog HDL assignment warning at ram_write.v(385): truncated value with size 32 to match size of target (10)" {  } { { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram_show.v 1 1 " "Warning: Using design file ram_show.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram_show " "Info: Found entity 1: ram_show" {  } { { "ram_show.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_show.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_show oled_drive:inst6\|ram_show:ram_show_inst " "Info: Elaborating entity \"ram_show\" for hierarchy \"oled_drive:inst6\|ram_show:ram_show_inst\"" {  } { { "oled_drive.v" "ram_show_inst" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_drive.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_show.v" "altsyncram_component" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_show.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_show.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_show.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Info: Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Info: Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram_show.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_show.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ar1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0ar1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ar1 " "Info: Found entity 1: altsyncram_0ar1" {  } { { "db/altsyncram_0ar1.tdf" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/db/altsyncram_0ar1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ar1 oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\|altsyncram_0ar1:auto_generated " "Info: Elaborating entity \"altsyncram_0ar1\" for hierarchy \"oled_drive:inst6\|ram_show:ram_show_inst\|altsyncram:altsyncram_component\|altsyncram_0ar1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bjdjqd bjdjqd:inst4 " "Info: Elaborating entity \"bjdjqd\" for hierarchy \"bjdjqd:inst4\"" {  } { { "block.bdf" "inst4" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 288 680 816 384 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst bjdjqd.vhd(77) " "Warning (10492): VHDL Process Statement warning at bjdjqd.vhd(77): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjdjqd.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/bjdjqd.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "4 " "Info: Found 4 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|oled_init:oled_init_inst\|init_cmd " "Info: RAM logic \"oled_drive:inst6\|oled_init:oled_init_inst\|init_cmd\" is uninferred due to inappropriate RAM size" {  } { { "oled_init.v" "init_cmd" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 24 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|oled_init:oled_init_inst\|oled_on_cmd " "Info: RAM logic \"oled_drive:inst6\|oled_init:oled_init_inst\|oled_on_cmd\" is uninferred due to inappropriate RAM size" {  } { { "oled_init.v" "oled_on_cmd" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 27 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|oled_init:oled_init_inst\|clear_cmd " "Info: RAM logic \"oled_drive:inst6\|oled_init:oled_init_inst\|clear_cmd\" is uninferred due to inappropriate RAM size" {  } { { "oled_init.v" "clear_cmd" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 30 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "oled_drive:inst6\|ram_read:ram_read_inst\|write_cmd " "Info: RAM logic \"oled_drive:inst6\|ram_read:ram_read_inst\|write_cmd\" is uninferred due to inappropriate RAM size" {  } { { "ram_read.v" "write_cmd" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 29 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 28 mimasuo.ram0_oled_init_845b43d4.hdl.mif " "Critical Warning: Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File \"mimasuo.ram0_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "mimasuo.ram0_oled_init_845b43d4.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"mimasuo.ram0_oled_init_845b43d4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 mimasuo.ram1_oled_init_845b43d4.hdl.mif " "Critical Warning: Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"mimasuo.ram1_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 mimasuo.ram2_oled_init_845b43d4.hdl.mif " "Critical Warning: Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"mimasuo.ram2_oled_init_845b43d4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "mimasuo.ram2_oled_init_845b43d4.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"mimasuo.ram2_oled_init_845b43d4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 mimasuo.ram0_ram_read_18505fbe.hdl.mif " "Critical Warning: Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"mimasuo.ram0_ram_read_18505fbe.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "mimasuo.ram0_ram_read_18505fbe.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"mimasuo.ram0_ram_read_18505fbe.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_drive:inst6\|oled_init:oled_init_inst\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_drive:inst6\|oled_init:oled_init_inst\|Mod0\"" {  } { { "oled_init.v" "Mod0" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 137 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "oled_drive:inst6\|ram_read:ram_read_inst\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"oled_drive:inst6\|ram_read:ram_read_inst\|Mod0\"" {  } { { "ram_read.v" "Mod0" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 76 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0\"" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 137 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"oled_drive:inst6\|oled_init:oled_init_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Info: Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 137 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9m " "Info: Found entity 1: lpm_divide_h9m" {  } { { "db/lpm_divide_h9m.tdf" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/db/lpm_divide_h9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Info: Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_04f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_04f " "Info: Found entity 1: alt_u_div_04f" {  } { { "db/alt_u_div_04f.tdf" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/db/alt_u_div_04f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 6 -1 0 } } { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 14 -1 0 } } { "spi_writebyte.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/spi_writebyte.v" 6 -1 0 } } { "leds7.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/leds7.vhd" 23 -1 0 } } { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 174 -1 0 } } { "oled_init.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/oled_init.v" 13 -1 0 } } { "ram_read.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_read.v" 20 -1 0 } } { "ram_write.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/ram_write.v" 323 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led\[0\] VCC " "Warning (13410): Pin \"led\[0\]\" is stuck at VCC" {  } { { "block.bdf" "" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 96 896 1072 112 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|ram_write:ram_write_inst\|state~4 " "Info: Register \"oled_drive:inst6\|ram_write:ram_write_inst\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|ram_write:ram_write_inst\|state~5 " "Info: Register \"oled_drive:inst6\|ram_write:ram_write_inst\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|ram_write:ram_write_inst\|state~6 " "Info: Register \"oled_drive:inst6\|ram_write:ram_write_inst\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|ram_read:ram_read_inst\|state~4 " "Info: Register \"oled_drive:inst6\|ram_read:ram_read_inst\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|ram_read:ram_read_inst\|state~5 " "Info: Register \"oled_drive:inst6\|ram_read:ram_read_inst\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|ram_read:ram_read_inst\|state~6 " "Info: Register \"oled_drive:inst6\|ram_read:ram_read_inst\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|oled_init:oled_init_inst\|state~4 " "Info: Register \"oled_drive:inst6\|oled_init:oled_init_inst\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|oled_init:oled_init_inst\|state~5 " "Info: Register \"oled_drive:inst6\|oled_init:oled_init_inst\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|oled_init:oled_init_inst\|state~6 " "Info: Register \"oled_drive:inst6\|oled_init:oled_init_inst\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|oled_init:oled_init_inst\|state~7 " "Info: Register \"oled_drive:inst6\|oled_init:oled_init_inst\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|spi_writebyte:spi_writebyte_inst\|state~4 " "Info: Register \"oled_drive:inst6\|spi_writebyte:spi_writebyte_inst\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "oled_drive:inst6\|spi_writebyte:spi_writebyte_inst\|state~5 " "Info: Register \"oled_drive:inst6\|spi_writebyte:spi_writebyte_inst\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mimasuo " "Warning: Ignored assignments for entity \"mimasuo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity mimasuo -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mimasuo -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mimasuo -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/mimasuo.map.smsg " "Info: Generated suppressed messages file D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/mimasuo.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3290 " "Info: Implemented 3290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3244 " "Info: Implemented 3244 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Info: Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 21:00:36 2023 " "Info: Processing ended: Sat Mar 04 21:00:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Info: Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Info: Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
