
Workshop_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004034  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080041c4  080041c4  000141c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800421c  0800421c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  0800421c  0800421c  0001421c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004224  08004224  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004224  08004224  00014224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004228  08004228  00014228  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800422c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000496c  20000010  0800423c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000497c  0800423c  0002497c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001021a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002143  00000000  00000000  0003025a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b58  00000000  00000000  000323a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a60  00000000  00000000  00032ef8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000238b  00000000  00000000  00033958  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a39f  00000000  00000000  00035ce3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c819c  00000000  00000000  00040082  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010821e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d98  00000000  00000000  0010829c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080041ac 	.word	0x080041ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	080041ac 	.word	0x080041ac

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b972 	b.w	80004cc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	4688      	mov	r8, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14b      	bne.n	80002a6 <__udivmoddi4+0xa6>
 800020e:	428a      	cmp	r2, r1
 8000210:	4615      	mov	r5, r2
 8000212:	d967      	bls.n	80002e4 <__udivmoddi4+0xe4>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0720 	rsb	r7, r2, #32
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	fa20 f707 	lsr.w	r7, r0, r7
 8000226:	4095      	lsls	r5, r2
 8000228:	ea47 0803 	orr.w	r8, r7, r3
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbb8 f7fe 	udiv	r7, r8, lr
 8000238:	fa1f fc85 	uxth.w	ip, r5
 800023c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000244:	fb07 f10c 	mul.w	r1, r7, ip
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18eb      	adds	r3, r5, r3
 800024e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000252:	f080 811b 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8118 	bls.w	800048c <__udivmoddi4+0x28c>
 800025c:	3f02      	subs	r7, #2
 800025e:	442b      	add	r3, r5
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0fe 	udiv	r0, r3, lr
 8000268:	fb0e 3310 	mls	r3, lr, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fc0c 	mul.w	ip, r0, ip
 8000274:	45a4      	cmp	ip, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	192c      	adds	r4, r5, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000282:	45a4      	cmp	ip, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x290>
 8000288:	3802      	subs	r0, #2
 800028a:	442c      	add	r4, r5
 800028c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000290:	eba4 040c 	sub.w	r4, r4, ip
 8000294:	2700      	movs	r7, #0
 8000296:	b11e      	cbz	r6, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c6 4300 	strd	r4, r3, [r6]
 80002a0:	4639      	mov	r1, r7
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xbe>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80eb 	beq.w	8000486 <__udivmoddi4+0x286>
 80002b0:	2700      	movs	r7, #0
 80002b2:	e9c6 0100 	strd	r0, r1, [r6]
 80002b6:	4638      	mov	r0, r7
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f783 	clz	r7, r3
 80002c2:	2f00      	cmp	r7, #0
 80002c4:	d147      	bne.n	8000356 <__udivmoddi4+0x156>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd0>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80fa 	bhi.w	80004c4 <__udivmoddi4+0x2c4>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4698      	mov	r8, r3
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa0>
 80002de:	e9c6 4800 	strd	r4, r8, [r6]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa0>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xe8>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 808f 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f2:	1b49      	subs	r1, r1, r5
 80002f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f8:	fa1f f885 	uxth.w	r8, r5
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fb0e 111c 	mls	r1, lr, ip, r1
 8000308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030c:	fb08 f10c 	mul.w	r1, r8, ip
 8000310:	4299      	cmp	r1, r3
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0x124>
 8000314:	18eb      	adds	r3, r5, r3
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4299      	cmp	r1, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 8000322:	4684      	mov	ip, r0
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x14c>
 800033c:	192c      	adds	r4, r5, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x14a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80b6 	bhi.w	80004b6 <__udivmoddi4+0x2b6>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e79f      	b.n	8000296 <__udivmoddi4+0x96>
 8000356:	f1c7 0c20 	rsb	ip, r7, #32
 800035a:	40bb      	lsls	r3, r7
 800035c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000360:	ea4e 0e03 	orr.w	lr, lr, r3
 8000364:	fa01 f407 	lsl.w	r4, r1, r7
 8000368:	fa20 f50c 	lsr.w	r5, r0, ip
 800036c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000370:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000374:	4325      	orrs	r5, r4
 8000376:	fbb3 f9f8 	udiv	r9, r3, r8
 800037a:	0c2c      	lsrs	r4, r5, #16
 800037c:	fb08 3319 	mls	r3, r8, r9, r3
 8000380:	fa1f fa8e 	uxth.w	sl, lr
 8000384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000388:	fb09 f40a 	mul.w	r4, r9, sl
 800038c:	429c      	cmp	r4, r3
 800038e:	fa02 f207 	lsl.w	r2, r2, r7
 8000392:	fa00 f107 	lsl.w	r1, r0, r7
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1e 0303 	adds.w	r3, lr, r3
 800039c:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a0:	f080 8087 	bcs.w	80004b2 <__udivmoddi4+0x2b2>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f240 8084 	bls.w	80004b2 <__udivmoddi4+0x2b2>
 80003aa:	f1a9 0902 	sub.w	r9, r9, #2
 80003ae:	4473      	add	r3, lr
 80003b0:	1b1b      	subs	r3, r3, r4
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b8:	fb08 3310 	mls	r3, r8, r0, r3
 80003bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1e 0404 	adds.w	r4, lr, r4
 80003cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d0:	d26b      	bcs.n	80004aa <__udivmoddi4+0x2aa>
 80003d2:	45a2      	cmp	sl, r4
 80003d4:	d969      	bls.n	80004aa <__udivmoddi4+0x2aa>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4474      	add	r4, lr
 80003da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003de:	fba0 8902 	umull	r8, r9, r0, r2
 80003e2:	eba4 040a 	sub.w	r4, r4, sl
 80003e6:	454c      	cmp	r4, r9
 80003e8:	46c2      	mov	sl, r8
 80003ea:	464b      	mov	r3, r9
 80003ec:	d354      	bcc.n	8000498 <__udivmoddi4+0x298>
 80003ee:	d051      	beq.n	8000494 <__udivmoddi4+0x294>
 80003f0:	2e00      	cmp	r6, #0
 80003f2:	d069      	beq.n	80004c8 <__udivmoddi4+0x2c8>
 80003f4:	ebb1 050a 	subs.w	r5, r1, sl
 80003f8:	eb64 0403 	sbc.w	r4, r4, r3
 80003fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000400:	40fd      	lsrs	r5, r7
 8000402:	40fc      	lsrs	r4, r7
 8000404:	ea4c 0505 	orr.w	r5, ip, r5
 8000408:	e9c6 5400 	strd	r5, r4, [r6]
 800040c:	2700      	movs	r7, #0
 800040e:	e747      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000410:	f1c2 0320 	rsb	r3, r2, #32
 8000414:	fa20 f703 	lsr.w	r7, r0, r3
 8000418:	4095      	lsls	r5, r2
 800041a:	fa01 f002 	lsl.w	r0, r1, r2
 800041e:	fa21 f303 	lsr.w	r3, r1, r3
 8000422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000426:	4338      	orrs	r0, r7
 8000428:	0c01      	lsrs	r1, r0, #16
 800042a:	fbb3 f7fe 	udiv	r7, r3, lr
 800042e:	fa1f f885 	uxth.w	r8, r5
 8000432:	fb0e 3317 	mls	r3, lr, r7, r3
 8000436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043a:	fb07 f308 	mul.w	r3, r7, r8
 800043e:	428b      	cmp	r3, r1
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x256>
 8000446:	1869      	adds	r1, r5, r1
 8000448:	f107 3cff 	add.w	ip, r7, #4294967295
 800044c:	d22f      	bcs.n	80004ae <__udivmoddi4+0x2ae>
 800044e:	428b      	cmp	r3, r1
 8000450:	d92d      	bls.n	80004ae <__udivmoddi4+0x2ae>
 8000452:	3f02      	subs	r7, #2
 8000454:	4429      	add	r1, r5
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	b281      	uxth	r1, r0
 800045a:	fbb3 f0fe 	udiv	r0, r3, lr
 800045e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb00 f308 	mul.w	r3, r0, r8
 800046a:	428b      	cmp	r3, r1
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x27e>
 800046e:	1869      	adds	r1, r5, r1
 8000470:	f100 3cff 	add.w	ip, r0, #4294967295
 8000474:	d217      	bcs.n	80004a6 <__udivmoddi4+0x2a6>
 8000476:	428b      	cmp	r3, r1
 8000478:	d915      	bls.n	80004a6 <__udivmoddi4+0x2a6>
 800047a:	3802      	subs	r0, #2
 800047c:	4429      	add	r1, r5
 800047e:	1ac9      	subs	r1, r1, r3
 8000480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000484:	e73b      	b.n	80002fe <__udivmoddi4+0xfe>
 8000486:	4637      	mov	r7, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e709      	b.n	80002a0 <__udivmoddi4+0xa0>
 800048c:	4607      	mov	r7, r0
 800048e:	e6e7      	b.n	8000260 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x8c>
 8000494:	4541      	cmp	r1, r8
 8000496:	d2ab      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 8000498:	ebb8 0a02 	subs.w	sl, r8, r2
 800049c:	eb69 020e 	sbc.w	r2, r9, lr
 80004a0:	3801      	subs	r0, #1
 80004a2:	4613      	mov	r3, r2
 80004a4:	e7a4      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a6:	4660      	mov	r0, ip
 80004a8:	e7e9      	b.n	800047e <__udivmoddi4+0x27e>
 80004aa:	4618      	mov	r0, r3
 80004ac:	e795      	b.n	80003da <__udivmoddi4+0x1da>
 80004ae:	4667      	mov	r7, ip
 80004b0:	e7d1      	b.n	8000456 <__udivmoddi4+0x256>
 80004b2:	4681      	mov	r9, r0
 80004b4:	e77c      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	442c      	add	r4, r5
 80004ba:	e747      	b.n	800034c <__udivmoddi4+0x14c>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	442b      	add	r3, r5
 80004c2:	e72f      	b.n	8000324 <__udivmoddi4+0x124>
 80004c4:	4638      	mov	r0, r7
 80004c6:	e708      	b.n	80002da <__udivmoddi4+0xda>
 80004c8:	4637      	mov	r7, r6
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0xa0>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d4:	f000 fa16 	bl	8000904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d8:	f000 f816 	bl	8000508 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004dc:	f000 f872 	bl	80005c4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004e0:	f001 f94e 	bl	8001780 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004e4:	4a05      	ldr	r2, [pc, #20]	; (80004fc <main+0x2c>)
 80004e6:	2100      	movs	r1, #0
 80004e8:	4805      	ldr	r0, [pc, #20]	; (8000500 <main+0x30>)
 80004ea:	f001 f9b3 	bl	8001854 <osThreadNew>
 80004ee:	4602      	mov	r2, r0
 80004f0:	4b04      	ldr	r3, [pc, #16]	; (8000504 <main+0x34>)
 80004f2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80004f4:	f001 f978 	bl	80017e8 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004f8:	e7fe      	b.n	80004f8 <main+0x28>
 80004fa:	bf00      	nop
 80004fc:	080041e8 	.word	0x080041e8
 8000500:	0800064d 	.word	0x0800064d
 8000504:	20004934 	.word	0x20004934

08000508 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b094      	sub	sp, #80	; 0x50
 800050c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050e:	f107 0320 	add.w	r3, r7, #32
 8000512:	2230      	movs	r2, #48	; 0x30
 8000514:	2100      	movs	r1, #0
 8000516:	4618      	mov	r0, r3
 8000518:	f003 fe3f 	bl	800419a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051c:	f107 030c 	add.w	r3, r7, #12
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	60da      	str	r2, [r3, #12]
 800052a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800052c:	2300      	movs	r3, #0
 800052e:	60bb      	str	r3, [r7, #8]
 8000530:	4b22      	ldr	r3, [pc, #136]	; (80005bc <SystemClock_Config+0xb4>)
 8000532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000534:	4a21      	ldr	r2, [pc, #132]	; (80005bc <SystemClock_Config+0xb4>)
 8000536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800053a:	6413      	str	r3, [r2, #64]	; 0x40
 800053c:	4b1f      	ldr	r3, [pc, #124]	; (80005bc <SystemClock_Config+0xb4>)
 800053e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000544:	60bb      	str	r3, [r7, #8]
 8000546:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000548:	2300      	movs	r3, #0
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	4b1c      	ldr	r3, [pc, #112]	; (80005c0 <SystemClock_Config+0xb8>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a1b      	ldr	r2, [pc, #108]	; (80005c0 <SystemClock_Config+0xb8>)
 8000552:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000556:	6013      	str	r3, [r2, #0]
 8000558:	4b19      	ldr	r3, [pc, #100]	; (80005c0 <SystemClock_Config+0xb8>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000560:	607b      	str	r3, [r7, #4]
 8000562:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000564:	2302      	movs	r3, #2
 8000566:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000568:	2301      	movs	r3, #1
 800056a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800056c:	2310      	movs	r3, #16
 800056e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000570:	2300      	movs	r3, #0
 8000572:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000574:	f107 0320 	add.w	r3, r7, #32
 8000578:	4618      	mov	r0, r3
 800057a:	f000 fcf1 	bl	8000f60 <HAL_RCC_OscConfig>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000584:	f000 f922 	bl	80007cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000588:	230f      	movs	r3, #15
 800058a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800058c:	2300      	movs	r3, #0
 800058e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000590:	2300      	movs	r3, #0
 8000592:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000598:	2300      	movs	r3, #0
 800059a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800059c:	f107 030c 	add.w	r3, r7, #12
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 ff4c 	bl	8001440 <HAL_RCC_ClockConfig>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80005ae:	f000 f90d 	bl	80007cc <Error_Handler>
  }
}
 80005b2:	bf00      	nop
 80005b4:	3750      	adds	r7, #80	; 0x50
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40023800 	.word	0x40023800
 80005c0:	40007000 	.word	0x40007000

080005c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	4b19      	ldr	r3, [pc, #100]	; (8000644 <MX_GPIO_Init+0x80>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a18      	ldr	r2, [pc, #96]	; (8000644 <MX_GPIO_Init+0x80>)
 80005e4:	f043 0308 	orr.w	r3, r3, #8
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b16      	ldr	r3, [pc, #88]	; (8000644 <MX_GPIO_Init+0x80>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0308 	and.w	r3, r3, #8
 80005f2:	60bb      	str	r3, [r7, #8]
 80005f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	4b12      	ldr	r3, [pc, #72]	; (8000644 <MX_GPIO_Init+0x80>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a11      	ldr	r2, [pc, #68]	; (8000644 <MX_GPIO_Init+0x80>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <MX_GPIO_Init+0x80>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000618:	480b      	ldr	r0, [pc, #44]	; (8000648 <MX_GPIO_Init+0x84>)
 800061a:	f000 fc87 	bl	8000f2c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800061e:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000622:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000624:	2301      	movs	r3, #1
 8000626:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062c:	2300      	movs	r3, #0
 800062e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	4619      	mov	r1, r3
 8000636:	4804      	ldr	r0, [pc, #16]	; (8000648 <MX_GPIO_Init+0x84>)
 8000638:	f000 fade 	bl	8000bf8 <HAL_GPIO_Init>

}
 800063c:	bf00      	nop
 800063e:	3720      	adds	r7, #32
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40023800 	.word	0x40023800
 8000648:	40020c00 	.word	0x40020c00

0800064c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8000654:	2201      	movs	r2, #1
 8000656:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800065a:	485b      	ldr	r0, [pc, #364]	; (80007c8 <StartDefaultTask+0x17c>)
 800065c:	f000 fc66 	bl	8000f2c <HAL_GPIO_WritePin>
  HAL_Delay(800);
 8000660:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000664:	f000 f9c0 	bl	80009e8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800066e:	4856      	ldr	r0, [pc, #344]	; (80007c8 <StartDefaultTask+0x17c>)
 8000670:	f000 fc5c 	bl	8000f2c <HAL_GPIO_WritePin>
  HAL_Delay(400);
 8000674:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000678:	f000 f9b6 	bl	80009e8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 800067c:	2201      	movs	r2, #1
 800067e:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000682:	4851      	ldr	r0, [pc, #324]	; (80007c8 <StartDefaultTask+0x17c>)
 8000684:	f000 fc52 	bl	8000f2c <HAL_GPIO_WritePin>
  HAL_Delay(800);
 8000688:	f44f 7048 	mov.w	r0, #800	; 0x320
 800068c:	f000 f9ac 	bl	80009e8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000690:	2200      	movs	r2, #0
 8000692:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000696:	484c      	ldr	r0, [pc, #304]	; (80007c8 <StartDefaultTask+0x17c>)
 8000698:	f000 fc48 	bl	8000f2c <HAL_GPIO_WritePin>
  HAL_Delay(400);
 800069c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80006a0:	f000 f9a2 	bl	80009e8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 80006a4:	2201      	movs	r2, #1
 80006a6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80006aa:	4847      	ldr	r0, [pc, #284]	; (80007c8 <StartDefaultTask+0x17c>)
 80006ac:	f000 fc3e 	bl	8000f2c <HAL_GPIO_WritePin>
  HAL_Delay(800);
 80006b0:	f44f 7048 	mov.w	r0, #800	; 0x320
 80006b4:	f000 f998 	bl	80009e8 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80006b8:	2200      	movs	r2, #0
 80006ba:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80006be:	4842      	ldr	r0, [pc, #264]	; (80007c8 <StartDefaultTask+0x17c>)
 80006c0:	f000 fc34 	bl	8000f2c <HAL_GPIO_WritePin>
  HAL_Delay(400);
 80006c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80006c8:	f000 f98e 	bl	80009e8 <HAL_Delay>
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80006cc:	2201      	movs	r2, #1
 80006ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d2:	483d      	ldr	r0, [pc, #244]	; (80007c8 <StartDefaultTask+0x17c>)
 80006d4:	f000 fc2a 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(1600);
 80006d8:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80006dc:	f000 f984 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80006e0:	2200      	movs	r2, #0
 80006e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006e6:	4838      	ldr	r0, [pc, #224]	; (80007c8 <StartDefaultTask+0x17c>)
 80006e8:	f000 fc20 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80006ec:	2201      	movs	r2, #1
 80006ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f2:	4835      	ldr	r0, [pc, #212]	; (80007c8 <StartDefaultTask+0x17c>)
 80006f4:	f000 fc1a 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(800);
 80006f8:	f44f 7048 	mov.w	r0, #800	; 0x320
 80006fc:	f000 f974 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8000700:	2200      	movs	r2, #0
 8000702:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000706:	4830      	ldr	r0, [pc, #192]	; (80007c8 <StartDefaultTask+0x17c>)
 8000708:	f000 fc10 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800070c:	2201      	movs	r2, #1
 800070e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000712:	482d      	ldr	r0, [pc, #180]	; (80007c8 <StartDefaultTask+0x17c>)
 8000714:	f000 fc0a 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(400);
 8000718:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800071c:	f000 f964 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000726:	4828      	ldr	r0, [pc, #160]	; (80007c8 <StartDefaultTask+0x17c>)
 8000728:	f000 fc00 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 800072c:	2201      	movs	r2, #1
 800072e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000732:	4825      	ldr	r0, [pc, #148]	; (80007c8 <StartDefaultTask+0x17c>)
 8000734:	f000 fbfa 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(300);
 8000738:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800073c:	f000 f954 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000746:	4820      	ldr	r0, [pc, #128]	; (80007c8 <StartDefaultTask+0x17c>)
 8000748:	f000 fbf0 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 800074c:	2201      	movs	r2, #1
 800074e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000752:	481d      	ldr	r0, [pc, #116]	; (80007c8 <StartDefaultTask+0x17c>)
 8000754:	f000 fbea 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8000758:	20c8      	movs	r0, #200	; 0xc8
 800075a:	f000 f945 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000764:	4818      	ldr	r0, [pc, #96]	; (80007c8 <StartDefaultTask+0x17c>)
 8000766:	f000 fbe1 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 800076a:	2201      	movs	r2, #1
 800076c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000770:	4815      	ldr	r0, [pc, #84]	; (80007c8 <StartDefaultTask+0x17c>)
 8000772:	f000 fbdb 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8000776:	2096      	movs	r0, #150	; 0x96
 8000778:	f000 f936 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800077c:	2200      	movs	r2, #0
 800077e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000782:	4811      	ldr	r0, [pc, #68]	; (80007c8 <StartDefaultTask+0x17c>)
 8000784:	f000 fbd2 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000788:	2201      	movs	r2, #1
 800078a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800078e:	480e      	ldr	r0, [pc, #56]	; (80007c8 <StartDefaultTask+0x17c>)
 8000790:	f000 fbcc 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000794:	2064      	movs	r0, #100	; 0x64
 8000796:	f000 f927 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007a0:	4809      	ldr	r0, [pc, #36]	; (80007c8 <StartDefaultTask+0x17c>)
 80007a2:	f000 fbc3 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 80007a6:	2201      	movs	r2, #1
 80007a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ac:	4806      	ldr	r0, [pc, #24]	; (80007c8 <StartDefaultTask+0x17c>)
 80007ae:	f000 fbbd 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80007b2:	2032      	movs	r0, #50	; 0x32
 80007b4:	f000 f918 	bl	80009e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007be:	4802      	ldr	r0, [pc, #8]	; (80007c8 <StartDefaultTask+0x17c>)
 80007c0:	f000 fbb4 	bl	8000f2c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80007c4:	e782      	b.n	80006cc <StartDefaultTask+0x80>
 80007c6:	bf00      	nop
 80007c8:	40020c00 	.word	0x40020c00

080007cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
	...

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b12      	ldr	r3, [pc, #72]	; (8000830 <HAL_MspInit+0x54>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ea:	4a11      	ldr	r2, [pc, #68]	; (8000830 <HAL_MspInit+0x54>)
 80007ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f0:	6453      	str	r3, [r2, #68]	; 0x44
 80007f2:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <HAL_MspInit+0x54>)
 80007f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <HAL_MspInit+0x54>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000806:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <HAL_MspInit+0x54>)
 8000808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800080c:	6413      	str	r3, [r2, #64]	; 0x40
 800080e:	4b08      	ldr	r3, [pc, #32]	; (8000830 <HAL_MspInit+0x54>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000816:	603b      	str	r3, [r7, #0]
 8000818:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800081a:	2200      	movs	r2, #0
 800081c:	210f      	movs	r1, #15
 800081e:	f06f 0001 	mvn.w	r0, #1
 8000822:	f000 f9c0 	bl	8000ba6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800

08000834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr

08000842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000842:	b480      	push	{r7}
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000846:	e7fe      	b.n	8000846 <HardFault_Handler+0x4>

08000848 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800084c:	e7fe      	b.n	800084c <MemManage_Handler+0x4>

0800084e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800084e:	b480      	push	{r7}
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000852:	e7fe      	b.n	8000852 <BusFault_Handler+0x4>

08000854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000858:	e7fe      	b.n	8000858 <UsageFault_Handler+0x4>

0800085a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800085e:	bf00      	nop
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr

08000868 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800086c:	f000 f89c 	bl	80009a8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000870:	f002 fc26 	bl	80030c0 <xTaskGetSchedulerState>
 8000874:	4603      	mov	r3, r0
 8000876:	2b01      	cmp	r3, #1
 8000878:	d001      	beq.n	800087e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800087a:	f003 f9fd 	bl	8003c78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000888:	4b08      	ldr	r3, [pc, #32]	; (80008ac <SystemInit+0x28>)
 800088a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800088e:	4a07      	ldr	r2, [pc, #28]	; (80008ac <SystemInit+0x28>)
 8000890:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000894:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <SystemInit+0x28>)
 800089a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800089e:	609a      	str	r2, [r3, #8]
#endif
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
 80008aa:	bf00      	nop
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80008b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80008b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80008b6:	e003      	b.n	80008c0 <LoopCopyDataInit>

080008b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80008b8:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80008ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80008bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80008be:	3104      	adds	r1, #4

080008c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80008c0:	480b      	ldr	r0, [pc, #44]	; (80008f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80008c2:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80008c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80008c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80008c8:	d3f6      	bcc.n	80008b8 <CopyDataInit>
  ldr  r2, =_sbss
 80008ca:	4a0b      	ldr	r2, [pc, #44]	; (80008f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80008cc:	e002      	b.n	80008d4 <LoopFillZerobss>

080008ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80008ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80008d0:	f842 3b04 	str.w	r3, [r2], #4

080008d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80008d4:	4b09      	ldr	r3, [pc, #36]	; (80008fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80008d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80008d8:	d3f9      	bcc.n	80008ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80008da:	f7ff ffd3 	bl	8000884 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008de:	f003 fc2d 	bl	800413c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008e2:	f7ff fdf5 	bl	80004d0 <main>
  bx  lr    
 80008e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80008e8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80008ec:	0800422c 	.word	0x0800422c
  ldr  r0, =_sdata
 80008f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80008f4:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 80008f8:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80008fc:	2000497c 	.word	0x2000497c

08000900 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000900:	e7fe      	b.n	8000900 <ADC_IRQHandler>
	...

08000904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000908:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <HAL_Init+0x40>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a0d      	ldr	r2, [pc, #52]	; (8000944 <HAL_Init+0x40>)
 800090e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000912:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000914:	4b0b      	ldr	r3, [pc, #44]	; (8000944 <HAL_Init+0x40>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a0a      	ldr	r2, [pc, #40]	; (8000944 <HAL_Init+0x40>)
 800091a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800091e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000920:	4b08      	ldr	r3, [pc, #32]	; (8000944 <HAL_Init+0x40>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a07      	ldr	r2, [pc, #28]	; (8000944 <HAL_Init+0x40>)
 8000926:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800092a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800092c:	2003      	movs	r0, #3
 800092e:	f000 f92f 	bl	8000b90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000932:	200f      	movs	r0, #15
 8000934:	f000 f808 	bl	8000948 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000938:	f7ff ff50 	bl	80007dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800093c:	2300      	movs	r3, #0
}
 800093e:	4618      	mov	r0, r3
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023c00 	.word	0x40023c00

08000948 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000950:	4b12      	ldr	r3, [pc, #72]	; (800099c <HAL_InitTick+0x54>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <HAL_InitTick+0x58>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	4619      	mov	r1, r3
 800095a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800095e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000962:	fbb2 f3f3 	udiv	r3, r2, r3
 8000966:	4618      	mov	r0, r3
 8000968:	f000 f939 	bl	8000bde <HAL_SYSTICK_Config>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000972:	2301      	movs	r3, #1
 8000974:	e00e      	b.n	8000994 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2b0f      	cmp	r3, #15
 800097a:	d80a      	bhi.n	8000992 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800097c:	2200      	movs	r2, #0
 800097e:	6879      	ldr	r1, [r7, #4]
 8000980:	f04f 30ff 	mov.w	r0, #4294967295
 8000984:	f000 f90f 	bl	8000ba6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000988:	4a06      	ldr	r2, [pc, #24]	; (80009a4 <HAL_InitTick+0x5c>)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800098e:	2300      	movs	r3, #0
 8000990:	e000      	b.n	8000994 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000992:	2301      	movs	r3, #1
}
 8000994:	4618      	mov	r0, r3
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	20000000 	.word	0x20000000
 80009a0:	20000008 	.word	0x20000008
 80009a4:	20000004 	.word	0x20000004

080009a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009ac:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <HAL_IncTick+0x20>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	461a      	mov	r2, r3
 80009b2:	4b06      	ldr	r3, [pc, #24]	; (80009cc <HAL_IncTick+0x24>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4413      	add	r3, r2
 80009b8:	4a04      	ldr	r2, [pc, #16]	; (80009cc <HAL_IncTick+0x24>)
 80009ba:	6013      	str	r3, [r2, #0]
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	20000008 	.word	0x20000008
 80009cc:	20004938 	.word	0x20004938

080009d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  return uwTick;
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <HAL_GetTick+0x14>)
 80009d6:	681b      	ldr	r3, [r3, #0]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	20004938 	.word	0x20004938

080009e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b084      	sub	sp, #16
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009f0:	f7ff ffee 	bl	80009d0 <HAL_GetTick>
 80009f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a00:	d005      	beq.n	8000a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a02:	4b09      	ldr	r3, [pc, #36]	; (8000a28 <HAL_Delay+0x40>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	461a      	mov	r2, r3
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a0e:	bf00      	nop
 8000a10:	f7ff ffde 	bl	80009d0 <HAL_GetTick>
 8000a14:	4602      	mov	r2, r0
 8000a16:	68bb      	ldr	r3, [r7, #8]
 8000a18:	1ad3      	subs	r3, r2, r3
 8000a1a:	68fa      	ldr	r2, [r7, #12]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	d8f7      	bhi.n	8000a10 <HAL_Delay+0x28>
  {
  }
}
 8000a20:	bf00      	nop
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000008 	.word	0x20000008

08000a2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	f003 0307 	and.w	r3, r3, #7
 8000a3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <__NVIC_SetPriorityGrouping+0x44>)
 8000a3e:	68db      	ldr	r3, [r3, #12]
 8000a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a42:	68ba      	ldr	r2, [r7, #8]
 8000a44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a48:	4013      	ands	r3, r2
 8000a4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a5e:	4a04      	ldr	r2, [pc, #16]	; (8000a70 <__NVIC_SetPriorityGrouping+0x44>)
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	60d3      	str	r3, [r2, #12]
}
 8000a64:	bf00      	nop
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a78:	4b04      	ldr	r3, [pc, #16]	; (8000a8c <__NVIC_GetPriorityGrouping+0x18>)
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	0a1b      	lsrs	r3, r3, #8
 8000a7e:	f003 0307 	and.w	r3, r3, #7
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	4603      	mov	r3, r0
 8000a98:	6039      	str	r1, [r7, #0]
 8000a9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	db0a      	blt.n	8000aba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	490c      	ldr	r1, [pc, #48]	; (8000adc <__NVIC_SetPriority+0x4c>)
 8000aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aae:	0112      	lsls	r2, r2, #4
 8000ab0:	b2d2      	uxtb	r2, r2
 8000ab2:	440b      	add	r3, r1
 8000ab4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ab8:	e00a      	b.n	8000ad0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	4908      	ldr	r1, [pc, #32]	; (8000ae0 <__NVIC_SetPriority+0x50>)
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	f003 030f 	and.w	r3, r3, #15
 8000ac6:	3b04      	subs	r3, #4
 8000ac8:	0112      	lsls	r2, r2, #4
 8000aca:	b2d2      	uxtb	r2, r2
 8000acc:	440b      	add	r3, r1
 8000ace:	761a      	strb	r2, [r3, #24]
}
 8000ad0:	bf00      	nop
 8000ad2:	370c      	adds	r7, #12
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr
 8000adc:	e000e100 	.word	0xe000e100
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b089      	sub	sp, #36	; 0x24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000af8:	69fb      	ldr	r3, [r7, #28]
 8000afa:	f1c3 0307 	rsb	r3, r3, #7
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	bf28      	it	cs
 8000b02:	2304      	movcs	r3, #4
 8000b04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b06:	69fb      	ldr	r3, [r7, #28]
 8000b08:	3304      	adds	r3, #4
 8000b0a:	2b06      	cmp	r3, #6
 8000b0c:	d902      	bls.n	8000b14 <NVIC_EncodePriority+0x30>
 8000b0e:	69fb      	ldr	r3, [r7, #28]
 8000b10:	3b03      	subs	r3, #3
 8000b12:	e000      	b.n	8000b16 <NVIC_EncodePriority+0x32>
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b18:	f04f 32ff 	mov.w	r2, #4294967295
 8000b1c:	69bb      	ldr	r3, [r7, #24]
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	43da      	mvns	r2, r3
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	401a      	ands	r2, r3
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	fa01 f303 	lsl.w	r3, r1, r3
 8000b36:	43d9      	mvns	r1, r3
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b3c:	4313      	orrs	r3, r2
         );
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	3724      	adds	r7, #36	; 0x24
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
	...

08000b4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b5c:	d301      	bcc.n	8000b62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e00f      	b.n	8000b82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b62:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <SysTick_Config+0x40>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b6a:	210f      	movs	r1, #15
 8000b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b70:	f7ff ff8e 	bl	8000a90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <SysTick_Config+0x40>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b7a:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <SysTick_Config+0x40>)
 8000b7c:	2207      	movs	r2, #7
 8000b7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b80:	2300      	movs	r3, #0
}
 8000b82:	4618      	mov	r0, r3
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	e000e010 	.word	0xe000e010

08000b90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff ff47 	bl	8000a2c <__NVIC_SetPriorityGrouping>
}
 8000b9e:	bf00      	nop
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b086      	sub	sp, #24
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	4603      	mov	r3, r0
 8000bae:	60b9      	str	r1, [r7, #8]
 8000bb0:	607a      	str	r2, [r7, #4]
 8000bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bb8:	f7ff ff5c 	bl	8000a74 <__NVIC_GetPriorityGrouping>
 8000bbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	68b9      	ldr	r1, [r7, #8]
 8000bc2:	6978      	ldr	r0, [r7, #20]
 8000bc4:	f7ff ff8e 	bl	8000ae4 <NVIC_EncodePriority>
 8000bc8:	4602      	mov	r2, r0
 8000bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bce:	4611      	mov	r1, r2
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff ff5d 	bl	8000a90 <__NVIC_SetPriority>
}
 8000bd6:	bf00      	nop
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b082      	sub	sp, #8
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff ffb0 	bl	8000b4c <SysTick_Config>
 8000bec:	4603      	mov	r3, r0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b089      	sub	sp, #36	; 0x24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61fb      	str	r3, [r7, #28]
 8000c12:	e16b      	b.n	8000eec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c14:	2201      	movs	r2, #1
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	4013      	ands	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	697b      	ldr	r3, [r7, #20]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	f040 815a 	bne.w	8000ee6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	2b01      	cmp	r3, #1
 8000c38:	d00b      	beq.n	8000c52 <HAL_GPIO_Init+0x5a>
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	2b02      	cmp	r3, #2
 8000c40:	d007      	beq.n	8000c52 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c46:	2b11      	cmp	r3, #17
 8000c48:	d003      	beq.n	8000c52 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	2b12      	cmp	r3, #18
 8000c50:	d130      	bne.n	8000cb4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c58:	69fb      	ldr	r3, [r7, #28]
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	43db      	mvns	r3, r3
 8000c64:	69ba      	ldr	r2, [r7, #24]
 8000c66:	4013      	ands	r3, r2
 8000c68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	68da      	ldr	r2, [r3, #12]
 8000c6e:	69fb      	ldr	r3, [r7, #28]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	fa02 f303 	lsl.w	r3, r2, r3
 8000c76:	69ba      	ldr	r2, [r7, #24]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	69ba      	ldr	r2, [r7, #24]
 8000c80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c88:	2201      	movs	r2, #1
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	43db      	mvns	r3, r3
 8000c92:	69ba      	ldr	r2, [r7, #24]
 8000c94:	4013      	ands	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	091b      	lsrs	r3, r3, #4
 8000c9e:	f003 0201 	and.w	r2, r3, #1
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	69ba      	ldr	r2, [r7, #24]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	69ba      	ldr	r2, [r7, #24]
 8000cb2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	69ba      	ldr	r2, [r7, #24]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	689a      	ldr	r2, [r3, #8]
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	005b      	lsls	r3, r3, #1
 8000cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd8:	69ba      	ldr	r2, [r7, #24]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	69ba      	ldr	r2, [r7, #24]
 8000ce2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d003      	beq.n	8000cf4 <HAL_GPIO_Init+0xfc>
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	2b12      	cmp	r3, #18
 8000cf2:	d123      	bne.n	8000d3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cf4:	69fb      	ldr	r3, [r7, #28]
 8000cf6:	08da      	lsrs	r2, r3, #3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	3208      	adds	r2, #8
 8000cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	f003 0307 	and.w	r3, r3, #7
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	220f      	movs	r2, #15
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	69ba      	ldr	r2, [r7, #24]
 8000d14:	4013      	ands	r3, r2
 8000d16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	691a      	ldr	r2, [r3, #16]
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d2e:	69fb      	ldr	r3, [r7, #28]
 8000d30:	08da      	lsrs	r2, r3, #3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	3208      	adds	r2, #8
 8000d36:	69b9      	ldr	r1, [r7, #24]
 8000d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	2203      	movs	r2, #3
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	69ba      	ldr	r2, [r7, #24]
 8000d50:	4013      	ands	r3, r2
 8000d52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f003 0203 	and.w	r2, r3, #3
 8000d5c:	69fb      	ldr	r3, [r7, #28]
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	fa02 f303 	lsl.w	r3, r2, r3
 8000d64:	69ba      	ldr	r2, [r7, #24]
 8000d66:	4313      	orrs	r3, r2
 8000d68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d70:	683b      	ldr	r3, [r7, #0]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	f000 80b4 	beq.w	8000ee6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60fb      	str	r3, [r7, #12]
 8000d82:	4b5f      	ldr	r3, [pc, #380]	; (8000f00 <HAL_GPIO_Init+0x308>)
 8000d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d86:	4a5e      	ldr	r2, [pc, #376]	; (8000f00 <HAL_GPIO_Init+0x308>)
 8000d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d8e:	4b5c      	ldr	r3, [pc, #368]	; (8000f00 <HAL_GPIO_Init+0x308>)
 8000d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d9a:	4a5a      	ldr	r2, [pc, #360]	; (8000f04 <HAL_GPIO_Init+0x30c>)
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	089b      	lsrs	r3, r3, #2
 8000da0:	3302      	adds	r3, #2
 8000da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000da8:	69fb      	ldr	r3, [r7, #28]
 8000daa:	f003 0303 	and.w	r3, r3, #3
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	220f      	movs	r2, #15
 8000db2:	fa02 f303 	lsl.w	r3, r2, r3
 8000db6:	43db      	mvns	r3, r3
 8000db8:	69ba      	ldr	r2, [r7, #24]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4a51      	ldr	r2, [pc, #324]	; (8000f08 <HAL_GPIO_Init+0x310>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d02b      	beq.n	8000e1e <HAL_GPIO_Init+0x226>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4a50      	ldr	r2, [pc, #320]	; (8000f0c <HAL_GPIO_Init+0x314>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d025      	beq.n	8000e1a <HAL_GPIO_Init+0x222>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a4f      	ldr	r2, [pc, #316]	; (8000f10 <HAL_GPIO_Init+0x318>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d01f      	beq.n	8000e16 <HAL_GPIO_Init+0x21e>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a4e      	ldr	r2, [pc, #312]	; (8000f14 <HAL_GPIO_Init+0x31c>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d019      	beq.n	8000e12 <HAL_GPIO_Init+0x21a>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a4d      	ldr	r2, [pc, #308]	; (8000f18 <HAL_GPIO_Init+0x320>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d013      	beq.n	8000e0e <HAL_GPIO_Init+0x216>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a4c      	ldr	r2, [pc, #304]	; (8000f1c <HAL_GPIO_Init+0x324>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d00d      	beq.n	8000e0a <HAL_GPIO_Init+0x212>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a4b      	ldr	r2, [pc, #300]	; (8000f20 <HAL_GPIO_Init+0x328>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d007      	beq.n	8000e06 <HAL_GPIO_Init+0x20e>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a4a      	ldr	r2, [pc, #296]	; (8000f24 <HAL_GPIO_Init+0x32c>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d101      	bne.n	8000e02 <HAL_GPIO_Init+0x20a>
 8000dfe:	2307      	movs	r3, #7
 8000e00:	e00e      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e02:	2308      	movs	r3, #8
 8000e04:	e00c      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e06:	2306      	movs	r3, #6
 8000e08:	e00a      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e0a:	2305      	movs	r3, #5
 8000e0c:	e008      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e0e:	2304      	movs	r3, #4
 8000e10:	e006      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e12:	2303      	movs	r3, #3
 8000e14:	e004      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e16:	2302      	movs	r3, #2
 8000e18:	e002      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e000      	b.n	8000e20 <HAL_GPIO_Init+0x228>
 8000e1e:	2300      	movs	r3, #0
 8000e20:	69fa      	ldr	r2, [r7, #28]
 8000e22:	f002 0203 	and.w	r2, r2, #3
 8000e26:	0092      	lsls	r2, r2, #2
 8000e28:	4093      	lsls	r3, r2
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e30:	4934      	ldr	r1, [pc, #208]	; (8000f04 <HAL_GPIO_Init+0x30c>)
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	089b      	lsrs	r3, r3, #2
 8000e36:	3302      	adds	r3, #2
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e3e:	4b3a      	ldr	r3, [pc, #232]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	43db      	mvns	r3, r3
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d003      	beq.n	8000e62 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e62:	4a31      	ldr	r2, [pc, #196]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e68:	4b2f      	ldr	r3, [pc, #188]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	43db      	mvns	r3, r3
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	4013      	ands	r3, r2
 8000e76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d003      	beq.n	8000e8c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e8c:	4a26      	ldr	r2, [pc, #152]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e92:	4b25      	ldr	r3, [pc, #148]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d003      	beq.n	8000eb6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000eb6:	4a1c      	ldr	r2, [pc, #112]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ebc:	4b1a      	ldr	r3, [pc, #104]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d003      	beq.n	8000ee0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ee0:	4a11      	ldr	r2, [pc, #68]	; (8000f28 <HAL_GPIO_Init+0x330>)
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	61fb      	str	r3, [r7, #28]
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	2b0f      	cmp	r3, #15
 8000ef0:	f67f ae90 	bls.w	8000c14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ef4:	bf00      	nop
 8000ef6:	3724      	adds	r7, #36	; 0x24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	40023800 	.word	0x40023800
 8000f04:	40013800 	.word	0x40013800
 8000f08:	40020000 	.word	0x40020000
 8000f0c:	40020400 	.word	0x40020400
 8000f10:	40020800 	.word	0x40020800
 8000f14:	40020c00 	.word	0x40020c00
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	40021400 	.word	0x40021400
 8000f20:	40021800 	.word	0x40021800
 8000f24:	40021c00 	.word	0x40021c00
 8000f28:	40013c00 	.word	0x40013c00

08000f2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	460b      	mov	r3, r1
 8000f36:	807b      	strh	r3, [r7, #2]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f3c:	787b      	ldrb	r3, [r7, #1]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d003      	beq.n	8000f4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f42:	887a      	ldrh	r2, [r7, #2]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f48:	e003      	b.n	8000f52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f4a:	887b      	ldrh	r3, [r7, #2]
 8000f4c:	041a      	lsls	r2, r3, #16
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	619a      	str	r2, [r3, #24]
}
 8000f52:	bf00      	nop
 8000f54:	370c      	adds	r7, #12
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
	...

08000f60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e25b      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d075      	beq.n	800106a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f7e:	4ba3      	ldr	r3, [pc, #652]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	f003 030c 	and.w	r3, r3, #12
 8000f86:	2b04      	cmp	r3, #4
 8000f88:	d00c      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f8a:	4ba0      	ldr	r3, [pc, #640]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f92:	2b08      	cmp	r3, #8
 8000f94:	d112      	bne.n	8000fbc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f96:	4b9d      	ldr	r3, [pc, #628]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000fa2:	d10b      	bne.n	8000fbc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fa4:	4b99      	ldr	r3, [pc, #612]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d05b      	beq.n	8001068 <HAL_RCC_OscConfig+0x108>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d157      	bne.n	8001068 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e236      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fc4:	d106      	bne.n	8000fd4 <HAL_RCC_OscConfig+0x74>
 8000fc6:	4b91      	ldr	r3, [pc, #580]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	4a90      	ldr	r2, [pc, #576]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fd0:	6013      	str	r3, [r2, #0]
 8000fd2:	e01d      	b.n	8001010 <HAL_RCC_OscConfig+0xb0>
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000fdc:	d10c      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x98>
 8000fde:	4b8b      	ldr	r3, [pc, #556]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a8a      	ldr	r2, [pc, #552]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000fe4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fe8:	6013      	str	r3, [r2, #0]
 8000fea:	4b88      	ldr	r3, [pc, #544]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a87      	ldr	r2, [pc, #540]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000ff0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ff4:	6013      	str	r3, [r2, #0]
 8000ff6:	e00b      	b.n	8001010 <HAL_RCC_OscConfig+0xb0>
 8000ff8:	4b84      	ldr	r3, [pc, #528]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a83      	ldr	r2, [pc, #524]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8000ffe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001002:	6013      	str	r3, [r2, #0]
 8001004:	4b81      	ldr	r3, [pc, #516]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a80      	ldr	r2, [pc, #512]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 800100a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800100e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d013      	beq.n	8001040 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001018:	f7ff fcda 	bl	80009d0 <HAL_GetTick>
 800101c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800101e:	e008      	b.n	8001032 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001020:	f7ff fcd6 	bl	80009d0 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b64      	cmp	r3, #100	; 0x64
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e1fb      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001032:	4b76      	ldr	r3, [pc, #472]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0f0      	beq.n	8001020 <HAL_RCC_OscConfig+0xc0>
 800103e:	e014      	b.n	800106a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001040:	f7ff fcc6 	bl	80009d0 <HAL_GetTick>
 8001044:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001046:	e008      	b.n	800105a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001048:	f7ff fcc2 	bl	80009d0 <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b64      	cmp	r3, #100	; 0x64
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e1e7      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800105a:	4b6c      	ldr	r3, [pc, #432]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1f0      	bne.n	8001048 <HAL_RCC_OscConfig+0xe8>
 8001066:	e000      	b.n	800106a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 0302 	and.w	r3, r3, #2
 8001072:	2b00      	cmp	r3, #0
 8001074:	d063      	beq.n	800113e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001076:	4b65      	ldr	r3, [pc, #404]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	f003 030c 	and.w	r3, r3, #12
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00b      	beq.n	800109a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001082:	4b62      	ldr	r3, [pc, #392]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800108a:	2b08      	cmp	r3, #8
 800108c:	d11c      	bne.n	80010c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800108e:	4b5f      	ldr	r3, [pc, #380]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001096:	2b00      	cmp	r3, #0
 8001098:	d116      	bne.n	80010c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800109a:	4b5c      	ldr	r3, [pc, #368]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d005      	beq.n	80010b2 <HAL_RCC_OscConfig+0x152>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	68db      	ldr	r3, [r3, #12]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d001      	beq.n	80010b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e1bb      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010b2:	4b56      	ldr	r3, [pc, #344]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	691b      	ldr	r3, [r3, #16]
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	4952      	ldr	r1, [pc, #328]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80010c2:	4313      	orrs	r3, r2
 80010c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010c6:	e03a      	b.n	800113e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d020      	beq.n	8001112 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010d0:	4b4f      	ldr	r3, [pc, #316]	; (8001210 <HAL_RCC_OscConfig+0x2b0>)
 80010d2:	2201      	movs	r2, #1
 80010d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010d6:	f7ff fc7b 	bl	80009d0 <HAL_GetTick>
 80010da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010dc:	e008      	b.n	80010f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010de:	f7ff fc77 	bl	80009d0 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d901      	bls.n	80010f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80010ec:	2303      	movs	r3, #3
 80010ee:	e19c      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f0:	4b46      	ldr	r3, [pc, #280]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0302 	and.w	r3, r3, #2
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d0f0      	beq.n	80010de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fc:	4b43      	ldr	r3, [pc, #268]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	4940      	ldr	r1, [pc, #256]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 800110c:	4313      	orrs	r3, r2
 800110e:	600b      	str	r3, [r1, #0]
 8001110:	e015      	b.n	800113e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001112:	4b3f      	ldr	r3, [pc, #252]	; (8001210 <HAL_RCC_OscConfig+0x2b0>)
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001118:	f7ff fc5a 	bl	80009d0 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001120:	f7ff fc56 	bl	80009d0 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e17b      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001132:	4b36      	ldr	r3, [pc, #216]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f0      	bne.n	8001120 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	f003 0308 	and.w	r3, r3, #8
 8001146:	2b00      	cmp	r3, #0
 8001148:	d030      	beq.n	80011ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d016      	beq.n	8001180 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001152:	4b30      	ldr	r3, [pc, #192]	; (8001214 <HAL_RCC_OscConfig+0x2b4>)
 8001154:	2201      	movs	r2, #1
 8001156:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001158:	f7ff fc3a 	bl	80009d0 <HAL_GetTick>
 800115c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800115e:	e008      	b.n	8001172 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001160:	f7ff fc36 	bl	80009d0 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	2b02      	cmp	r3, #2
 800116c:	d901      	bls.n	8001172 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800116e:	2303      	movs	r3, #3
 8001170:	e15b      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001172:	4b26      	ldr	r3, [pc, #152]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 8001174:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	2b00      	cmp	r3, #0
 800117c:	d0f0      	beq.n	8001160 <HAL_RCC_OscConfig+0x200>
 800117e:	e015      	b.n	80011ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001180:	4b24      	ldr	r3, [pc, #144]	; (8001214 <HAL_RCC_OscConfig+0x2b4>)
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001186:	f7ff fc23 	bl	80009d0 <HAL_GetTick>
 800118a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800118c:	e008      	b.n	80011a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800118e:	f7ff fc1f 	bl	80009d0 <HAL_GetTick>
 8001192:	4602      	mov	r2, r0
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	2b02      	cmp	r3, #2
 800119a:	d901      	bls.n	80011a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800119c:	2303      	movs	r3, #3
 800119e:	e144      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011a0:	4b1a      	ldr	r3, [pc, #104]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80011a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011a4:	f003 0302 	and.w	r3, r3, #2
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1f0      	bne.n	800118e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f003 0304 	and.w	r3, r3, #4
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	f000 80a0 	beq.w	80012fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ba:	2300      	movs	r3, #0
 80011bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80011c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d10f      	bne.n	80011ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	60bb      	str	r3, [r7, #8]
 80011ce:	4b0f      	ldr	r3, [pc, #60]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	4a0e      	ldr	r2, [pc, #56]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80011d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011d8:	6413      	str	r3, [r2, #64]	; 0x40
 80011da:	4b0c      	ldr	r3, [pc, #48]	; (800120c <HAL_RCC_OscConfig+0x2ac>)
 80011dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011e6:	2301      	movs	r3, #1
 80011e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ea:	4b0b      	ldr	r3, [pc, #44]	; (8001218 <HAL_RCC_OscConfig+0x2b8>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d121      	bne.n	800123a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011f6:	4b08      	ldr	r3, [pc, #32]	; (8001218 <HAL_RCC_OscConfig+0x2b8>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a07      	ldr	r2, [pc, #28]	; (8001218 <HAL_RCC_OscConfig+0x2b8>)
 80011fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001202:	f7ff fbe5 	bl	80009d0 <HAL_GetTick>
 8001206:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001208:	e011      	b.n	800122e <HAL_RCC_OscConfig+0x2ce>
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	42470000 	.word	0x42470000
 8001214:	42470e80 	.word	0x42470e80
 8001218:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800121c:	f7ff fbd8 	bl	80009d0 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	2b02      	cmp	r3, #2
 8001228:	d901      	bls.n	800122e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800122a:	2303      	movs	r3, #3
 800122c:	e0fd      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800122e:	4b81      	ldr	r3, [pc, #516]	; (8001434 <HAL_RCC_OscConfig+0x4d4>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001236:	2b00      	cmp	r3, #0
 8001238:	d0f0      	beq.n	800121c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d106      	bne.n	8001250 <HAL_RCC_OscConfig+0x2f0>
 8001242:	4b7d      	ldr	r3, [pc, #500]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001246:	4a7c      	ldr	r2, [pc, #496]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6713      	str	r3, [r2, #112]	; 0x70
 800124e:	e01c      	b.n	800128a <HAL_RCC_OscConfig+0x32a>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	2b05      	cmp	r3, #5
 8001256:	d10c      	bne.n	8001272 <HAL_RCC_OscConfig+0x312>
 8001258:	4b77      	ldr	r3, [pc, #476]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 800125a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800125c:	4a76      	ldr	r2, [pc, #472]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 800125e:	f043 0304 	orr.w	r3, r3, #4
 8001262:	6713      	str	r3, [r2, #112]	; 0x70
 8001264:	4b74      	ldr	r3, [pc, #464]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001266:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001268:	4a73      	ldr	r2, [pc, #460]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6713      	str	r3, [r2, #112]	; 0x70
 8001270:	e00b      	b.n	800128a <HAL_RCC_OscConfig+0x32a>
 8001272:	4b71      	ldr	r3, [pc, #452]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001274:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001276:	4a70      	ldr	r2, [pc, #448]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001278:	f023 0301 	bic.w	r3, r3, #1
 800127c:	6713      	str	r3, [r2, #112]	; 0x70
 800127e:	4b6e      	ldr	r3, [pc, #440]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001282:	4a6d      	ldr	r2, [pc, #436]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001284:	f023 0304 	bic.w	r3, r3, #4
 8001288:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d015      	beq.n	80012be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001292:	f7ff fb9d 	bl	80009d0 <HAL_GetTick>
 8001296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001298:	e00a      	b.n	80012b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800129a:	f7ff fb99 	bl	80009d0 <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e0bc      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012b0:	4b61      	ldr	r3, [pc, #388]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 80012b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012b4:	f003 0302 	and.w	r3, r3, #2
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0ee      	beq.n	800129a <HAL_RCC_OscConfig+0x33a>
 80012bc:	e014      	b.n	80012e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012be:	f7ff fb87 	bl	80009d0 <HAL_GetTick>
 80012c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012c4:	e00a      	b.n	80012dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012c6:	f7ff fb83 	bl	80009d0 <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e0a6      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012dc:	4b56      	ldr	r3, [pc, #344]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 80012de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1ee      	bne.n	80012c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80012e8:	7dfb      	ldrb	r3, [r7, #23]
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d105      	bne.n	80012fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ee:	4b52      	ldr	r3, [pc, #328]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	4a51      	ldr	r2, [pc, #324]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 80012f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	f000 8092 	beq.w	8001428 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001304:	4b4c      	ldr	r3, [pc, #304]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	f003 030c 	and.w	r3, r3, #12
 800130c:	2b08      	cmp	r3, #8
 800130e:	d05c      	beq.n	80013ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	2b02      	cmp	r3, #2
 8001316:	d141      	bne.n	800139c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001318:	4b48      	ldr	r3, [pc, #288]	; (800143c <HAL_RCC_OscConfig+0x4dc>)
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131e:	f7ff fb57 	bl	80009d0 <HAL_GetTick>
 8001322:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001324:	e008      	b.n	8001338 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001326:	f7ff fb53 	bl	80009d0 <HAL_GetTick>
 800132a:	4602      	mov	r2, r0
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	2b02      	cmp	r3, #2
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e078      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001338:	4b3f      	ldr	r3, [pc, #252]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001340:	2b00      	cmp	r3, #0
 8001342:	d1f0      	bne.n	8001326 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	69da      	ldr	r2, [r3, #28]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001352:	019b      	lsls	r3, r3, #6
 8001354:	431a      	orrs	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800135a:	085b      	lsrs	r3, r3, #1
 800135c:	3b01      	subs	r3, #1
 800135e:	041b      	lsls	r3, r3, #16
 8001360:	431a      	orrs	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001366:	061b      	lsls	r3, r3, #24
 8001368:	4933      	ldr	r1, [pc, #204]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 800136a:	4313      	orrs	r3, r2
 800136c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800136e:	4b33      	ldr	r3, [pc, #204]	; (800143c <HAL_RCC_OscConfig+0x4dc>)
 8001370:	2201      	movs	r2, #1
 8001372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff fb2c 	bl	80009d0 <HAL_GetTick>
 8001378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800137a:	e008      	b.n	800138e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800137c:	f7ff fb28 	bl	80009d0 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e04d      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800138e:	4b2a      	ldr	r3, [pc, #168]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f0      	beq.n	800137c <HAL_RCC_OscConfig+0x41c>
 800139a:	e045      	b.n	8001428 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800139c:	4b27      	ldr	r3, [pc, #156]	; (800143c <HAL_RCC_OscConfig+0x4dc>)
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a2:	f7ff fb15 	bl	80009d0 <HAL_GetTick>
 80013a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013a8:	e008      	b.n	80013bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013aa:	f7ff fb11 	bl	80009d0 <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d901      	bls.n	80013bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e036      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013bc:	4b1e      	ldr	r3, [pc, #120]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d1f0      	bne.n	80013aa <HAL_RCC_OscConfig+0x44a>
 80013c8:	e02e      	b.n	8001428 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	699b      	ldr	r3, [r3, #24]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d101      	bne.n	80013d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e029      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80013d6:	4b18      	ldr	r3, [pc, #96]	; (8001438 <HAL_RCC_OscConfig+0x4d8>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d11c      	bne.n	8001424 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d115      	bne.n	8001424 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80013fe:	4013      	ands	r3, r2
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001404:	4293      	cmp	r3, r2
 8001406:	d10d      	bne.n	8001424 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001412:	429a      	cmp	r2, r3
 8001414:	d106      	bne.n	8001424 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001420:	429a      	cmp	r2, r3
 8001422:	d001      	beq.n	8001428 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e000      	b.n	800142a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3718      	adds	r7, #24
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40007000 	.word	0x40007000
 8001438:	40023800 	.word	0x40023800
 800143c:	42470060 	.word	0x42470060

08001440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e0cc      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001454:	4b68      	ldr	r3, [pc, #416]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 030f 	and.w	r3, r3, #15
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	429a      	cmp	r2, r3
 8001460:	d90c      	bls.n	800147c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001462:	4b65      	ldr	r3, [pc, #404]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	b2d2      	uxtb	r2, r2
 8001468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800146a:	4b63      	ldr	r3, [pc, #396]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 030f 	and.w	r3, r3, #15
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	429a      	cmp	r2, r3
 8001476:	d001      	beq.n	800147c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e0b8      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d020      	beq.n	80014ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b00      	cmp	r3, #0
 8001492:	d005      	beq.n	80014a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001494:	4b59      	ldr	r3, [pc, #356]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	4a58      	ldr	r2, [pc, #352]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 800149a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800149e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d005      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014ac:	4b53      	ldr	r3, [pc, #332]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	4a52      	ldr	r2, [pc, #328]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b8:	4b50      	ldr	r3, [pc, #320]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	494d      	ldr	r1, [pc, #308]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d044      	beq.n	8001560 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	4b47      	ldr	r3, [pc, #284]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d119      	bne.n	800151e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e07f      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d003      	beq.n	80014fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014fa:	2b03      	cmp	r3, #3
 80014fc:	d107      	bne.n	800150e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fe:	4b3f      	ldr	r3, [pc, #252]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d109      	bne.n	800151e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e06f      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150e:	4b3b      	ldr	r3, [pc, #236]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e067      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800151e:	4b37      	ldr	r3, [pc, #220]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f023 0203 	bic.w	r2, r3, #3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	4934      	ldr	r1, [pc, #208]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 800152c:	4313      	orrs	r3, r2
 800152e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001530:	f7ff fa4e 	bl	80009d0 <HAL_GetTick>
 8001534:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001536:	e00a      	b.n	800154e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001538:	f7ff fa4a 	bl	80009d0 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	f241 3288 	movw	r2, #5000	; 0x1388
 8001546:	4293      	cmp	r3, r2
 8001548:	d901      	bls.n	800154e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e04f      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800154e:	4b2b      	ldr	r3, [pc, #172]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f003 020c 	and.w	r2, r3, #12
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	429a      	cmp	r2, r3
 800155e:	d1eb      	bne.n	8001538 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001560:	4b25      	ldr	r3, [pc, #148]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 030f 	and.w	r3, r3, #15
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d20c      	bcs.n	8001588 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156e:	4b22      	ldr	r3, [pc, #136]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001576:	4b20      	ldr	r3, [pc, #128]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	d001      	beq.n	8001588 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e032      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	2b00      	cmp	r3, #0
 8001592:	d008      	beq.n	80015a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	4916      	ldr	r1, [pc, #88]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d009      	beq.n	80015c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015b2:	4b12      	ldr	r3, [pc, #72]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	691b      	ldr	r3, [r3, #16]
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	490e      	ldr	r1, [pc, #56]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	4313      	orrs	r3, r2
 80015c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015c6:	f000 f821 	bl	800160c <HAL_RCC_GetSysClockFreq>
 80015ca:	4601      	mov	r1, r0
 80015cc:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	091b      	lsrs	r3, r3, #4
 80015d2:	f003 030f 	and.w	r3, r3, #15
 80015d6:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <HAL_RCC_ClockConfig+0x1c0>)
 80015d8:	5cd3      	ldrb	r3, [r2, r3]
 80015da:	fa21 f303 	lsr.w	r3, r1, r3
 80015de:	4a09      	ldr	r2, [pc, #36]	; (8001604 <HAL_RCC_ClockConfig+0x1c4>)
 80015e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <HAL_RCC_ClockConfig+0x1c8>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff f9ae 	bl	8000948 <HAL_InitTick>

  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023c00 	.word	0x40023c00
 80015fc:	40023800 	.word	0x40023800
 8001600:	0800420c 	.word	0x0800420c
 8001604:	20000000 	.word	0x20000000
 8001608:	20000004 	.word	0x20000004

0800160c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800160c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001612:	2300      	movs	r3, #0
 8001614:	607b      	str	r3, [r7, #4]
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	2300      	movs	r3, #0
 800161c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800161e:	2300      	movs	r3, #0
 8001620:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001622:	4b50      	ldr	r3, [pc, #320]	; (8001764 <HAL_RCC_GetSysClockFreq+0x158>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f003 030c 	and.w	r3, r3, #12
 800162a:	2b04      	cmp	r3, #4
 800162c:	d007      	beq.n	800163e <HAL_RCC_GetSysClockFreq+0x32>
 800162e:	2b08      	cmp	r3, #8
 8001630:	d008      	beq.n	8001644 <HAL_RCC_GetSysClockFreq+0x38>
 8001632:	2b00      	cmp	r3, #0
 8001634:	f040 808d 	bne.w	8001752 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001638:	4b4b      	ldr	r3, [pc, #300]	; (8001768 <HAL_RCC_GetSysClockFreq+0x15c>)
 800163a:	60bb      	str	r3, [r7, #8]
       break;
 800163c:	e08c      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800163e:	4b4b      	ldr	r3, [pc, #300]	; (800176c <HAL_RCC_GetSysClockFreq+0x160>)
 8001640:	60bb      	str	r3, [r7, #8]
      break;
 8001642:	e089      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001644:	4b47      	ldr	r3, [pc, #284]	; (8001764 <HAL_RCC_GetSysClockFreq+0x158>)
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800164c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800164e:	4b45      	ldr	r3, [pc, #276]	; (8001764 <HAL_RCC_GetSysClockFreq+0x158>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d023      	beq.n	80016a2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800165a:	4b42      	ldr	r3, [pc, #264]	; (8001764 <HAL_RCC_GetSysClockFreq+0x158>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	099b      	lsrs	r3, r3, #6
 8001660:	f04f 0400 	mov.w	r4, #0
 8001664:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001668:	f04f 0200 	mov.w	r2, #0
 800166c:	ea03 0501 	and.w	r5, r3, r1
 8001670:	ea04 0602 	and.w	r6, r4, r2
 8001674:	4a3d      	ldr	r2, [pc, #244]	; (800176c <HAL_RCC_GetSysClockFreq+0x160>)
 8001676:	fb02 f106 	mul.w	r1, r2, r6
 800167a:	2200      	movs	r2, #0
 800167c:	fb02 f205 	mul.w	r2, r2, r5
 8001680:	440a      	add	r2, r1
 8001682:	493a      	ldr	r1, [pc, #232]	; (800176c <HAL_RCC_GetSysClockFreq+0x160>)
 8001684:	fba5 0101 	umull	r0, r1, r5, r1
 8001688:	1853      	adds	r3, r2, r1
 800168a:	4619      	mov	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f04f 0400 	mov.w	r4, #0
 8001692:	461a      	mov	r2, r3
 8001694:	4623      	mov	r3, r4
 8001696:	f7fe fd9b 	bl	80001d0 <__aeabi_uldivmod>
 800169a:	4603      	mov	r3, r0
 800169c:	460c      	mov	r4, r1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	e049      	b.n	8001736 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016a2:	4b30      	ldr	r3, [pc, #192]	; (8001764 <HAL_RCC_GetSysClockFreq+0x158>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	099b      	lsrs	r3, r3, #6
 80016a8:	f04f 0400 	mov.w	r4, #0
 80016ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	ea03 0501 	and.w	r5, r3, r1
 80016b8:	ea04 0602 	and.w	r6, r4, r2
 80016bc:	4629      	mov	r1, r5
 80016be:	4632      	mov	r2, r6
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	f04f 0400 	mov.w	r4, #0
 80016c8:	0154      	lsls	r4, r2, #5
 80016ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80016ce:	014b      	lsls	r3, r1, #5
 80016d0:	4619      	mov	r1, r3
 80016d2:	4622      	mov	r2, r4
 80016d4:	1b49      	subs	r1, r1, r5
 80016d6:	eb62 0206 	sbc.w	r2, r2, r6
 80016da:	f04f 0300 	mov.w	r3, #0
 80016de:	f04f 0400 	mov.w	r4, #0
 80016e2:	0194      	lsls	r4, r2, #6
 80016e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80016e8:	018b      	lsls	r3, r1, #6
 80016ea:	1a5b      	subs	r3, r3, r1
 80016ec:	eb64 0402 	sbc.w	r4, r4, r2
 80016f0:	f04f 0100 	mov.w	r1, #0
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	00e2      	lsls	r2, r4, #3
 80016fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80016fe:	00d9      	lsls	r1, r3, #3
 8001700:	460b      	mov	r3, r1
 8001702:	4614      	mov	r4, r2
 8001704:	195b      	adds	r3, r3, r5
 8001706:	eb44 0406 	adc.w	r4, r4, r6
 800170a:	f04f 0100 	mov.w	r1, #0
 800170e:	f04f 0200 	mov.w	r2, #0
 8001712:	02a2      	lsls	r2, r4, #10
 8001714:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001718:	0299      	lsls	r1, r3, #10
 800171a:	460b      	mov	r3, r1
 800171c:	4614      	mov	r4, r2
 800171e:	4618      	mov	r0, r3
 8001720:	4621      	mov	r1, r4
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f04f 0400 	mov.w	r4, #0
 8001728:	461a      	mov	r2, r3
 800172a:	4623      	mov	r3, r4
 800172c:	f7fe fd50 	bl	80001d0 <__aeabi_uldivmod>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001736:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <HAL_RCC_GetSysClockFreq+0x158>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	0c1b      	lsrs	r3, r3, #16
 800173c:	f003 0303 	and.w	r3, r3, #3
 8001740:	3301      	adds	r3, #1
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001746:	68fa      	ldr	r2, [r7, #12]
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	fbb2 f3f3 	udiv	r3, r2, r3
 800174e:	60bb      	str	r3, [r7, #8]
      break;
 8001750:	e002      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001754:	60bb      	str	r3, [r7, #8]
      break;
 8001756:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001758:	68bb      	ldr	r3, [r7, #8]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3714      	adds	r7, #20
 800175e:	46bd      	mov	sp, r7
 8001760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800
 8001768:	00f42400 	.word	0x00f42400
 800176c:	017d7840 	.word	0x017d7840

08001770 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
	...

08001780 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001786:	f3ef 8305 	mrs	r3, IPSR
 800178a:	60bb      	str	r3, [r7, #8]
  return(result);
 800178c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10f      	bne.n	80017b2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001792:	f3ef 8310 	mrs	r3, PRIMASK
 8001796:	607b      	str	r3, [r7, #4]
  return(result);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d105      	bne.n	80017aa <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800179e:	f3ef 8311 	mrs	r3, BASEPRI
 80017a2:	603b      	str	r3, [r7, #0]
  return(result);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d007      	beq.n	80017ba <osKernelInitialize+0x3a>
 80017aa:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <osKernelInitialize+0x64>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d103      	bne.n	80017ba <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80017b2:	f06f 0305 	mvn.w	r3, #5
 80017b6:	60fb      	str	r3, [r7, #12]
 80017b8:	e00c      	b.n	80017d4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80017ba:	4b0a      	ldr	r3, [pc, #40]	; (80017e4 <osKernelInitialize+0x64>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d105      	bne.n	80017ce <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80017c2:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <osKernelInitialize+0x64>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	e002      	b.n	80017d4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295
 80017d2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80017d4:	68fb      	ldr	r3, [r7, #12]
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3714      	adds	r7, #20
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	2000002c 	.word	0x2000002c

080017e8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80017ee:	f3ef 8305 	mrs	r3, IPSR
 80017f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80017f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d10f      	bne.n	800181a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80017fa:	f3ef 8310 	mrs	r3, PRIMASK
 80017fe:	607b      	str	r3, [r7, #4]
  return(result);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d105      	bne.n	8001812 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8001806:	f3ef 8311 	mrs	r3, BASEPRI
 800180a:	603b      	str	r3, [r7, #0]
  return(result);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d007      	beq.n	8001822 <osKernelStart+0x3a>
 8001812:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <osKernelStart+0x68>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2b02      	cmp	r3, #2
 8001818:	d103      	bne.n	8001822 <osKernelStart+0x3a>
    stat = osErrorISR;
 800181a:	f06f 0305 	mvn.w	r3, #5
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	e010      	b.n	8001844 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8001822:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <osKernelStart+0x68>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d109      	bne.n	800183e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800182a:	f7ff ffa1 	bl	8001770 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800182e:	4b08      	ldr	r3, [pc, #32]	; (8001850 <osKernelStart+0x68>)
 8001830:	2202      	movs	r2, #2
 8001832:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8001834:	f001 f80e 	bl	8002854 <vTaskStartScheduler>
      stat = osOK;
 8001838:	2300      	movs	r3, #0
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	e002      	b.n	8001844 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800183e:	f04f 33ff 	mov.w	r3, #4294967295
 8001842:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8001844:	68fb      	ldr	r3, [r7, #12]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	2000002c 	.word	0x2000002c

08001854 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8001854:	b580      	push	{r7, lr}
 8001856:	b090      	sub	sp, #64	; 0x40
 8001858:	af04      	add	r7, sp, #16
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001864:	f3ef 8305 	mrs	r3, IPSR
 8001868:	61fb      	str	r3, [r7, #28]
  return(result);
 800186a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800186c:	2b00      	cmp	r3, #0
 800186e:	f040 808f 	bne.w	8001990 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001872:	f3ef 8310 	mrs	r3, PRIMASK
 8001876:	61bb      	str	r3, [r7, #24]
  return(result);
 8001878:	69bb      	ldr	r3, [r7, #24]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d105      	bne.n	800188a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800187e:	f3ef 8311 	mrs	r3, BASEPRI
 8001882:	617b      	str	r3, [r7, #20]
  return(result);
 8001884:	697b      	ldr	r3, [r7, #20]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d003      	beq.n	8001892 <osThreadNew+0x3e>
 800188a:	4b44      	ldr	r3, [pc, #272]	; (800199c <osThreadNew+0x148>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d07e      	beq.n	8001990 <osThreadNew+0x13c>
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d07b      	beq.n	8001990 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8001898:	2380      	movs	r3, #128	; 0x80
 800189a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800189c:	2318      	movs	r3, #24
 800189e:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80018a4:	f04f 33ff 	mov.w	r3, #4294967295
 80018a8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d045      	beq.n	800193c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d002      	beq.n	80018be <osThreadNew+0x6a>
        name = attr->name;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d002      	beq.n	80018cc <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80018cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d008      	beq.n	80018e4 <osThreadNew+0x90>
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	2b38      	cmp	r3, #56	; 0x38
 80018d6:	d805      	bhi.n	80018e4 <osThreadNew+0x90>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <osThreadNew+0x94>
        return (NULL);
 80018e4:	2300      	movs	r3, #0
 80018e6:	e054      	b.n	8001992 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d003      	beq.n	80018f8 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	695b      	ldr	r3, [r3, #20]
 80018f4:	089b      	lsrs	r3, r3, #2
 80018f6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00e      	beq.n	800191e <osThreadNew+0xca>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2b5b      	cmp	r3, #91	; 0x5b
 8001906:	d90a      	bls.n	800191e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800190c:	2b00      	cmp	r3, #0
 800190e:	d006      	beq.n	800191e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d002      	beq.n	800191e <osThreadNew+0xca>
        mem = 1;
 8001918:	2301      	movs	r3, #1
 800191a:	623b      	str	r3, [r7, #32]
 800191c:	e010      	b.n	8001940 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10c      	bne.n	8001940 <osThreadNew+0xec>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d108      	bne.n	8001940 <osThreadNew+0xec>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d104      	bne.n	8001940 <osThreadNew+0xec>
          mem = 0;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
 800193a:	e001      	b.n	8001940 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8001940:	6a3b      	ldr	r3, [r7, #32]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d110      	bne.n	8001968 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800194e:	9202      	str	r2, [sp, #8]
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001954:	9300      	str	r3, [sp, #0]
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800195a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f000 fddb 	bl	8002518 <xTaskCreateStatic>
 8001962:	4603      	mov	r3, r0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	e013      	b.n	8001990 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8001968:	6a3b      	ldr	r3, [r7, #32]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d110      	bne.n	8001990 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800196e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001970:	b29a      	uxth	r2, r3
 8001972:	f107 0310 	add.w	r3, r7, #16
 8001976:	9301      	str	r3, [sp, #4]
 8001978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001980:	68f8      	ldr	r0, [r7, #12]
 8001982:	f000 fe23 	bl	80025cc <xTaskCreate>
 8001986:	4603      	mov	r3, r0
 8001988:	2b01      	cmp	r3, #1
 800198a:	d001      	beq.n	8001990 <osThreadNew+0x13c>
          hTask = NULL;
 800198c:	2300      	movs	r3, #0
 800198e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8001990:	693b      	ldr	r3, [r7, #16]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3730      	adds	r7, #48	; 0x30
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	2000002c 	.word	0x2000002c

080019a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	4a07      	ldr	r2, [pc, #28]	; (80019cc <vApplicationGetIdleTaskMemory+0x2c>)
 80019b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	4a06      	ldr	r2, [pc, #24]	; (80019d0 <vApplicationGetIdleTaskMemory+0x30>)
 80019b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2280      	movs	r2, #128	; 0x80
 80019bc:	601a      	str	r2, [r3, #0]
}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	20000030 	.word	0x20000030
 80019d0:	2000008c 	.word	0x2000008c

080019d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <vApplicationGetTimerTaskMemory+0x2c>)
 80019e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	4a06      	ldr	r2, [pc, #24]	; (8001a04 <vApplicationGetTimerTaskMemory+0x30>)
 80019ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019f2:	601a      	str	r2, [r3, #0]
}
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	2000028c 	.word	0x2000028c
 8001a04:	200002e8 	.word	0x200002e8

08001a08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f103 0208 	add.w	r2, r3, #8
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f103 0208 	add.w	r2, r3, #8
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f103 0208 	add.w	r2, r3, #8
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001a62:	b480      	push	{r7}
 8001a64:	b085      	sub	sp, #20
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68fa      	ldr	r2, [r7, #12]
 8001a76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	689a      	ldr	r2, [r3, #8]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	683a      	ldr	r2, [r7, #0]
 8001a8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	601a      	str	r2, [r3, #0]
}
 8001a9e:	bf00      	nop
 8001aa0:	3714      	adds	r7, #20
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
 8001ab2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ac0:	d103      	bne.n	8001aca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	60fb      	str	r3, [r7, #12]
 8001ac8:	e00c      	b.n	8001ae4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3308      	adds	r3, #8
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	e002      	b.n	8001ad8 <vListInsert+0x2e>
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	68ba      	ldr	r2, [r7, #8]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d2f6      	bcs.n	8001ad2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	685a      	ldr	r2, [r3, #4]
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	68fa      	ldr	r2, [r7, #12]
 8001af8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	683a      	ldr	r2, [r7, #0]
 8001afe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	1c5a      	adds	r2, r3, #1
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	601a      	str	r2, [r3, #0]
}
 8001b10:	bf00      	nop
 8001b12:	3714      	adds	r7, #20
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6892      	ldr	r2, [r2, #8]
 8001b32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6852      	ldr	r2, [r2, #4]
 8001b3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d103      	bne.n	8001b50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	1e5a      	subs	r2, r3, #1
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d109      	bne.n	8001b98 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b88:	f383 8811 	msr	BASEPRI, r3
 8001b8c:	f3bf 8f6f 	isb	sy
 8001b90:	f3bf 8f4f 	dsb	sy
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	e7fe      	b.n	8001b96 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001b98:	f001 ffe0 	bl	8003b5c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba4:	68f9      	ldr	r1, [r7, #12]
 8001ba6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001ba8:	fb01 f303 	mul.w	r3, r1, r3
 8001bac:	441a      	add	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	68f9      	ldr	r1, [r7, #12]
 8001bcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001bce:	fb01 f303 	mul.w	r3, r1, r3
 8001bd2:	441a      	add	r2, r3
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	22ff      	movs	r2, #255	; 0xff
 8001bdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	22ff      	movs	r2, #255	; 0xff
 8001be4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d114      	bne.n	8001c18 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d01a      	beq.n	8001c2c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	3310      	adds	r3, #16
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f001 f8aa 	bl	8002d54 <xTaskRemoveFromEventList>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d012      	beq.n	8001c2c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001c06:	4b0d      	ldr	r3, [pc, #52]	; (8001c3c <xQueueGenericReset+0xcc>)
 8001c08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	f3bf 8f4f 	dsb	sy
 8001c12:	f3bf 8f6f 	isb	sy
 8001c16:	e009      	b.n	8001c2c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	3310      	adds	r3, #16
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fef3 	bl	8001a08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	3324      	adds	r3, #36	; 0x24
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff feee 	bl	8001a08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001c2c:	f001 ffc4 	bl	8003bb8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001c30:	2301      	movs	r3, #1
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	e000ed04 	.word	0xe000ed04

08001c40 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08e      	sub	sp, #56	; 0x38
 8001c44:	af02      	add	r7, sp, #8
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
 8001c4c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d109      	bne.n	8001c68 <xQueueGenericCreateStatic+0x28>
 8001c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c58:	f383 8811 	msr	BASEPRI, r3
 8001c5c:	f3bf 8f6f 	isb	sy
 8001c60:	f3bf 8f4f 	dsb	sy
 8001c64:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c66:	e7fe      	b.n	8001c66 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <xQueueGenericCreateStatic+0x42>
 8001c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c72:	f383 8811 	msr	BASEPRI, r3
 8001c76:	f3bf 8f6f 	isb	sy
 8001c7a:	f3bf 8f4f 	dsb	sy
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
 8001c80:	e7fe      	b.n	8001c80 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d002      	beq.n	8001c8e <xQueueGenericCreateStatic+0x4e>
 8001c88:	68bb      	ldr	r3, [r7, #8]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <xQueueGenericCreateStatic+0x52>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e000      	b.n	8001c94 <xQueueGenericCreateStatic+0x54>
 8001c92:	2300      	movs	r3, #0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d109      	bne.n	8001cac <xQueueGenericCreateStatic+0x6c>
 8001c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c9c:	f383 8811 	msr	BASEPRI, r3
 8001ca0:	f3bf 8f6f 	isb	sy
 8001ca4:	f3bf 8f4f 	dsb	sy
 8001ca8:	623b      	str	r3, [r7, #32]
 8001caa:	e7fe      	b.n	8001caa <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d102      	bne.n	8001cb8 <xQueueGenericCreateStatic+0x78>
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <xQueueGenericCreateStatic+0x7c>
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e000      	b.n	8001cbe <xQueueGenericCreateStatic+0x7e>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d109      	bne.n	8001cd6 <xQueueGenericCreateStatic+0x96>
 8001cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc6:	f383 8811 	msr	BASEPRI, r3
 8001cca:	f3bf 8f6f 	isb	sy
 8001cce:	f3bf 8f4f 	dsb	sy
 8001cd2:	61fb      	str	r3, [r7, #28]
 8001cd4:	e7fe      	b.n	8001cd4 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001cd6:	2350      	movs	r3, #80	; 0x50
 8001cd8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b50      	cmp	r3, #80	; 0x50
 8001cde:	d009      	beq.n	8001cf4 <xQueueGenericCreateStatic+0xb4>
 8001ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ce4:	f383 8811 	msr	BASEPRI, r3
 8001ce8:	f3bf 8f6f 	isb	sy
 8001cec:	f3bf 8f4f 	dsb	sy
 8001cf0:	61bb      	str	r3, [r7, #24]
 8001cf2:	e7fe      	b.n	8001cf2 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001cf4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d00d      	beq.n	8001d1c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d08:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	4613      	mov	r3, r2
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f000 f805 	bl	8001d26 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3730      	adds	r7, #48	; 0x30
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b084      	sub	sp, #16
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
 8001d32:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d103      	bne.n	8001d42 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	69ba      	ldr	r2, [r7, #24]
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	e002      	b.n	8001d48 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	687a      	ldr	r2, [r7, #4]
 8001d46:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001d48:	69bb      	ldr	r3, [r7, #24]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	68ba      	ldr	r2, [r7, #8]
 8001d52:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d54:	2101      	movs	r1, #1
 8001d56:	69b8      	ldr	r0, [r7, #24]
 8001d58:	f7ff ff0a 	bl	8001b70 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	78fa      	ldrb	r2, [r7, #3]
 8001d60:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001d64:	bf00      	nop
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08e      	sub	sp, #56	; 0x38
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d109      	bne.n	8001d9c <xQueueGenericSend+0x30>
 8001d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d8c:	f383 8811 	msr	BASEPRI, r3
 8001d90:	f3bf 8f6f 	isb	sy
 8001d94:	f3bf 8f4f 	dsb	sy
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d9a:	e7fe      	b.n	8001d9a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d103      	bne.n	8001daa <xQueueGenericSend+0x3e>
 8001da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <xQueueGenericSend+0x42>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <xQueueGenericSend+0x44>
 8001dae:	2300      	movs	r3, #0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d109      	bne.n	8001dc8 <xQueueGenericSend+0x5c>
 8001db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001db8:	f383 8811 	msr	BASEPRI, r3
 8001dbc:	f3bf 8f6f 	isb	sy
 8001dc0:	f3bf 8f4f 	dsb	sy
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24
 8001dc6:	e7fe      	b.n	8001dc6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d103      	bne.n	8001dd6 <xQueueGenericSend+0x6a>
 8001dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d101      	bne.n	8001dda <xQueueGenericSend+0x6e>
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <xQueueGenericSend+0x70>
 8001dda:	2300      	movs	r3, #0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d109      	bne.n	8001df4 <xQueueGenericSend+0x88>
 8001de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de4:	f383 8811 	msr	BASEPRI, r3
 8001de8:	f3bf 8f6f 	isb	sy
 8001dec:	f3bf 8f4f 	dsb	sy
 8001df0:	623b      	str	r3, [r7, #32]
 8001df2:	e7fe      	b.n	8001df2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001df4:	f001 f964 	bl	80030c0 <xTaskGetSchedulerState>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d102      	bne.n	8001e04 <xQueueGenericSend+0x98>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <xQueueGenericSend+0x9c>
 8001e04:	2301      	movs	r3, #1
 8001e06:	e000      	b.n	8001e0a <xQueueGenericSend+0x9e>
 8001e08:	2300      	movs	r3, #0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d109      	bne.n	8001e22 <xQueueGenericSend+0xb6>
 8001e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e12:	f383 8811 	msr	BASEPRI, r3
 8001e16:	f3bf 8f6f 	isb	sy
 8001e1a:	f3bf 8f4f 	dsb	sy
 8001e1e:	61fb      	str	r3, [r7, #28]
 8001e20:	e7fe      	b.n	8001e20 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001e22:	f001 fe9b 	bl	8003b5c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d302      	bcc.n	8001e38 <xQueueGenericSend+0xcc>
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d129      	bne.n	8001e8c <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	68b9      	ldr	r1, [r7, #8]
 8001e3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e3e:	f000 f9ff 	bl	8002240 <prvCopyDataToQueue>
 8001e42:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d010      	beq.n	8001e6e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e4e:	3324      	adds	r3, #36	; 0x24
 8001e50:	4618      	mov	r0, r3
 8001e52:	f000 ff7f 	bl	8002d54 <xTaskRemoveFromEventList>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d013      	beq.n	8001e84 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001e5c:	4b3f      	ldr	r3, [pc, #252]	; (8001f5c <xQueueGenericSend+0x1f0>)
 8001e5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	f3bf 8f4f 	dsb	sy
 8001e68:	f3bf 8f6f 	isb	sy
 8001e6c:	e00a      	b.n	8001e84 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d007      	beq.n	8001e84 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001e74:	4b39      	ldr	r3, [pc, #228]	; (8001f5c <xQueueGenericSend+0x1f0>)
 8001e76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	f3bf 8f4f 	dsb	sy
 8001e80:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001e84:	f001 fe98 	bl	8003bb8 <vPortExitCritical>
				return pdPASS;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e063      	b.n	8001f54 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d103      	bne.n	8001e9a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001e92:	f001 fe91 	bl	8003bb8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	e05c      	b.n	8001f54 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001e9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d106      	bne.n	8001eae <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 ffb7 	bl	8002e18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001eae:	f001 fe83 	bl	8003bb8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001eb2:	f000 fd33 	bl	800291c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001eb6:	f001 fe51 	bl	8003b5c <vPortEnterCritical>
 8001eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ebc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ec0:	b25b      	sxtb	r3, r3
 8001ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec6:	d103      	bne.n	8001ed0 <xQueueGenericSend+0x164>
 8001ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eca:	2200      	movs	r2, #0
 8001ecc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ed6:	b25b      	sxtb	r3, r3
 8001ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001edc:	d103      	bne.n	8001ee6 <xQueueGenericSend+0x17a>
 8001ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ee6:	f001 fe67 	bl	8003bb8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001eea:	1d3a      	adds	r2, r7, #4
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f000 ffa6 	bl	8002e44 <xTaskCheckForTimeOut>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d124      	bne.n	8001f48 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001efe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f00:	f000 fa96 	bl	8002430 <prvIsQueueFull>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d018      	beq.n	8001f3c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f0c:	3310      	adds	r3, #16
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	4611      	mov	r1, r2
 8001f12:	4618      	mov	r0, r3
 8001f14:	f000 fed0 	bl	8002cb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001f18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f1a:	f000 fa21 	bl	8002360 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001f1e:	f000 fd0b 	bl	8002938 <xTaskResumeAll>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f47f af7c 	bne.w	8001e22 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001f2a:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <xQueueGenericSend+0x1f0>)
 8001f2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	f3bf 8f4f 	dsb	sy
 8001f36:	f3bf 8f6f 	isb	sy
 8001f3a:	e772      	b.n	8001e22 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001f3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f3e:	f000 fa0f 	bl	8002360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001f42:	f000 fcf9 	bl	8002938 <xTaskResumeAll>
 8001f46:	e76c      	b.n	8001e22 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001f48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f4a:	f000 fa09 	bl	8002360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001f4e:	f000 fcf3 	bl	8002938 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001f52:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3738      	adds	r7, #56	; 0x38
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	e000ed04 	.word	0xe000ed04

08001f60 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08e      	sub	sp, #56	; 0x38
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
 8001f6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d109      	bne.n	8001f8c <xQueueGenericSendFromISR+0x2c>
 8001f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f7c:	f383 8811 	msr	BASEPRI, r3
 8001f80:	f3bf 8f6f 	isb	sy
 8001f84:	f3bf 8f4f 	dsb	sy
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
 8001f8a:	e7fe      	b.n	8001f8a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d103      	bne.n	8001f9a <xQueueGenericSendFromISR+0x3a>
 8001f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <xQueueGenericSendFromISR+0x3e>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e000      	b.n	8001fa0 <xQueueGenericSendFromISR+0x40>
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d109      	bne.n	8001fb8 <xQueueGenericSendFromISR+0x58>
 8001fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fa8:	f383 8811 	msr	BASEPRI, r3
 8001fac:	f3bf 8f6f 	isb	sy
 8001fb0:	f3bf 8f4f 	dsb	sy
 8001fb4:	623b      	str	r3, [r7, #32]
 8001fb6:	e7fe      	b.n	8001fb6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d103      	bne.n	8001fc6 <xQueueGenericSendFromISR+0x66>
 8001fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d101      	bne.n	8001fca <xQueueGenericSendFromISR+0x6a>
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e000      	b.n	8001fcc <xQueueGenericSendFromISR+0x6c>
 8001fca:	2300      	movs	r3, #0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d109      	bne.n	8001fe4 <xQueueGenericSendFromISR+0x84>
 8001fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fd4:	f383 8811 	msr	BASEPRI, r3
 8001fd8:	f3bf 8f6f 	isb	sy
 8001fdc:	f3bf 8f4f 	dsb	sy
 8001fe0:	61fb      	str	r3, [r7, #28]
 8001fe2:	e7fe      	b.n	8001fe2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001fe4:	f001 fe96 	bl	8003d14 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001fe8:	f3ef 8211 	mrs	r2, BASEPRI
 8001fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ff0:	f383 8811 	msr	BASEPRI, r3
 8001ff4:	f3bf 8f6f 	isb	sy
 8001ff8:	f3bf 8f4f 	dsb	sy
 8001ffc:	61ba      	str	r2, [r7, #24]
 8001ffe:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002000:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002002:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002006:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800200c:	429a      	cmp	r2, r3
 800200e:	d302      	bcc.n	8002016 <xQueueGenericSendFromISR+0xb6>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	2b02      	cmp	r3, #2
 8002014:	d12c      	bne.n	8002070 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002018:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800201c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	68b9      	ldr	r1, [r7, #8]
 8002024:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002026:	f000 f90b 	bl	8002240 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800202a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800202e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002032:	d112      	bne.n	800205a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002038:	2b00      	cmp	r3, #0
 800203a:	d016      	beq.n	800206a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800203c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800203e:	3324      	adds	r3, #36	; 0x24
 8002040:	4618      	mov	r0, r3
 8002042:	f000 fe87 	bl	8002d54 <xTaskRemoveFromEventList>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d00e      	beq.n	800206a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00b      	beq.n	800206a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2201      	movs	r2, #1
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	e007      	b.n	800206a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800205a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800205e:	3301      	adds	r3, #1
 8002060:	b2db      	uxtb	r3, r3
 8002062:	b25a      	sxtb	r2, r3
 8002064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002066:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800206a:	2301      	movs	r3, #1
 800206c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800206e:	e001      	b.n	8002074 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002070:	2300      	movs	r3, #0
 8002072:	637b      	str	r3, [r7, #52]	; 0x34
 8002074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002076:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800207e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002080:	4618      	mov	r0, r3
 8002082:	3738      	adds	r7, #56	; 0x38
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08c      	sub	sp, #48	; 0x30
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002094:	2300      	movs	r3, #0
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800209c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d109      	bne.n	80020b6 <xQueueReceive+0x2e>
	__asm volatile
 80020a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a6:	f383 8811 	msr	BASEPRI, r3
 80020aa:	f3bf 8f6f 	isb	sy
 80020ae:	f3bf 8f4f 	dsb	sy
 80020b2:	623b      	str	r3, [r7, #32]
 80020b4:	e7fe      	b.n	80020b4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d103      	bne.n	80020c4 <xQueueReceive+0x3c>
 80020bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d101      	bne.n	80020c8 <xQueueReceive+0x40>
 80020c4:	2301      	movs	r3, #1
 80020c6:	e000      	b.n	80020ca <xQueueReceive+0x42>
 80020c8:	2300      	movs	r3, #0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d109      	bne.n	80020e2 <xQueueReceive+0x5a>
 80020ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020d2:	f383 8811 	msr	BASEPRI, r3
 80020d6:	f3bf 8f6f 	isb	sy
 80020da:	f3bf 8f4f 	dsb	sy
 80020de:	61fb      	str	r3, [r7, #28]
 80020e0:	e7fe      	b.n	80020e0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80020e2:	f000 ffed 	bl	80030c0 <xTaskGetSchedulerState>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d102      	bne.n	80020f2 <xQueueReceive+0x6a>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <xQueueReceive+0x6e>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <xQueueReceive+0x70>
 80020f6:	2300      	movs	r3, #0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d109      	bne.n	8002110 <xQueueReceive+0x88>
 80020fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002100:	f383 8811 	msr	BASEPRI, r3
 8002104:	f3bf 8f6f 	isb	sy
 8002108:	f3bf 8f4f 	dsb	sy
 800210c:	61bb      	str	r3, [r7, #24]
 800210e:	e7fe      	b.n	800210e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002110:	f001 fd24 	bl	8003b5c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002118:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800211a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211c:	2b00      	cmp	r3, #0
 800211e:	d01f      	beq.n	8002160 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002120:	68b9      	ldr	r1, [r7, #8]
 8002122:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002124:	f000 f8f6 	bl	8002314 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	1e5a      	subs	r2, r3, #1
 800212c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00f      	beq.n	8002158 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213a:	3310      	adds	r3, #16
 800213c:	4618      	mov	r0, r3
 800213e:	f000 fe09 	bl	8002d54 <xTaskRemoveFromEventList>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d007      	beq.n	8002158 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002148:	4b3c      	ldr	r3, [pc, #240]	; (800223c <xQueueReceive+0x1b4>)
 800214a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	f3bf 8f4f 	dsb	sy
 8002154:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002158:	f001 fd2e 	bl	8003bb8 <vPortExitCritical>
				return pdPASS;
 800215c:	2301      	movs	r3, #1
 800215e:	e069      	b.n	8002234 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d103      	bne.n	800216e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002166:	f001 fd27 	bl	8003bb8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800216a:	2300      	movs	r3, #0
 800216c:	e062      	b.n	8002234 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800216e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002170:	2b00      	cmp	r3, #0
 8002172:	d106      	bne.n	8002182 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002174:	f107 0310 	add.w	r3, r7, #16
 8002178:	4618      	mov	r0, r3
 800217a:	f000 fe4d 	bl	8002e18 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800217e:	2301      	movs	r3, #1
 8002180:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002182:	f001 fd19 	bl	8003bb8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002186:	f000 fbc9 	bl	800291c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800218a:	f001 fce7 	bl	8003b5c <vPortEnterCritical>
 800218e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002190:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002194:	b25b      	sxtb	r3, r3
 8002196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800219a:	d103      	bne.n	80021a4 <xQueueReceive+0x11c>
 800219c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021aa:	b25b      	sxtb	r3, r3
 80021ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b0:	d103      	bne.n	80021ba <xQueueReceive+0x132>
 80021b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80021ba:	f001 fcfd 	bl	8003bb8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80021be:	1d3a      	adds	r2, r7, #4
 80021c0:	f107 0310 	add.w	r3, r7, #16
 80021c4:	4611      	mov	r1, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 fe3c 	bl	8002e44 <xTaskCheckForTimeOut>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d123      	bne.n	800221a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021d4:	f000 f916 	bl	8002404 <prvIsQueueEmpty>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d017      	beq.n	800220e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80021de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021e0:	3324      	adds	r3, #36	; 0x24
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	4611      	mov	r1, r2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f000 fd66 	bl	8002cb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80021ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80021ee:	f000 f8b7 	bl	8002360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80021f2:	f000 fba1 	bl	8002938 <xTaskResumeAll>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d189      	bne.n	8002110 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80021fc:	4b0f      	ldr	r3, [pc, #60]	; (800223c <xQueueReceive+0x1b4>)
 80021fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	f3bf 8f4f 	dsb	sy
 8002208:	f3bf 8f6f 	isb	sy
 800220c:	e780      	b.n	8002110 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800220e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002210:	f000 f8a6 	bl	8002360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002214:	f000 fb90 	bl	8002938 <xTaskResumeAll>
 8002218:	e77a      	b.n	8002110 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800221a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800221c:	f000 f8a0 	bl	8002360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002220:	f000 fb8a 	bl	8002938 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002224:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002226:	f000 f8ed 	bl	8002404 <prvIsQueueEmpty>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	f43f af6f 	beq.w	8002110 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002232:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002234:	4618      	mov	r0, r3
 8002236:	3730      	adds	r7, #48	; 0x30
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	e000ed04 	.word	0xe000ed04

08002240 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002254:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225a:	2b00      	cmp	r3, #0
 800225c:	d10d      	bne.n	800227a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d14d      	bne.n	8002302 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	689b      	ldr	r3, [r3, #8]
 800226a:	4618      	mov	r0, r3
 800226c:	f000 ff46 	bl	80030fc <xTaskPriorityDisinherit>
 8002270:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2200      	movs	r2, #0
 8002276:	609a      	str	r2, [r3, #8]
 8002278:	e043      	b.n	8002302 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d119      	bne.n	80022b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6858      	ldr	r0, [r3, #4]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	461a      	mov	r2, r3
 800228a:	68b9      	ldr	r1, [r7, #8]
 800228c:	f001 ff7a 	bl	8004184 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	685a      	ldr	r2, [r3, #4]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	441a      	add	r2, r3
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	685a      	ldr	r2, [r3, #4]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d32b      	bcc.n	8002302 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	605a      	str	r2, [r3, #4]
 80022b2:	e026      	b.n	8002302 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	68d8      	ldr	r0, [r3, #12]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022bc:	461a      	mov	r2, r3
 80022be:	68b9      	ldr	r1, [r7, #8]
 80022c0:	f001 ff60 	bl	8004184 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	68da      	ldr	r2, [r3, #12]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	425b      	negs	r3, r3
 80022ce:	441a      	add	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	68da      	ldr	r2, [r3, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d207      	bcs.n	80022f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	689a      	ldr	r2, [r3, #8]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	425b      	negs	r3, r3
 80022ea:	441a      	add	r2, r3
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d105      	bne.n	8002302 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d002      	beq.n	8002302 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	3b01      	subs	r3, #1
 8002300:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1c5a      	adds	r2, r3, #1
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800230a:	697b      	ldr	r3, [r7, #20]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002322:	2b00      	cmp	r3, #0
 8002324:	d018      	beq.n	8002358 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232e:	441a      	add	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68da      	ldr	r2, [r3, #12]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	429a      	cmp	r2, r3
 800233e:	d303      	bcc.n	8002348 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	68d9      	ldr	r1, [r3, #12]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002350:	461a      	mov	r2, r3
 8002352:	6838      	ldr	r0, [r7, #0]
 8002354:	f001 ff16 	bl	8004184 <memcpy>
	}
}
 8002358:	bf00      	nop
 800235a:	3708      	adds	r7, #8
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002368:	f001 fbf8 	bl	8003b5c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002372:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002374:	e011      	b.n	800239a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237a:	2b00      	cmp	r3, #0
 800237c:	d012      	beq.n	80023a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	3324      	adds	r3, #36	; 0x24
 8002382:	4618      	mov	r0, r3
 8002384:	f000 fce6 	bl	8002d54 <xTaskRemoveFromEventList>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800238e:	f000 fdb9 	bl	8002f04 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002392:	7bfb      	ldrb	r3, [r7, #15]
 8002394:	3b01      	subs	r3, #1
 8002396:	b2db      	uxtb	r3, r3
 8002398:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800239a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	dce9      	bgt.n	8002376 <prvUnlockQueue+0x16>
 80023a2:	e000      	b.n	80023a6 <prvUnlockQueue+0x46>
					break;
 80023a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	22ff      	movs	r2, #255	; 0xff
 80023aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80023ae:	f001 fc03 	bl	8003bb8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80023b2:	f001 fbd3 	bl	8003b5c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80023bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80023be:	e011      	b.n	80023e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d012      	beq.n	80023ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3310      	adds	r3, #16
 80023cc:	4618      	mov	r0, r3
 80023ce:	f000 fcc1 	bl	8002d54 <xTaskRemoveFromEventList>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80023d8:	f000 fd94 	bl	8002f04 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80023dc:	7bbb      	ldrb	r3, [r7, #14]
 80023de:	3b01      	subs	r3, #1
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80023e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	dce9      	bgt.n	80023c0 <prvUnlockQueue+0x60>
 80023ec:	e000      	b.n	80023f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80023ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	22ff      	movs	r2, #255	; 0xff
 80023f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80023f8:	f001 fbde 	bl	8003bb8 <vPortExitCritical>
}
 80023fc:	bf00      	nop
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800240c:	f001 fba6 	bl	8003b5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002414:	2b00      	cmp	r3, #0
 8002416:	d102      	bne.n	800241e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002418:	2301      	movs	r3, #1
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	e001      	b.n	8002422 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002422:	f001 fbc9 	bl	8003bb8 <vPortExitCritical>

	return xReturn;
 8002426:	68fb      	ldr	r3, [r7, #12]
}
 8002428:	4618      	mov	r0, r3
 800242a:	3710      	adds	r7, #16
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002438:	f001 fb90 	bl	8003b5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002444:	429a      	cmp	r2, r3
 8002446:	d102      	bne.n	800244e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002448:	2301      	movs	r3, #1
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	e001      	b.n	8002452 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002452:	f001 fbb1 	bl	8003bb8 <vPortExitCritical>

	return xReturn;
 8002456:	68fb      	ldr	r3, [r7, #12]
}
 8002458:	4618      	mov	r0, r3
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800246a:	2300      	movs	r3, #0
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	e014      	b.n	800249a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002470:	4a0e      	ldr	r2, [pc, #56]	; (80024ac <vQueueAddToRegistry+0x4c>)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d10b      	bne.n	8002494 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800247c:	490b      	ldr	r1, [pc, #44]	; (80024ac <vQueueAddToRegistry+0x4c>)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002486:	4a09      	ldr	r2, [pc, #36]	; (80024ac <vQueueAddToRegistry+0x4c>)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	4413      	add	r3, r2
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002492:	e005      	b.n	80024a0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3301      	adds	r3, #1
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b07      	cmp	r3, #7
 800249e:	d9e7      	bls.n	8002470 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	2000493c 	.word	0x2000493c

080024b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80024c0:	f001 fb4c 	bl	8003b5c <vPortEnterCritical>
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80024ca:	b25b      	sxtb	r3, r3
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d0:	d103      	bne.n	80024da <vQueueWaitForMessageRestricted+0x2a>
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	2200      	movs	r2, #0
 80024d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80024e0:	b25b      	sxtb	r3, r3
 80024e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e6:	d103      	bne.n	80024f0 <vQueueWaitForMessageRestricted+0x40>
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80024f0:	f001 fb62 	bl	8003bb8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d106      	bne.n	800250a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	3324      	adds	r3, #36	; 0x24
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	68b9      	ldr	r1, [r7, #8]
 8002504:	4618      	mov	r0, r3
 8002506:	f000 fbfb 	bl	8002d00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800250a:	6978      	ldr	r0, [r7, #20]
 800250c:	f7ff ff28 	bl	8002360 <prvUnlockQueue>
	}
 8002510:	bf00      	nop
 8002512:	3718      	adds	r7, #24
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08e      	sub	sp, #56	; 0x38
 800251c:	af04      	add	r7, sp, #16
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
 8002524:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002528:	2b00      	cmp	r3, #0
 800252a:	d109      	bne.n	8002540 <xTaskCreateStatic+0x28>
 800252c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002530:	f383 8811 	msr	BASEPRI, r3
 8002534:	f3bf 8f6f 	isb	sy
 8002538:	f3bf 8f4f 	dsb	sy
 800253c:	623b      	str	r3, [r7, #32]
 800253e:	e7fe      	b.n	800253e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8002540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002542:	2b00      	cmp	r3, #0
 8002544:	d109      	bne.n	800255a <xTaskCreateStatic+0x42>
 8002546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800254a:	f383 8811 	msr	BASEPRI, r3
 800254e:	f3bf 8f6f 	isb	sy
 8002552:	f3bf 8f4f 	dsb	sy
 8002556:	61fb      	str	r3, [r7, #28]
 8002558:	e7fe      	b.n	8002558 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800255a:	235c      	movs	r3, #92	; 0x5c
 800255c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	2b5c      	cmp	r3, #92	; 0x5c
 8002562:	d009      	beq.n	8002578 <xTaskCreateStatic+0x60>
 8002564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002568:	f383 8811 	msr	BASEPRI, r3
 800256c:	f3bf 8f6f 	isb	sy
 8002570:	f3bf 8f4f 	dsb	sy
 8002574:	61bb      	str	r3, [r7, #24]
 8002576:	e7fe      	b.n	8002576 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002578:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800257a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01e      	beq.n	80025be <xTaskCreateStatic+0xa6>
 8002580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002582:	2b00      	cmp	r3, #0
 8002584:	d01b      	beq.n	80025be <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002588:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800258a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800258e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002592:	2202      	movs	r2, #2
 8002594:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002598:	2300      	movs	r3, #0
 800259a:	9303      	str	r3, [sp, #12]
 800259c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259e:	9302      	str	r3, [sp, #8]
 80025a0:	f107 0314 	add.w	r3, r7, #20
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	68b9      	ldr	r1, [r7, #8]
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f000 f850 	bl	8002656 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80025b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025b8:	f000 f8dc 	bl	8002774 <prvAddNewTaskToReadyList>
 80025bc:	e001      	b.n	80025c2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80025be:	2300      	movs	r3, #0
 80025c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80025c2:	697b      	ldr	r3, [r7, #20]
	}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3728      	adds	r7, #40	; 0x28
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08c      	sub	sp, #48	; 0x30
 80025d0:	af04      	add	r7, sp, #16
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	603b      	str	r3, [r7, #0]
 80025d8:	4613      	mov	r3, r2
 80025da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80025dc:	88fb      	ldrh	r3, [r7, #6]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4618      	mov	r0, r3
 80025e2:	f001 fbd5 	bl	8003d90 <pvPortMalloc>
 80025e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00e      	beq.n	800260c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80025ee:	205c      	movs	r0, #92	; 0x5c
 80025f0:	f001 fbce 	bl	8003d90 <pvPortMalloc>
 80025f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	631a      	str	r2, [r3, #48]	; 0x30
 8002602:	e005      	b.n	8002610 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002604:	6978      	ldr	r0, [r7, #20]
 8002606:	f001 fc85 	bl	8003f14 <vPortFree>
 800260a:	e001      	b.n	8002610 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d017      	beq.n	8002646 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800261e:	88fa      	ldrh	r2, [r7, #6]
 8002620:	2300      	movs	r3, #0
 8002622:	9303      	str	r3, [sp, #12]
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	9302      	str	r3, [sp, #8]
 8002628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	68b9      	ldr	r1, [r7, #8]
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f000 f80e 	bl	8002656 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800263a:	69f8      	ldr	r0, [r7, #28]
 800263c:	f000 f89a 	bl	8002774 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002640:	2301      	movs	r3, #1
 8002642:	61bb      	str	r3, [r7, #24]
 8002644:	e002      	b.n	800264c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002646:	f04f 33ff 	mov.w	r3, #4294967295
 800264a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800264c:	69bb      	ldr	r3, [r7, #24]
	}
 800264e:	4618      	mov	r0, r3
 8002650:	3720      	adds	r7, #32
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002656:	b580      	push	{r7, lr}
 8002658:	b088      	sub	sp, #32
 800265a:	af00      	add	r7, sp, #0
 800265c:	60f8      	str	r0, [r7, #12]
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
 8002662:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002666:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	461a      	mov	r2, r3
 800266e:	21a5      	movs	r1, #165	; 0xa5
 8002670:	f001 fd93 	bl	800419a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002676:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800267e:	3b01      	subs	r3, #1
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	f023 0307 	bic.w	r3, r3, #7
 800268c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	2b00      	cmp	r3, #0
 8002696:	d009      	beq.n	80026ac <prvInitialiseNewTask+0x56>
 8002698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269c:	f383 8811 	msr	BASEPRI, r3
 80026a0:	f3bf 8f6f 	isb	sy
 80026a4:	f3bf 8f4f 	dsb	sy
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	e7fe      	b.n	80026aa <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d01f      	beq.n	80026f2 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026b2:	2300      	movs	r3, #0
 80026b4:	61fb      	str	r3, [r7, #28]
 80026b6:	e012      	b.n	80026de <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026b8:	68ba      	ldr	r2, [r7, #8]
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	4413      	add	r3, r2
 80026be:	7819      	ldrb	r1, [r3, #0]
 80026c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	4413      	add	r3, r2
 80026c6:	3334      	adds	r3, #52	; 0x34
 80026c8:	460a      	mov	r2, r1
 80026ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80026cc:	68ba      	ldr	r2, [r7, #8]
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	4413      	add	r3, r2
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d006      	beq.n	80026e6 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	3301      	adds	r3, #1
 80026dc:	61fb      	str	r3, [r7, #28]
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	2b0f      	cmp	r3, #15
 80026e2:	d9e9      	bls.n	80026b8 <prvInitialiseNewTask+0x62>
 80026e4:	e000      	b.n	80026e8 <prvInitialiseNewTask+0x92>
			{
				break;
 80026e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80026e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026f0:	e003      	b.n	80026fa <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80026f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80026fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026fc:	2b37      	cmp	r3, #55	; 0x37
 80026fe:	d901      	bls.n	8002704 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002700:	2337      	movs	r3, #55	; 0x37
 8002702:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002706:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002708:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800270a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800270c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800270e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8002710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002712:	2200      	movs	r2, #0
 8002714:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002718:	3304      	adds	r3, #4
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff f994 	bl	8001a48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002722:	3318      	adds	r3, #24
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff f98f 	bl	8001a48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800272a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800272e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002732:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8002736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002738:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800273a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800273e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002742:	2200      	movs	r2, #0
 8002744:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	68f9      	ldr	r1, [r7, #12]
 8002752:	69b8      	ldr	r0, [r7, #24]
 8002754:	f001 f8d8 	bl	8003908 <pxPortInitialiseStack>
 8002758:	4602      	mov	r2, r0
 800275a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800275c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800275e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002760:	2b00      	cmp	r3, #0
 8002762:	d002      	beq.n	800276a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002766:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002768:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800276a:	bf00      	nop
 800276c:	3720      	adds	r7, #32
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800277c:	f001 f9ee 	bl	8003b5c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002780:	4b2d      	ldr	r3, [pc, #180]	; (8002838 <prvAddNewTaskToReadyList+0xc4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	3301      	adds	r3, #1
 8002786:	4a2c      	ldr	r2, [pc, #176]	; (8002838 <prvAddNewTaskToReadyList+0xc4>)
 8002788:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800278a:	4b2c      	ldr	r3, [pc, #176]	; (800283c <prvAddNewTaskToReadyList+0xc8>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d109      	bne.n	80027a6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002792:	4a2a      	ldr	r2, [pc, #168]	; (800283c <prvAddNewTaskToReadyList+0xc8>)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002798:	4b27      	ldr	r3, [pc, #156]	; (8002838 <prvAddNewTaskToReadyList+0xc4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d110      	bne.n	80027c2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80027a0:	f000 fbd4 	bl	8002f4c <prvInitialiseTaskLists>
 80027a4:	e00d      	b.n	80027c2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80027a6:	4b26      	ldr	r3, [pc, #152]	; (8002840 <prvAddNewTaskToReadyList+0xcc>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d109      	bne.n	80027c2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027ae:	4b23      	ldr	r3, [pc, #140]	; (800283c <prvAddNewTaskToReadyList+0xc8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d802      	bhi.n	80027c2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80027bc:	4a1f      	ldr	r2, [pc, #124]	; (800283c <prvAddNewTaskToReadyList+0xc8>)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80027c2:	4b20      	ldr	r3, [pc, #128]	; (8002844 <prvAddNewTaskToReadyList+0xd0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	3301      	adds	r3, #1
 80027c8:	4a1e      	ldr	r2, [pc, #120]	; (8002844 <prvAddNewTaskToReadyList+0xd0>)
 80027ca:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80027cc:	4b1d      	ldr	r3, [pc, #116]	; (8002844 <prvAddNewTaskToReadyList+0xd0>)
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d8:	4b1b      	ldr	r3, [pc, #108]	; (8002848 <prvAddNewTaskToReadyList+0xd4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d903      	bls.n	80027e8 <prvAddNewTaskToReadyList+0x74>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e4:	4a18      	ldr	r2, [pc, #96]	; (8002848 <prvAddNewTaskToReadyList+0xd4>)
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ec:	4613      	mov	r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4a15      	ldr	r2, [pc, #84]	; (800284c <prvAddNewTaskToReadyList+0xd8>)
 80027f6:	441a      	add	r2, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3304      	adds	r3, #4
 80027fc:	4619      	mov	r1, r3
 80027fe:	4610      	mov	r0, r2
 8002800:	f7ff f92f 	bl	8001a62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002804:	f001 f9d8 	bl	8003bb8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002808:	4b0d      	ldr	r3, [pc, #52]	; (8002840 <prvAddNewTaskToReadyList+0xcc>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00e      	beq.n	800282e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002810:	4b0a      	ldr	r3, [pc, #40]	; (800283c <prvAddNewTaskToReadyList+0xc8>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281a:	429a      	cmp	r2, r3
 800281c:	d207      	bcs.n	800282e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800281e:	4b0c      	ldr	r3, [pc, #48]	; (8002850 <prvAddNewTaskToReadyList+0xdc>)
 8002820:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002824:	601a      	str	r2, [r3, #0]
 8002826:	f3bf 8f4f 	dsb	sy
 800282a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	20000bbc 	.word	0x20000bbc
 800283c:	200006e8 	.word	0x200006e8
 8002840:	20000bc8 	.word	0x20000bc8
 8002844:	20000bd8 	.word	0x20000bd8
 8002848:	20000bc4 	.word	0x20000bc4
 800284c:	200006ec 	.word	0x200006ec
 8002850:	e000ed04 	.word	0xe000ed04

08002854 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08a      	sub	sp, #40	; 0x28
 8002858:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800285a:	2300      	movs	r3, #0
 800285c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800285e:	2300      	movs	r3, #0
 8002860:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002862:	463a      	mov	r2, r7
 8002864:	1d39      	adds	r1, r7, #4
 8002866:	f107 0308 	add.w	r3, r7, #8
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff f898 	bl	80019a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002870:	6839      	ldr	r1, [r7, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68ba      	ldr	r2, [r7, #8]
 8002876:	9202      	str	r2, [sp, #8]
 8002878:	9301      	str	r3, [sp, #4]
 800287a:	2300      	movs	r3, #0
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	2300      	movs	r3, #0
 8002880:	460a      	mov	r2, r1
 8002882:	4920      	ldr	r1, [pc, #128]	; (8002904 <vTaskStartScheduler+0xb0>)
 8002884:	4820      	ldr	r0, [pc, #128]	; (8002908 <vTaskStartScheduler+0xb4>)
 8002886:	f7ff fe47 	bl	8002518 <xTaskCreateStatic>
 800288a:	4602      	mov	r2, r0
 800288c:	4b1f      	ldr	r3, [pc, #124]	; (800290c <vTaskStartScheduler+0xb8>)
 800288e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002890:	4b1e      	ldr	r3, [pc, #120]	; (800290c <vTaskStartScheduler+0xb8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d002      	beq.n	800289e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002898:	2301      	movs	r3, #1
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	e001      	b.n	80028a2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800289e:	2300      	movs	r3, #0
 80028a0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d102      	bne.n	80028ae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80028a8:	f000 fce8 	bl	800327c <xTimerCreateTimerTask>
 80028ac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d115      	bne.n	80028e0 <vTaskStartScheduler+0x8c>
 80028b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b8:	f383 8811 	msr	BASEPRI, r3
 80028bc:	f3bf 8f6f 	isb	sy
 80028c0:	f3bf 8f4f 	dsb	sy
 80028c4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80028c6:	4b12      	ldr	r3, [pc, #72]	; (8002910 <vTaskStartScheduler+0xbc>)
 80028c8:	f04f 32ff 	mov.w	r2, #4294967295
 80028cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80028ce:	4b11      	ldr	r3, [pc, #68]	; (8002914 <vTaskStartScheduler+0xc0>)
 80028d0:	2201      	movs	r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80028d4:	4b10      	ldr	r3, [pc, #64]	; (8002918 <vTaskStartScheduler+0xc4>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80028da:	f001 f8a1 	bl	8003a20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80028de:	e00d      	b.n	80028fc <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028e6:	d109      	bne.n	80028fc <vTaskStartScheduler+0xa8>
 80028e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ec:	f383 8811 	msr	BASEPRI, r3
 80028f0:	f3bf 8f6f 	isb	sy
 80028f4:	f3bf 8f4f 	dsb	sy
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	e7fe      	b.n	80028fa <vTaskStartScheduler+0xa6>
}
 80028fc:	bf00      	nop
 80028fe:	3718      	adds	r7, #24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	080041d0 	.word	0x080041d0
 8002908:	08002f1d 	.word	0x08002f1d
 800290c:	20000be0 	.word	0x20000be0
 8002910:	20000bdc 	.word	0x20000bdc
 8002914:	20000bc8 	.word	0x20000bc8
 8002918:	20000bc0 	.word	0x20000bc0

0800291c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002920:	4b04      	ldr	r3, [pc, #16]	; (8002934 <vTaskSuspendAll+0x18>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	4a03      	ldr	r2, [pc, #12]	; (8002934 <vTaskSuspendAll+0x18>)
 8002928:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800292a:	bf00      	nop
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	20000be4 	.word	0x20000be4

08002938 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002942:	2300      	movs	r3, #0
 8002944:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002946:	4b41      	ldr	r3, [pc, #260]	; (8002a4c <xTaskResumeAll+0x114>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <xTaskResumeAll+0x2a>
 800294e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002952:	f383 8811 	msr	BASEPRI, r3
 8002956:	f3bf 8f6f 	isb	sy
 800295a:	f3bf 8f4f 	dsb	sy
 800295e:	603b      	str	r3, [r7, #0]
 8002960:	e7fe      	b.n	8002960 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002962:	f001 f8fb 	bl	8003b5c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002966:	4b39      	ldr	r3, [pc, #228]	; (8002a4c <xTaskResumeAll+0x114>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	3b01      	subs	r3, #1
 800296c:	4a37      	ldr	r2, [pc, #220]	; (8002a4c <xTaskResumeAll+0x114>)
 800296e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002970:	4b36      	ldr	r3, [pc, #216]	; (8002a4c <xTaskResumeAll+0x114>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d162      	bne.n	8002a3e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002978:	4b35      	ldr	r3, [pc, #212]	; (8002a50 <xTaskResumeAll+0x118>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d05e      	beq.n	8002a3e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002980:	e02f      	b.n	80029e2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002982:	4b34      	ldr	r3, [pc, #208]	; (8002a54 <xTaskResumeAll+0x11c>)
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	3318      	adds	r3, #24
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff f8c4 	bl	8001b1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	3304      	adds	r3, #4
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff f8bf 	bl	8001b1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a2:	4b2d      	ldr	r3, [pc, #180]	; (8002a58 <xTaskResumeAll+0x120>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d903      	bls.n	80029b2 <xTaskResumeAll+0x7a>
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ae:	4a2a      	ldr	r2, [pc, #168]	; (8002a58 <xTaskResumeAll+0x120>)
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b6:	4613      	mov	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	4a27      	ldr	r2, [pc, #156]	; (8002a5c <xTaskResumeAll+0x124>)
 80029c0:	441a      	add	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	3304      	adds	r3, #4
 80029c6:	4619      	mov	r1, r3
 80029c8:	4610      	mov	r0, r2
 80029ca:	f7ff f84a 	bl	8001a62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029d2:	4b23      	ldr	r3, [pc, #140]	; (8002a60 <xTaskResumeAll+0x128>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	429a      	cmp	r2, r3
 80029da:	d302      	bcc.n	80029e2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80029dc:	4b21      	ldr	r3, [pc, #132]	; (8002a64 <xTaskResumeAll+0x12c>)
 80029de:	2201      	movs	r2, #1
 80029e0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029e2:	4b1c      	ldr	r3, [pc, #112]	; (8002a54 <xTaskResumeAll+0x11c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1cb      	bne.n	8002982 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80029f0:	f000 fb46 	bl	8003080 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80029f4:	4b1c      	ldr	r3, [pc, #112]	; (8002a68 <xTaskResumeAll+0x130>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d010      	beq.n	8002a22 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002a00:	f000 f846 	bl	8002a90 <xTaskIncrementTick>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d002      	beq.n	8002a10 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002a0a:	4b16      	ldr	r3, [pc, #88]	; (8002a64 <xTaskResumeAll+0x12c>)
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f1      	bne.n	8002a00 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002a1c:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <xTaskResumeAll+0x130>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002a22:	4b10      	ldr	r3, [pc, #64]	; (8002a64 <xTaskResumeAll+0x12c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d009      	beq.n	8002a3e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002a2e:	4b0f      	ldr	r3, [pc, #60]	; (8002a6c <xTaskResumeAll+0x134>)
 8002a30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	f3bf 8f4f 	dsb	sy
 8002a3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002a3e:	f001 f8bb 	bl	8003bb8 <vPortExitCritical>

	return xAlreadyYielded;
 8002a42:	68bb      	ldr	r3, [r7, #8]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	20000be4 	.word	0x20000be4
 8002a50:	20000bbc 	.word	0x20000bbc
 8002a54:	20000b7c 	.word	0x20000b7c
 8002a58:	20000bc4 	.word	0x20000bc4
 8002a5c:	200006ec 	.word	0x200006ec
 8002a60:	200006e8 	.word	0x200006e8
 8002a64:	20000bd0 	.word	0x20000bd0
 8002a68:	20000bcc 	.word	0x20000bcc
 8002a6c:	e000ed04 	.word	0xe000ed04

08002a70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002a76:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <xTaskGetTickCount+0x1c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002a7c:	687b      	ldr	r3, [r7, #4]
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	370c      	adds	r7, #12
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	20000bc0 	.word	0x20000bc0

08002a90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a9a:	4b4e      	ldr	r3, [pc, #312]	; (8002bd4 <xTaskIncrementTick+0x144>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f040 8088 	bne.w	8002bb4 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002aa4:	4b4c      	ldr	r3, [pc, #304]	; (8002bd8 <xTaskIncrementTick+0x148>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002aac:	4a4a      	ldr	r2, [pc, #296]	; (8002bd8 <xTaskIncrementTick+0x148>)
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d11f      	bne.n	8002af8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002ab8:	4b48      	ldr	r3, [pc, #288]	; (8002bdc <xTaskIncrementTick+0x14c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <xTaskIncrementTick+0x46>
 8002ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ac6:	f383 8811 	msr	BASEPRI, r3
 8002aca:	f3bf 8f6f 	isb	sy
 8002ace:	f3bf 8f4f 	dsb	sy
 8002ad2:	603b      	str	r3, [r7, #0]
 8002ad4:	e7fe      	b.n	8002ad4 <xTaskIncrementTick+0x44>
 8002ad6:	4b41      	ldr	r3, [pc, #260]	; (8002bdc <xTaskIncrementTick+0x14c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	60fb      	str	r3, [r7, #12]
 8002adc:	4b40      	ldr	r3, [pc, #256]	; (8002be0 <xTaskIncrementTick+0x150>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a3e      	ldr	r2, [pc, #248]	; (8002bdc <xTaskIncrementTick+0x14c>)
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	4a3e      	ldr	r2, [pc, #248]	; (8002be0 <xTaskIncrementTick+0x150>)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6013      	str	r3, [r2, #0]
 8002aea:	4b3e      	ldr	r3, [pc, #248]	; (8002be4 <xTaskIncrementTick+0x154>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	3301      	adds	r3, #1
 8002af0:	4a3c      	ldr	r2, [pc, #240]	; (8002be4 <xTaskIncrementTick+0x154>)
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	f000 fac4 	bl	8003080 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002af8:	4b3b      	ldr	r3, [pc, #236]	; (8002be8 <xTaskIncrementTick+0x158>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d349      	bcc.n	8002b96 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b02:	4b36      	ldr	r3, [pc, #216]	; (8002bdc <xTaskIncrementTick+0x14c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d104      	bne.n	8002b16 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b0c:	4b36      	ldr	r3, [pc, #216]	; (8002be8 <xTaskIncrementTick+0x158>)
 8002b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8002b12:	601a      	str	r2, [r3, #0]
					break;
 8002b14:	e03f      	b.n	8002b96 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b16:	4b31      	ldr	r3, [pc, #196]	; (8002bdc <xTaskIncrementTick+0x14c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d203      	bcs.n	8002b36 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002b2e:	4a2e      	ldr	r2, [pc, #184]	; (8002be8 <xTaskIncrementTick+0x158>)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002b34:	e02f      	b.n	8002b96 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe ffee 	bl	8001b1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d004      	beq.n	8002b52 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	3318      	adds	r3, #24
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fe ffe5 	bl	8001b1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b56:	4b25      	ldr	r3, [pc, #148]	; (8002bec <xTaskIncrementTick+0x15c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	429a      	cmp	r2, r3
 8002b5c:	d903      	bls.n	8002b66 <xTaskIncrementTick+0xd6>
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b62:	4a22      	ldr	r2, [pc, #136]	; (8002bec <xTaskIncrementTick+0x15c>)
 8002b64:	6013      	str	r3, [r2, #0]
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4a1f      	ldr	r2, [pc, #124]	; (8002bf0 <xTaskIncrementTick+0x160>)
 8002b74:	441a      	add	r2, r3
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	3304      	adds	r3, #4
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4610      	mov	r0, r2
 8002b7e:	f7fe ff70 	bl	8001a62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b86:	4b1b      	ldr	r3, [pc, #108]	; (8002bf4 <xTaskIncrementTick+0x164>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d3b8      	bcc.n	8002b02 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002b90:	2301      	movs	r3, #1
 8002b92:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b94:	e7b5      	b.n	8002b02 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002b96:	4b17      	ldr	r3, [pc, #92]	; (8002bf4 <xTaskIncrementTick+0x164>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b9c:	4914      	ldr	r1, [pc, #80]	; (8002bf0 <xTaskIncrementTick+0x160>)
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4413      	add	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d907      	bls.n	8002bbe <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	e004      	b.n	8002bbe <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002bb4:	4b10      	ldr	r3, [pc, #64]	; (8002bf8 <xTaskIncrementTick+0x168>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	4a0f      	ldr	r2, [pc, #60]	; (8002bf8 <xTaskIncrementTick+0x168>)
 8002bbc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002bbe:	4b0f      	ldr	r3, [pc, #60]	; (8002bfc <xTaskIncrementTick+0x16c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d001      	beq.n	8002bca <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002bca:	697b      	ldr	r3, [r7, #20]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20000be4 	.word	0x20000be4
 8002bd8:	20000bc0 	.word	0x20000bc0
 8002bdc:	20000b74 	.word	0x20000b74
 8002be0:	20000b78 	.word	0x20000b78
 8002be4:	20000bd4 	.word	0x20000bd4
 8002be8:	20000bdc 	.word	0x20000bdc
 8002bec:	20000bc4 	.word	0x20000bc4
 8002bf0:	200006ec 	.word	0x200006ec
 8002bf4:	200006e8 	.word	0x200006e8
 8002bf8:	20000bcc 	.word	0x20000bcc
 8002bfc:	20000bd0 	.word	0x20000bd0

08002c00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002c06:	4b27      	ldr	r3, [pc, #156]	; (8002ca4 <vTaskSwitchContext+0xa4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002c0e:	4b26      	ldr	r3, [pc, #152]	; (8002ca8 <vTaskSwitchContext+0xa8>)
 8002c10:	2201      	movs	r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002c14:	e040      	b.n	8002c98 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8002c16:	4b24      	ldr	r3, [pc, #144]	; (8002ca8 <vTaskSwitchContext+0xa8>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c1c:	4b23      	ldr	r3, [pc, #140]	; (8002cac <vTaskSwitchContext+0xac>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	e00f      	b.n	8002c44 <vTaskSwitchContext+0x44>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d109      	bne.n	8002c3e <vTaskSwitchContext+0x3e>
 8002c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c2e:	f383 8811 	msr	BASEPRI, r3
 8002c32:	f3bf 8f6f 	isb	sy
 8002c36:	f3bf 8f4f 	dsb	sy
 8002c3a:	607b      	str	r3, [r7, #4]
 8002c3c:	e7fe      	b.n	8002c3c <vTaskSwitchContext+0x3c>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	3b01      	subs	r3, #1
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	491a      	ldr	r1, [pc, #104]	; (8002cb0 <vTaskSwitchContext+0xb0>)
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	440b      	add	r3, r1
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0e5      	beq.n	8002c24 <vTaskSwitchContext+0x24>
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	4a13      	ldr	r2, [pc, #76]	; (8002cb0 <vTaskSwitchContext+0xb0>)
 8002c64:	4413      	add	r3, r2
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	605a      	str	r2, [r3, #4]
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	685a      	ldr	r2, [r3, #4]
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	3308      	adds	r3, #8
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d104      	bne.n	8002c88 <vTaskSwitchContext+0x88>
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	685a      	ldr	r2, [r3, #4]
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	605a      	str	r2, [r3, #4]
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	4a09      	ldr	r2, [pc, #36]	; (8002cb4 <vTaskSwitchContext+0xb4>)
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	4a06      	ldr	r2, [pc, #24]	; (8002cac <vTaskSwitchContext+0xac>)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6013      	str	r3, [r2, #0]
}
 8002c98:	bf00      	nop
 8002c9a:	3714      	adds	r7, #20
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	20000be4 	.word	0x20000be4
 8002ca8:	20000bd0 	.word	0x20000bd0
 8002cac:	20000bc4 	.word	0x20000bc4
 8002cb0:	200006ec 	.word	0x200006ec
 8002cb4:	200006e8 	.word	0x200006e8

08002cb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d109      	bne.n	8002cdc <vTaskPlaceOnEventList+0x24>
 8002cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ccc:	f383 8811 	msr	BASEPRI, r3
 8002cd0:	f3bf 8f6f 	isb	sy
 8002cd4:	f3bf 8f4f 	dsb	sy
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	e7fe      	b.n	8002cda <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002cdc:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <vTaskPlaceOnEventList+0x44>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	3318      	adds	r3, #24
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f7fe fee0 	bl	8001aaa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002cea:	2101      	movs	r1, #1
 8002cec:	6838      	ldr	r0, [r7, #0]
 8002cee:	f000 fa71 	bl	80031d4 <prvAddCurrentTaskToDelayedList>
}
 8002cf2:	bf00      	nop
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	200006e8 	.word	0x200006e8

08002d00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b086      	sub	sp, #24
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d109      	bne.n	8002d26 <vTaskPlaceOnEventListRestricted+0x26>
 8002d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d16:	f383 8811 	msr	BASEPRI, r3
 8002d1a:	f3bf 8f6f 	isb	sy
 8002d1e:	f3bf 8f4f 	dsb	sy
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	e7fe      	b.n	8002d24 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d26:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <vTaskPlaceOnEventListRestricted+0x50>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	3318      	adds	r3, #24
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f7fe fe97 	bl	8001a62 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d002      	beq.n	8002d40 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8002d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002d40:	6879      	ldr	r1, [r7, #4]
 8002d42:	68b8      	ldr	r0, [r7, #8]
 8002d44:	f000 fa46 	bl	80031d4 <prvAddCurrentTaskToDelayedList>
	}
 8002d48:	bf00      	nop
 8002d4a:	3718      	adds	r7, #24
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	200006e8 	.word	0x200006e8

08002d54 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d109      	bne.n	8002d7e <xTaskRemoveFromEventList+0x2a>
 8002d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d6e:	f383 8811 	msr	BASEPRI, r3
 8002d72:	f3bf 8f6f 	isb	sy
 8002d76:	f3bf 8f4f 	dsb	sy
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	e7fe      	b.n	8002d7c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	3318      	adds	r3, #24
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe feca 	bl	8001b1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002d88:	4b1d      	ldr	r3, [pc, #116]	; (8002e00 <xTaskRemoveFromEventList+0xac>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d11d      	bne.n	8002dcc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	3304      	adds	r3, #4
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fe fec1 	bl	8001b1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d9e:	4b19      	ldr	r3, [pc, #100]	; (8002e04 <xTaskRemoveFromEventList+0xb0>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d903      	bls.n	8002dae <xTaskRemoveFromEventList+0x5a>
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	4a16      	ldr	r2, [pc, #88]	; (8002e04 <xTaskRemoveFromEventList+0xb0>)
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4a13      	ldr	r2, [pc, #76]	; (8002e08 <xTaskRemoveFromEventList+0xb4>)
 8002dbc:	441a      	add	r2, r3
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	3304      	adds	r3, #4
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4610      	mov	r0, r2
 8002dc6:	f7fe fe4c 	bl	8001a62 <vListInsertEnd>
 8002dca:	e005      	b.n	8002dd8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	3318      	adds	r3, #24
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	480e      	ldr	r0, [pc, #56]	; (8002e0c <xTaskRemoveFromEventList+0xb8>)
 8002dd4:	f7fe fe45 	bl	8001a62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ddc:	4b0c      	ldr	r3, [pc, #48]	; (8002e10 <xTaskRemoveFromEventList+0xbc>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d905      	bls.n	8002df2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002de6:	2301      	movs	r3, #1
 8002de8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002dea:	4b0a      	ldr	r3, [pc, #40]	; (8002e14 <xTaskRemoveFromEventList+0xc0>)
 8002dec:	2201      	movs	r2, #1
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	e001      	b.n	8002df6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002df6:	697b      	ldr	r3, [r7, #20]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3718      	adds	r7, #24
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	20000be4 	.word	0x20000be4
 8002e04:	20000bc4 	.word	0x20000bc4
 8002e08:	200006ec 	.word	0x200006ec
 8002e0c:	20000b7c 	.word	0x20000b7c
 8002e10:	200006e8 	.word	0x200006e8
 8002e14:	20000bd0 	.word	0x20000bd0

08002e18 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002e20:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <vTaskInternalSetTimeOutState+0x24>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002e28:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <vTaskInternalSetTimeOutState+0x28>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	605a      	str	r2, [r3, #4]
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	20000bd4 	.word	0x20000bd4
 8002e40:	20000bc0 	.word	0x20000bc0

08002e44 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b088      	sub	sp, #32
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d109      	bne.n	8002e68 <xTaskCheckForTimeOut+0x24>
 8002e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e58:	f383 8811 	msr	BASEPRI, r3
 8002e5c:	f3bf 8f6f 	isb	sy
 8002e60:	f3bf 8f4f 	dsb	sy
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	e7fe      	b.n	8002e66 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d109      	bne.n	8002e82 <xTaskCheckForTimeOut+0x3e>
 8002e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e72:	f383 8811 	msr	BASEPRI, r3
 8002e76:	f3bf 8f6f 	isb	sy
 8002e7a:	f3bf 8f4f 	dsb	sy
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	e7fe      	b.n	8002e80 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002e82:	f000 fe6b 	bl	8003b5c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002e86:	4b1d      	ldr	r3, [pc, #116]	; (8002efc <xTaskCheckForTimeOut+0xb8>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9e:	d102      	bne.n	8002ea6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	61fb      	str	r3, [r7, #28]
 8002ea4:	e023      	b.n	8002eee <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	4b15      	ldr	r3, [pc, #84]	; (8002f00 <xTaskCheckForTimeOut+0xbc>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d007      	beq.n	8002ec2 <xTaskCheckForTimeOut+0x7e>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	69ba      	ldr	r2, [r7, #24]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d302      	bcc.n	8002ec2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	61fb      	str	r3, [r7, #28]
 8002ec0:	e015      	b.n	8002eee <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	697a      	ldr	r2, [r7, #20]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d20b      	bcs.n	8002ee4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	1ad2      	subs	r2, r2, r3
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f7ff ff9d 	bl	8002e18 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61fb      	str	r3, [r7, #28]
 8002ee2:	e004      	b.n	8002eee <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002eea:	2301      	movs	r3, #1
 8002eec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002eee:	f000 fe63 	bl	8003bb8 <vPortExitCritical>

	return xReturn;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3720      	adds	r7, #32
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	20000bc0 	.word	0x20000bc0
 8002f00:	20000bd4 	.word	0x20000bd4

08002f04 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002f04:	b480      	push	{r7}
 8002f06:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002f08:	4b03      	ldr	r3, [pc, #12]	; (8002f18 <vTaskMissedYield+0x14>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]
}
 8002f0e:	bf00      	nop
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr
 8002f18:	20000bd0 	.word	0x20000bd0

08002f1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002f24:	f000 f852 	bl	8002fcc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f28:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <prvIdleTask+0x28>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d9f9      	bls.n	8002f24 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f30:	4b05      	ldr	r3, [pc, #20]	; (8002f48 <prvIdleTask+0x2c>)
 8002f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f36:	601a      	str	r2, [r3, #0]
 8002f38:	f3bf 8f4f 	dsb	sy
 8002f3c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f40:	e7f0      	b.n	8002f24 <prvIdleTask+0x8>
 8002f42:	bf00      	nop
 8002f44:	200006ec 	.word	0x200006ec
 8002f48:	e000ed04 	.word	0xe000ed04

08002f4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f52:	2300      	movs	r3, #0
 8002f54:	607b      	str	r3, [r7, #4]
 8002f56:	e00c      	b.n	8002f72 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	4a12      	ldr	r2, [pc, #72]	; (8002fac <prvInitialiseTaskLists+0x60>)
 8002f64:	4413      	add	r3, r2
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7fe fd4e 	bl	8001a08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b37      	cmp	r3, #55	; 0x37
 8002f76:	d9ef      	bls.n	8002f58 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f78:	480d      	ldr	r0, [pc, #52]	; (8002fb0 <prvInitialiseTaskLists+0x64>)
 8002f7a:	f7fe fd45 	bl	8001a08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002f7e:	480d      	ldr	r0, [pc, #52]	; (8002fb4 <prvInitialiseTaskLists+0x68>)
 8002f80:	f7fe fd42 	bl	8001a08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002f84:	480c      	ldr	r0, [pc, #48]	; (8002fb8 <prvInitialiseTaskLists+0x6c>)
 8002f86:	f7fe fd3f 	bl	8001a08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002f8a:	480c      	ldr	r0, [pc, #48]	; (8002fbc <prvInitialiseTaskLists+0x70>)
 8002f8c:	f7fe fd3c 	bl	8001a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002f90:	480b      	ldr	r0, [pc, #44]	; (8002fc0 <prvInitialiseTaskLists+0x74>)
 8002f92:	f7fe fd39 	bl	8001a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002f96:	4b0b      	ldr	r3, [pc, #44]	; (8002fc4 <prvInitialiseTaskLists+0x78>)
 8002f98:	4a05      	ldr	r2, [pc, #20]	; (8002fb0 <prvInitialiseTaskLists+0x64>)
 8002f9a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	; (8002fc8 <prvInitialiseTaskLists+0x7c>)
 8002f9e:	4a05      	ldr	r2, [pc, #20]	; (8002fb4 <prvInitialiseTaskLists+0x68>)
 8002fa0:	601a      	str	r2, [r3, #0]
}
 8002fa2:	bf00      	nop
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	200006ec 	.word	0x200006ec
 8002fb0:	20000b4c 	.word	0x20000b4c
 8002fb4:	20000b60 	.word	0x20000b60
 8002fb8:	20000b7c 	.word	0x20000b7c
 8002fbc:	20000b90 	.word	0x20000b90
 8002fc0:	20000ba8 	.word	0x20000ba8
 8002fc4:	20000b74 	.word	0x20000b74
 8002fc8:	20000b78 	.word	0x20000b78

08002fcc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fd2:	e019      	b.n	8003008 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002fd4:	f000 fdc2 	bl	8003b5c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fd8:	4b0f      	ldr	r3, [pc, #60]	; (8003018 <prvCheckTasksWaitingTermination+0x4c>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3304      	adds	r3, #4
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fe fd99 	bl	8001b1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002fea:	4b0c      	ldr	r3, [pc, #48]	; (800301c <prvCheckTasksWaitingTermination+0x50>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	; (800301c <prvCheckTasksWaitingTermination+0x50>)
 8002ff2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002ff4:	4b0a      	ldr	r3, [pc, #40]	; (8003020 <prvCheckTasksWaitingTermination+0x54>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	4a09      	ldr	r2, [pc, #36]	; (8003020 <prvCheckTasksWaitingTermination+0x54>)
 8002ffc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002ffe:	f000 fddb 	bl	8003bb8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f80e 	bl	8003024 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003008:	4b05      	ldr	r3, [pc, #20]	; (8003020 <prvCheckTasksWaitingTermination+0x54>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1e1      	bne.n	8002fd4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003010:	bf00      	nop
 8003012:	3708      	adds	r7, #8
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	20000b90 	.word	0x20000b90
 800301c:	20000bbc 	.word	0x20000bbc
 8003020:	20000ba4 	.word	0x20000ba4

08003024 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003032:	2b00      	cmp	r3, #0
 8003034:	d108      	bne.n	8003048 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303a:	4618      	mov	r0, r3
 800303c:	f000 ff6a 	bl	8003f14 <vPortFree>
				vPortFree( pxTCB );
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 ff67 	bl	8003f14 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003046:	e017      	b.n	8003078 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800304e:	2b01      	cmp	r3, #1
 8003050:	d103      	bne.n	800305a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f000 ff5e 	bl	8003f14 <vPortFree>
	}
 8003058:	e00e      	b.n	8003078 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003060:	2b02      	cmp	r3, #2
 8003062:	d009      	beq.n	8003078 <prvDeleteTCB+0x54>
 8003064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003068:	f383 8811 	msr	BASEPRI, r3
 800306c:	f3bf 8f6f 	isb	sy
 8003070:	f3bf 8f4f 	dsb	sy
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	e7fe      	b.n	8003076 <prvDeleteTCB+0x52>
	}
 8003078:	bf00      	nop
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003080:	b480      	push	{r7}
 8003082:	b083      	sub	sp, #12
 8003084:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003086:	4b0c      	ldr	r3, [pc, #48]	; (80030b8 <prvResetNextTaskUnblockTime+0x38>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d104      	bne.n	800309a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003090:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <prvResetNextTaskUnblockTime+0x3c>)
 8003092:	f04f 32ff 	mov.w	r2, #4294967295
 8003096:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003098:	e008      	b.n	80030ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800309a:	4b07      	ldr	r3, [pc, #28]	; (80030b8 <prvResetNextTaskUnblockTime+0x38>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	4a04      	ldr	r2, [pc, #16]	; (80030bc <prvResetNextTaskUnblockTime+0x3c>)
 80030aa:	6013      	str	r3, [r2, #0]
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	20000b74 	.word	0x20000b74
 80030bc:	20000bdc 	.word	0x20000bdc

080030c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80030c6:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <xTaskGetSchedulerState+0x34>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d102      	bne.n	80030d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80030ce:	2301      	movs	r3, #1
 80030d0:	607b      	str	r3, [r7, #4]
 80030d2:	e008      	b.n	80030e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030d4:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <xTaskGetSchedulerState+0x38>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d102      	bne.n	80030e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80030dc:	2302      	movs	r3, #2
 80030de:	607b      	str	r3, [r7, #4]
 80030e0:	e001      	b.n	80030e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80030e2:	2300      	movs	r3, #0
 80030e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80030e6:	687b      	ldr	r3, [r7, #4]
	}
 80030e8:	4618      	mov	r0, r3
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	20000bc8 	.word	0x20000bc8
 80030f8:	20000be4 	.word	0x20000be4

080030fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d054      	beq.n	80031bc <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003112:	4b2d      	ldr	r3, [pc, #180]	; (80031c8 <xTaskPriorityDisinherit+0xcc>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	429a      	cmp	r2, r3
 800311a:	d009      	beq.n	8003130 <xTaskPriorityDisinherit+0x34>
 800311c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003120:	f383 8811 	msr	BASEPRI, r3
 8003124:	f3bf 8f6f 	isb	sy
 8003128:	f3bf 8f4f 	dsb	sy
 800312c:	60fb      	str	r3, [r7, #12]
 800312e:	e7fe      	b.n	800312e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003134:	2b00      	cmp	r3, #0
 8003136:	d109      	bne.n	800314c <xTaskPriorityDisinherit+0x50>
 8003138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800313c:	f383 8811 	msr	BASEPRI, r3
 8003140:	f3bf 8f6f 	isb	sy
 8003144:	f3bf 8f4f 	dsb	sy
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	e7fe      	b.n	800314a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003150:	1e5a      	subs	r2, r3, #1
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315e:	429a      	cmp	r2, r3
 8003160:	d02c      	beq.n	80031bc <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003166:	2b00      	cmp	r3, #0
 8003168:	d128      	bne.n	80031bc <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	3304      	adds	r3, #4
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe fcd4 	bl	8001b1c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003180:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800318c:	4b0f      	ldr	r3, [pc, #60]	; (80031cc <xTaskPriorityDisinherit+0xd0>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	429a      	cmp	r2, r3
 8003192:	d903      	bls.n	800319c <xTaskPriorityDisinherit+0xa0>
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003198:	4a0c      	ldr	r2, [pc, #48]	; (80031cc <xTaskPriorityDisinherit+0xd0>)
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031a0:	4613      	mov	r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	4413      	add	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	4a09      	ldr	r2, [pc, #36]	; (80031d0 <xTaskPriorityDisinherit+0xd4>)
 80031aa:	441a      	add	r2, r3
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	3304      	adds	r3, #4
 80031b0:	4619      	mov	r1, r3
 80031b2:	4610      	mov	r0, r2
 80031b4:	f7fe fc55 	bl	8001a62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80031b8:	2301      	movs	r3, #1
 80031ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80031bc:	697b      	ldr	r3, [r7, #20]
	}
 80031be:	4618      	mov	r0, r3
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	200006e8 	.word	0x200006e8
 80031cc:	20000bc4 	.word	0x20000bc4
 80031d0:	200006ec 	.word	0x200006ec

080031d4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80031de:	4b21      	ldr	r3, [pc, #132]	; (8003264 <prvAddCurrentTaskToDelayedList+0x90>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80031e4:	4b20      	ldr	r3, [pc, #128]	; (8003268 <prvAddCurrentTaskToDelayedList+0x94>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	3304      	adds	r3, #4
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7fe fc96 	bl	8001b1c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f6:	d10a      	bne.n	800320e <prvAddCurrentTaskToDelayedList+0x3a>
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d007      	beq.n	800320e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031fe:	4b1a      	ldr	r3, [pc, #104]	; (8003268 <prvAddCurrentTaskToDelayedList+0x94>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	3304      	adds	r3, #4
 8003204:	4619      	mov	r1, r3
 8003206:	4819      	ldr	r0, [pc, #100]	; (800326c <prvAddCurrentTaskToDelayedList+0x98>)
 8003208:	f7fe fc2b 	bl	8001a62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800320c:	e026      	b.n	800325c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4413      	add	r3, r2
 8003214:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003216:	4b14      	ldr	r3, [pc, #80]	; (8003268 <prvAddCurrentTaskToDelayedList+0x94>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	429a      	cmp	r2, r3
 8003224:	d209      	bcs.n	800323a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003226:	4b12      	ldr	r3, [pc, #72]	; (8003270 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	4b0f      	ldr	r3, [pc, #60]	; (8003268 <prvAddCurrentTaskToDelayedList+0x94>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	3304      	adds	r3, #4
 8003230:	4619      	mov	r1, r3
 8003232:	4610      	mov	r0, r2
 8003234:	f7fe fc39 	bl	8001aaa <vListInsert>
}
 8003238:	e010      	b.n	800325c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800323a:	4b0e      	ldr	r3, [pc, #56]	; (8003274 <prvAddCurrentTaskToDelayedList+0xa0>)
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	4b0a      	ldr	r3, [pc, #40]	; (8003268 <prvAddCurrentTaskToDelayedList+0x94>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	3304      	adds	r3, #4
 8003244:	4619      	mov	r1, r3
 8003246:	4610      	mov	r0, r2
 8003248:	f7fe fc2f 	bl	8001aaa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800324c:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <prvAddCurrentTaskToDelayedList+0xa4>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	429a      	cmp	r2, r3
 8003254:	d202      	bcs.n	800325c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003256:	4a08      	ldr	r2, [pc, #32]	; (8003278 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	6013      	str	r3, [r2, #0]
}
 800325c:	bf00      	nop
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	20000bc0 	.word	0x20000bc0
 8003268:	200006e8 	.word	0x200006e8
 800326c:	20000ba8 	.word	0x20000ba8
 8003270:	20000b78 	.word	0x20000b78
 8003274:	20000b74 	.word	0x20000b74
 8003278:	20000bdc 	.word	0x20000bdc

0800327c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b08a      	sub	sp, #40	; 0x28
 8003280:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003282:	2300      	movs	r3, #0
 8003284:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003286:	f000 faff 	bl	8003888 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800328a:	4b1c      	ldr	r3, [pc, #112]	; (80032fc <xTimerCreateTimerTask+0x80>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d021      	beq.n	80032d6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003296:	2300      	movs	r3, #0
 8003298:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800329a:	1d3a      	adds	r2, r7, #4
 800329c:	f107 0108 	add.w	r1, r7, #8
 80032a0:	f107 030c 	add.w	r3, r7, #12
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fe fb95 	bl	80019d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80032aa:	6879      	ldr	r1, [r7, #4]
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	9202      	str	r2, [sp, #8]
 80032b2:	9301      	str	r3, [sp, #4]
 80032b4:	2302      	movs	r3, #2
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	2300      	movs	r3, #0
 80032ba:	460a      	mov	r2, r1
 80032bc:	4910      	ldr	r1, [pc, #64]	; (8003300 <xTimerCreateTimerTask+0x84>)
 80032be:	4811      	ldr	r0, [pc, #68]	; (8003304 <xTimerCreateTimerTask+0x88>)
 80032c0:	f7ff f92a 	bl	8002518 <xTaskCreateStatic>
 80032c4:	4602      	mov	r2, r0
 80032c6:	4b10      	ldr	r3, [pc, #64]	; (8003308 <xTimerCreateTimerTask+0x8c>)
 80032c8:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80032ca:	4b0f      	ldr	r3, [pc, #60]	; (8003308 <xTimerCreateTimerTask+0x8c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80032d2:	2301      	movs	r3, #1
 80032d4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d109      	bne.n	80032f0 <xTimerCreateTimerTask+0x74>
 80032dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e0:	f383 8811 	msr	BASEPRI, r3
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	f3bf 8f4f 	dsb	sy
 80032ec:	613b      	str	r3, [r7, #16]
 80032ee:	e7fe      	b.n	80032ee <xTimerCreateTimerTask+0x72>
	return xReturn;
 80032f0:	697b      	ldr	r3, [r7, #20]
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	3718      	adds	r7, #24
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000c18 	.word	0x20000c18
 8003300:	080041d8 	.word	0x080041d8
 8003304:	0800343d 	.word	0x0800343d
 8003308:	20000c1c 	.word	0x20000c1c

0800330c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08a      	sub	sp, #40	; 0x28
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
 8003318:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800331a:	2300      	movs	r3, #0
 800331c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d109      	bne.n	8003338 <xTimerGenericCommand+0x2c>
 8003324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003328:	f383 8811 	msr	BASEPRI, r3
 800332c:	f3bf 8f6f 	isb	sy
 8003330:	f3bf 8f4f 	dsb	sy
 8003334:	623b      	str	r3, [r7, #32]
 8003336:	e7fe      	b.n	8003336 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003338:	4b19      	ldr	r3, [pc, #100]	; (80033a0 <xTimerGenericCommand+0x94>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d02a      	beq.n	8003396 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b05      	cmp	r3, #5
 8003350:	dc18      	bgt.n	8003384 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003352:	f7ff feb5 	bl	80030c0 <xTaskGetSchedulerState>
 8003356:	4603      	mov	r3, r0
 8003358:	2b02      	cmp	r3, #2
 800335a:	d109      	bne.n	8003370 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800335c:	4b10      	ldr	r3, [pc, #64]	; (80033a0 <xTimerGenericCommand+0x94>)
 800335e:	6818      	ldr	r0, [r3, #0]
 8003360:	f107 0110 	add.w	r1, r7, #16
 8003364:	2300      	movs	r3, #0
 8003366:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003368:	f7fe fd00 	bl	8001d6c <xQueueGenericSend>
 800336c:	6278      	str	r0, [r7, #36]	; 0x24
 800336e:	e012      	b.n	8003396 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003370:	4b0b      	ldr	r3, [pc, #44]	; (80033a0 <xTimerGenericCommand+0x94>)
 8003372:	6818      	ldr	r0, [r3, #0]
 8003374:	f107 0110 	add.w	r1, r7, #16
 8003378:	2300      	movs	r3, #0
 800337a:	2200      	movs	r2, #0
 800337c:	f7fe fcf6 	bl	8001d6c <xQueueGenericSend>
 8003380:	6278      	str	r0, [r7, #36]	; 0x24
 8003382:	e008      	b.n	8003396 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003384:	4b06      	ldr	r3, [pc, #24]	; (80033a0 <xTimerGenericCommand+0x94>)
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	f107 0110 	add.w	r1, r7, #16
 800338c:	2300      	movs	r3, #0
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	f7fe fde6 	bl	8001f60 <xQueueGenericSendFromISR>
 8003394:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003398:	4618      	mov	r0, r3
 800339a:	3728      	adds	r7, #40	; 0x28
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	20000c18 	.word	0x20000c18

080033a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033ae:	4b22      	ldr	r3, [pc, #136]	; (8003438 <prvProcessExpiredTimer+0x94>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	3304      	adds	r3, #4
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fe fbad 	bl	8001b1c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80033c8:	f003 0304 	and.w	r3, r3, #4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d021      	beq.n	8003414 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	699a      	ldr	r2, [r3, #24]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	18d1      	adds	r1, r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	6978      	ldr	r0, [r7, #20]
 80033de:	f000 f8d1 	bl	8003584 <prvInsertTimerInActiveList>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d01e      	beq.n	8003426 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80033e8:	2300      	movs	r3, #0
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	2300      	movs	r3, #0
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	2100      	movs	r1, #0
 80033f2:	6978      	ldr	r0, [r7, #20]
 80033f4:	f7ff ff8a 	bl	800330c <xTimerGenericCommand>
 80033f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d112      	bne.n	8003426 <prvProcessExpiredTimer+0x82>
 8003400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	60fb      	str	r3, [r7, #12]
 8003412:	e7fe      	b.n	8003412 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800341a:	f023 0301 	bic.w	r3, r3, #1
 800341e:	b2da      	uxtb	r2, r3
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	6978      	ldr	r0, [r7, #20]
 800342c:	4798      	blx	r3
}
 800342e:	bf00      	nop
 8003430:	3718      	adds	r7, #24
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000c10 	.word	0x20000c10

0800343c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003444:	f107 0308 	add.w	r3, r7, #8
 8003448:	4618      	mov	r0, r3
 800344a:	f000 f857 	bl	80034fc <prvGetNextExpireTime>
 800344e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	4619      	mov	r1, r3
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 f803 	bl	8003460 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800345a:	f000 f8d5 	bl	8003608 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800345e:	e7f1      	b.n	8003444 <prvTimerTask+0x8>

08003460 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800346a:	f7ff fa57 	bl	800291c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800346e:	f107 0308 	add.w	r3, r7, #8
 8003472:	4618      	mov	r0, r3
 8003474:	f000 f866 	bl	8003544 <prvSampleTimeNow>
 8003478:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d130      	bne.n	80034e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10a      	bne.n	800349c <prvProcessTimerOrBlockTask+0x3c>
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	429a      	cmp	r2, r3
 800348c:	d806      	bhi.n	800349c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800348e:	f7ff fa53 	bl	8002938 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003492:	68f9      	ldr	r1, [r7, #12]
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f7ff ff85 	bl	80033a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800349a:	e024      	b.n	80034e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d008      	beq.n	80034b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80034a2:	4b13      	ldr	r3, [pc, #76]	; (80034f0 <prvProcessTimerOrBlockTask+0x90>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d101      	bne.n	80034b0 <prvProcessTimerOrBlockTask+0x50>
 80034ac:	2301      	movs	r3, #1
 80034ae:	e000      	b.n	80034b2 <prvProcessTimerOrBlockTask+0x52>
 80034b0:	2300      	movs	r3, #0
 80034b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80034b4:	4b0f      	ldr	r3, [pc, #60]	; (80034f4 <prvProcessTimerOrBlockTask+0x94>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	4619      	mov	r1, r3
 80034c2:	f7fe fff5 	bl	80024b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80034c6:	f7ff fa37 	bl	8002938 <xTaskResumeAll>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10a      	bne.n	80034e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80034d0:	4b09      	ldr	r3, [pc, #36]	; (80034f8 <prvProcessTimerOrBlockTask+0x98>)
 80034d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	f3bf 8f4f 	dsb	sy
 80034dc:	f3bf 8f6f 	isb	sy
}
 80034e0:	e001      	b.n	80034e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80034e2:	f7ff fa29 	bl	8002938 <xTaskResumeAll>
}
 80034e6:	bf00      	nop
 80034e8:	3710      	adds	r7, #16
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	20000c14 	.word	0x20000c14
 80034f4:	20000c18 	.word	0x20000c18
 80034f8:	e000ed04 	.word	0xe000ed04

080034fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003504:	4b0e      	ldr	r3, [pc, #56]	; (8003540 <prvGetNextExpireTime+0x44>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <prvGetNextExpireTime+0x16>
 800350e:	2201      	movs	r2, #1
 8003510:	e000      	b.n	8003514 <prvGetNextExpireTime+0x18>
 8003512:	2200      	movs	r2, #0
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d105      	bne.n	800352c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003520:	4b07      	ldr	r3, [pc, #28]	; (8003540 <prvGetNextExpireTime+0x44>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	60fb      	str	r3, [r7, #12]
 800352a:	e001      	b.n	8003530 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003530:	68fb      	ldr	r3, [r7, #12]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	20000c10 	.word	0x20000c10

08003544 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800354c:	f7ff fa90 	bl	8002a70 <xTaskGetTickCount>
 8003550:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003552:	4b0b      	ldr	r3, [pc, #44]	; (8003580 <prvSampleTimeNow+0x3c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	429a      	cmp	r2, r3
 800355a:	d205      	bcs.n	8003568 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800355c:	f000 f930 	bl	80037c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	e002      	b.n	800356e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800356e:	4a04      	ldr	r2, [pc, #16]	; (8003580 <prvSampleTimeNow+0x3c>)
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003574:	68fb      	ldr	r3, [r7, #12]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000c20 	.word	0x20000c20

08003584 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	68ba      	ldr	r2, [r7, #8]
 800359a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	68fa      	ldr	r2, [r7, #12]
 80035a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80035a2:	68ba      	ldr	r2, [r7, #8]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d812      	bhi.n	80035d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	1ad2      	subs	r2, r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	699b      	ldr	r3, [r3, #24]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d302      	bcc.n	80035be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80035b8:	2301      	movs	r3, #1
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	e01b      	b.n	80035f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80035be:	4b10      	ldr	r3, [pc, #64]	; (8003600 <prvInsertTimerInActiveList+0x7c>)
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	3304      	adds	r3, #4
 80035c6:	4619      	mov	r1, r3
 80035c8:	4610      	mov	r0, r2
 80035ca:	f7fe fa6e 	bl	8001aaa <vListInsert>
 80035ce:	e012      	b.n	80035f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d206      	bcs.n	80035e6 <prvInsertTimerInActiveList+0x62>
 80035d8:	68ba      	ldr	r2, [r7, #8]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d302      	bcc.n	80035e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80035e0:	2301      	movs	r3, #1
 80035e2:	617b      	str	r3, [r7, #20]
 80035e4:	e007      	b.n	80035f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80035e6:	4b07      	ldr	r3, [pc, #28]	; (8003604 <prvInsertTimerInActiveList+0x80>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	3304      	adds	r3, #4
 80035ee:	4619      	mov	r1, r3
 80035f0:	4610      	mov	r0, r2
 80035f2:	f7fe fa5a 	bl	8001aaa <vListInsert>
		}
	}

	return xProcessTimerNow;
 80035f6:	697b      	ldr	r3, [r7, #20]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3718      	adds	r7, #24
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	20000c14 	.word	0x20000c14
 8003604:	20000c10 	.word	0x20000c10

08003608 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b08e      	sub	sp, #56	; 0x38
 800360c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800360e:	e0c6      	b.n	800379e <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	da17      	bge.n	8003646 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003616:	1d3b      	adds	r3, r7, #4
 8003618:	3304      	adds	r3, #4
 800361a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800361c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800361e:	2b00      	cmp	r3, #0
 8003620:	d109      	bne.n	8003636 <prvProcessReceivedCommands+0x2e>
 8003622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003626:	f383 8811 	msr	BASEPRI, r3
 800362a:	f3bf 8f6f 	isb	sy
 800362e:	f3bf 8f4f 	dsb	sy
 8003632:	61fb      	str	r3, [r7, #28]
 8003634:	e7fe      	b.n	8003634 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800363c:	6850      	ldr	r0, [r2, #4]
 800363e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003640:	6892      	ldr	r2, [r2, #8]
 8003642:	4611      	mov	r1, r2
 8003644:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	f2c0 80a7 	blt.w	800379c <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d004      	beq.n	8003664 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800365a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800365c:	3304      	adds	r3, #4
 800365e:	4618      	mov	r0, r3
 8003660:	f7fe fa5c 	bl	8001b1c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003664:	463b      	mov	r3, r7
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff ff6c 	bl	8003544 <prvSampleTimeNow>
 800366c:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b09      	cmp	r3, #9
 8003672:	f200 8094 	bhi.w	800379e <prvProcessReceivedCommands+0x196>
 8003676:	a201      	add	r2, pc, #4	; (adr r2, 800367c <prvProcessReceivedCommands+0x74>)
 8003678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800367c:	080036a5 	.word	0x080036a5
 8003680:	080036a5 	.word	0x080036a5
 8003684:	080036a5 	.word	0x080036a5
 8003688:	08003717 	.word	0x08003717
 800368c:	0800372b 	.word	0x0800372b
 8003690:	08003773 	.word	0x08003773
 8003694:	080036a5 	.word	0x080036a5
 8003698:	080036a5 	.word	0x080036a5
 800369c:	08003717 	.word	0x08003717
 80036a0:	0800372b 	.word	0x0800372b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80036a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80036b6:	68ba      	ldr	r2, [r7, #8]
 80036b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	18d1      	adds	r1, r2, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036c4:	f7ff ff5e 	bl	8003584 <prvInsertTimerInActiveList>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d067      	beq.n	800379e <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80036ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80036d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80036dc:	f003 0304 	and.w	r3, r3, #4
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d05c      	beq.n	800379e <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	441a      	add	r2, r3
 80036ec:	2300      	movs	r3, #0
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	2300      	movs	r3, #0
 80036f2:	2100      	movs	r1, #0
 80036f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036f6:	f7ff fe09 	bl	800330c <xTimerGenericCommand>
 80036fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d14d      	bne.n	800379e <prvProcessReceivedCommands+0x196>
 8003702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003706:	f383 8811 	msr	BASEPRI, r3
 800370a:	f3bf 8f6f 	isb	sy
 800370e:	f3bf 8f4f 	dsb	sy
 8003712:	61bb      	str	r3, [r7, #24]
 8003714:	e7fe      	b.n	8003714 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003718:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	b2da      	uxtb	r2, r3
 8003722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003724:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8003728:	e039      	b.n	800379e <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800372a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800372c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003730:	f043 0301 	orr.w	r3, r3, #1
 8003734:	b2da      	uxtb	r2, r3
 8003736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003738:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003740:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003744:	699b      	ldr	r3, [r3, #24]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d109      	bne.n	800375e <prvProcessReceivedCommands+0x156>
 800374a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800374e:	f383 8811 	msr	BASEPRI, r3
 8003752:	f3bf 8f6f 	isb	sy
 8003756:	f3bf 8f4f 	dsb	sy
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	e7fe      	b.n	800375c <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800375e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003760:	699a      	ldr	r2, [r3, #24]
 8003762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003764:	18d1      	adds	r1, r2, r3
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800376a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800376c:	f7ff ff0a 	bl	8003584 <prvInsertTimerInActiveList>
					break;
 8003770:	e015      	b.n	800379e <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003774:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d103      	bne.n	8003788 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8003780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003782:	f000 fbc7 	bl	8003f14 <vPortFree>
 8003786:	e00a      	b.n	800379e <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800378a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800378e:	f023 0301 	bic.w	r3, r3, #1
 8003792:	b2da      	uxtb	r2, r3
 8003794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003796:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800379a:	e000      	b.n	800379e <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800379c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800379e:	4b07      	ldr	r3, [pc, #28]	; (80037bc <prvProcessReceivedCommands+0x1b4>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	1d39      	adds	r1, r7, #4
 80037a4:	2200      	movs	r2, #0
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe fc6e 	bl	8002088 <xQueueReceive>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f47f af2e 	bne.w	8003610 <prvProcessReceivedCommands+0x8>
	}
}
 80037b4:	bf00      	nop
 80037b6:	3730      	adds	r7, #48	; 0x30
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	20000c18 	.word	0x20000c18

080037c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b088      	sub	sp, #32
 80037c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80037c6:	e047      	b.n	8003858 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80037c8:	4b2d      	ldr	r3, [pc, #180]	; (8003880 <prvSwitchTimerLists+0xc0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037d2:	4b2b      	ldr	r3, [pc, #172]	; (8003880 <prvSwitchTimerLists+0xc0>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	3304      	adds	r3, #4
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7fe f99b 	bl	8001b1c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037f4:	f003 0304 	and.w	r3, r3, #4
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d02d      	beq.n	8003858 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	4413      	add	r3, r2
 8003804:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	429a      	cmp	r2, r3
 800380c:	d90e      	bls.n	800382c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	68fa      	ldr	r2, [r7, #12]
 8003818:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800381a:	4b19      	ldr	r3, [pc, #100]	; (8003880 <prvSwitchTimerLists+0xc0>)
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	3304      	adds	r3, #4
 8003822:	4619      	mov	r1, r3
 8003824:	4610      	mov	r0, r2
 8003826:	f7fe f940 	bl	8001aaa <vListInsert>
 800382a:	e015      	b.n	8003858 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800382c:	2300      	movs	r3, #0
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	2300      	movs	r3, #0
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	2100      	movs	r1, #0
 8003836:	68f8      	ldr	r0, [r7, #12]
 8003838:	f7ff fd68 	bl	800330c <xTimerGenericCommand>
 800383c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d109      	bne.n	8003858 <prvSwitchTimerLists+0x98>
 8003844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003848:	f383 8811 	msr	BASEPRI, r3
 800384c:	f3bf 8f6f 	isb	sy
 8003850:	f3bf 8f4f 	dsb	sy
 8003854:	603b      	str	r3, [r7, #0]
 8003856:	e7fe      	b.n	8003856 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003858:	4b09      	ldr	r3, [pc, #36]	; (8003880 <prvSwitchTimerLists+0xc0>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1b2      	bne.n	80037c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003862:	4b07      	ldr	r3, [pc, #28]	; (8003880 <prvSwitchTimerLists+0xc0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8003868:	4b06      	ldr	r3, [pc, #24]	; (8003884 <prvSwitchTimerLists+0xc4>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a04      	ldr	r2, [pc, #16]	; (8003880 <prvSwitchTimerLists+0xc0>)
 800386e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003870:	4a04      	ldr	r2, [pc, #16]	; (8003884 <prvSwitchTimerLists+0xc4>)
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	6013      	str	r3, [r2, #0]
}
 8003876:	bf00      	nop
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	20000c10 	.word	0x20000c10
 8003884:	20000c14 	.word	0x20000c14

08003888 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800388e:	f000 f965 	bl	8003b5c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003892:	4b15      	ldr	r3, [pc, #84]	; (80038e8 <prvCheckForValidListAndQueue+0x60>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d120      	bne.n	80038dc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800389a:	4814      	ldr	r0, [pc, #80]	; (80038ec <prvCheckForValidListAndQueue+0x64>)
 800389c:	f7fe f8b4 	bl	8001a08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80038a0:	4813      	ldr	r0, [pc, #76]	; (80038f0 <prvCheckForValidListAndQueue+0x68>)
 80038a2:	f7fe f8b1 	bl	8001a08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80038a6:	4b13      	ldr	r3, [pc, #76]	; (80038f4 <prvCheckForValidListAndQueue+0x6c>)
 80038a8:	4a10      	ldr	r2, [pc, #64]	; (80038ec <prvCheckForValidListAndQueue+0x64>)
 80038aa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80038ac:	4b12      	ldr	r3, [pc, #72]	; (80038f8 <prvCheckForValidListAndQueue+0x70>)
 80038ae:	4a10      	ldr	r2, [pc, #64]	; (80038f0 <prvCheckForValidListAndQueue+0x68>)
 80038b0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80038b2:	2300      	movs	r3, #0
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	4b11      	ldr	r3, [pc, #68]	; (80038fc <prvCheckForValidListAndQueue+0x74>)
 80038b8:	4a11      	ldr	r2, [pc, #68]	; (8003900 <prvCheckForValidListAndQueue+0x78>)
 80038ba:	2110      	movs	r1, #16
 80038bc:	200a      	movs	r0, #10
 80038be:	f7fe f9bf 	bl	8001c40 <xQueueGenericCreateStatic>
 80038c2:	4602      	mov	r2, r0
 80038c4:	4b08      	ldr	r3, [pc, #32]	; (80038e8 <prvCheckForValidListAndQueue+0x60>)
 80038c6:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80038c8:	4b07      	ldr	r3, [pc, #28]	; (80038e8 <prvCheckForValidListAndQueue+0x60>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d005      	beq.n	80038dc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80038d0:	4b05      	ldr	r3, [pc, #20]	; (80038e8 <prvCheckForValidListAndQueue+0x60>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	490b      	ldr	r1, [pc, #44]	; (8003904 <prvCheckForValidListAndQueue+0x7c>)
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fe fdc2 	bl	8002460 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80038dc:	f000 f96c 	bl	8003bb8 <vPortExitCritical>
}
 80038e0:	bf00      	nop
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	20000c18 	.word	0x20000c18
 80038ec:	20000be8 	.word	0x20000be8
 80038f0:	20000bfc 	.word	0x20000bfc
 80038f4:	20000c10 	.word	0x20000c10
 80038f8:	20000c14 	.word	0x20000c14
 80038fc:	20000cc4 	.word	0x20000cc4
 8003900:	20000c24 	.word	0x20000c24
 8003904:	080041e0 	.word	0x080041e0

08003908 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	3b04      	subs	r3, #4
 8003918:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003920:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	3b04      	subs	r3, #4
 8003926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	f023 0201 	bic.w	r2, r3, #1
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	3b04      	subs	r3, #4
 8003936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003938:	4a0c      	ldr	r2, [pc, #48]	; (800396c <pxPortInitialiseStack+0x64>)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	3b14      	subs	r3, #20
 8003942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	3b04      	subs	r3, #4
 800394e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f06f 0202 	mvn.w	r2, #2
 8003956:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	3b20      	subs	r3, #32
 800395c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800395e:	68fb      	ldr	r3, [r7, #12]
}
 8003960:	4618      	mov	r0, r3
 8003962:	3714      	adds	r7, #20
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	08003971 	.word	0x08003971

08003970 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003976:	2300      	movs	r3, #0
 8003978:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800397a:	4b11      	ldr	r3, [pc, #68]	; (80039c0 <prvTaskExitError+0x50>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003982:	d009      	beq.n	8003998 <prvTaskExitError+0x28>
 8003984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003988:	f383 8811 	msr	BASEPRI, r3
 800398c:	f3bf 8f6f 	isb	sy
 8003990:	f3bf 8f4f 	dsb	sy
 8003994:	60fb      	str	r3, [r7, #12]
 8003996:	e7fe      	b.n	8003996 <prvTaskExitError+0x26>
 8003998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800399c:	f383 8811 	msr	BASEPRI, r3
 80039a0:	f3bf 8f6f 	isb	sy
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80039aa:	bf00      	nop
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0fc      	beq.n	80039ac <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80039b2:	bf00      	nop
 80039b4:	3714      	adds	r7, #20
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	2000000c 	.word	0x2000000c
	...

080039d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80039d0:	4b07      	ldr	r3, [pc, #28]	; (80039f0 <pxCurrentTCBConst2>)
 80039d2:	6819      	ldr	r1, [r3, #0]
 80039d4:	6808      	ldr	r0, [r1, #0]
 80039d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039da:	f380 8809 	msr	PSP, r0
 80039de:	f3bf 8f6f 	isb	sy
 80039e2:	f04f 0000 	mov.w	r0, #0
 80039e6:	f380 8811 	msr	BASEPRI, r0
 80039ea:	4770      	bx	lr
 80039ec:	f3af 8000 	nop.w

080039f0 <pxCurrentTCBConst2>:
 80039f0:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80039f4:	bf00      	nop
 80039f6:	bf00      	nop

080039f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80039f8:	4808      	ldr	r0, [pc, #32]	; (8003a1c <prvPortStartFirstTask+0x24>)
 80039fa:	6800      	ldr	r0, [r0, #0]
 80039fc:	6800      	ldr	r0, [r0, #0]
 80039fe:	f380 8808 	msr	MSP, r0
 8003a02:	f04f 0000 	mov.w	r0, #0
 8003a06:	f380 8814 	msr	CONTROL, r0
 8003a0a:	b662      	cpsie	i
 8003a0c:	b661      	cpsie	f
 8003a0e:	f3bf 8f4f 	dsb	sy
 8003a12:	f3bf 8f6f 	isb	sy
 8003a16:	df00      	svc	0
 8003a18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003a1a:	bf00      	nop
 8003a1c:	e000ed08 	.word	0xe000ed08

08003a20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003a26:	4b44      	ldr	r3, [pc, #272]	; (8003b38 <xPortStartScheduler+0x118>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a44      	ldr	r2, [pc, #272]	; (8003b3c <xPortStartScheduler+0x11c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d109      	bne.n	8003a44 <xPortStartScheduler+0x24>
 8003a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a34:	f383 8811 	msr	BASEPRI, r3
 8003a38:	f3bf 8f6f 	isb	sy
 8003a3c:	f3bf 8f4f 	dsb	sy
 8003a40:	613b      	str	r3, [r7, #16]
 8003a42:	e7fe      	b.n	8003a42 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003a44:	4b3c      	ldr	r3, [pc, #240]	; (8003b38 <xPortStartScheduler+0x118>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a3d      	ldr	r2, [pc, #244]	; (8003b40 <xPortStartScheduler+0x120>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d109      	bne.n	8003a62 <xPortStartScheduler+0x42>
 8003a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a52:	f383 8811 	msr	BASEPRI, r3
 8003a56:	f3bf 8f6f 	isb	sy
 8003a5a:	f3bf 8f4f 	dsb	sy
 8003a5e:	60fb      	str	r3, [r7, #12]
 8003a60:	e7fe      	b.n	8003a60 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003a62:	4b38      	ldr	r3, [pc, #224]	; (8003b44 <xPortStartScheduler+0x124>)
 8003a64:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	22ff      	movs	r2, #255	; 0xff
 8003a72:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003a7c:	78fb      	ldrb	r3, [r7, #3]
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a84:	b2da      	uxtb	r2, r3
 8003a86:	4b30      	ldr	r3, [pc, #192]	; (8003b48 <xPortStartScheduler+0x128>)
 8003a88:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003a8a:	4b30      	ldr	r3, [pc, #192]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003a8c:	2207      	movs	r2, #7
 8003a8e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a90:	e009      	b.n	8003aa6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003a92:	4b2e      	ldr	r3, [pc, #184]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	3b01      	subs	r3, #1
 8003a98:	4a2c      	ldr	r2, [pc, #176]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003a9a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003a9c:	78fb      	ldrb	r3, [r7, #3]
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003aa6:	78fb      	ldrb	r3, [r7, #3]
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aae:	2b80      	cmp	r3, #128	; 0x80
 8003ab0:	d0ef      	beq.n	8003a92 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003ab2:	4b26      	ldr	r3, [pc, #152]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f1c3 0307 	rsb	r3, r3, #7
 8003aba:	2b04      	cmp	r3, #4
 8003abc:	d009      	beq.n	8003ad2 <xPortStartScheduler+0xb2>
 8003abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac2:	f383 8811 	msr	BASEPRI, r3
 8003ac6:	f3bf 8f6f 	isb	sy
 8003aca:	f3bf 8f4f 	dsb	sy
 8003ace:	60bb      	str	r3, [r7, #8]
 8003ad0:	e7fe      	b.n	8003ad0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ad2:	4b1e      	ldr	r3, [pc, #120]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	021b      	lsls	r3, r3, #8
 8003ad8:	4a1c      	ldr	r2, [pc, #112]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003ada:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003adc:	4b1b      	ldr	r3, [pc, #108]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ae4:	4a19      	ldr	r2, [pc, #100]	; (8003b4c <xPortStartScheduler+0x12c>)
 8003ae6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003af0:	4b17      	ldr	r3, [pc, #92]	; (8003b50 <xPortStartScheduler+0x130>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a16      	ldr	r2, [pc, #88]	; (8003b50 <xPortStartScheduler+0x130>)
 8003af6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003afa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003afc:	4b14      	ldr	r3, [pc, #80]	; (8003b50 <xPortStartScheduler+0x130>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a13      	ldr	r2, [pc, #76]	; (8003b50 <xPortStartScheduler+0x130>)
 8003b02:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003b06:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003b08:	f000 f8d6 	bl	8003cb8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003b0c:	4b11      	ldr	r3, [pc, #68]	; (8003b54 <xPortStartScheduler+0x134>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003b12:	f000 f8f5 	bl	8003d00 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003b16:	4b10      	ldr	r3, [pc, #64]	; (8003b58 <xPortStartScheduler+0x138>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a0f      	ldr	r2, [pc, #60]	; (8003b58 <xPortStartScheduler+0x138>)
 8003b1c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003b20:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b22:	f7ff ff69 	bl	80039f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b26:	f7ff f86b 	bl	8002c00 <vTaskSwitchContext>
	prvTaskExitError();
 8003b2a:	f7ff ff21 	bl	8003970 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3718      	adds	r7, #24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	e000ed00 	.word	0xe000ed00
 8003b3c:	410fc271 	.word	0x410fc271
 8003b40:	410fc270 	.word	0x410fc270
 8003b44:	e000e400 	.word	0xe000e400
 8003b48:	20000d14 	.word	0x20000d14
 8003b4c:	20000d18 	.word	0x20000d18
 8003b50:	e000ed20 	.word	0xe000ed20
 8003b54:	2000000c 	.word	0x2000000c
 8003b58:	e000ef34 	.word	0xe000ef34

08003b5c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b66:	f383 8811 	msr	BASEPRI, r3
 8003b6a:	f3bf 8f6f 	isb	sy
 8003b6e:	f3bf 8f4f 	dsb	sy
 8003b72:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003b74:	4b0e      	ldr	r3, [pc, #56]	; (8003bb0 <vPortEnterCritical+0x54>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	4a0d      	ldr	r2, [pc, #52]	; (8003bb0 <vPortEnterCritical+0x54>)
 8003b7c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003b7e:	4b0c      	ldr	r3, [pc, #48]	; (8003bb0 <vPortEnterCritical+0x54>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d10e      	bne.n	8003ba4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003b86:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <vPortEnterCritical+0x58>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d009      	beq.n	8003ba4 <vPortEnterCritical+0x48>
 8003b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b94:	f383 8811 	msr	BASEPRI, r3
 8003b98:	f3bf 8f6f 	isb	sy
 8003b9c:	f3bf 8f4f 	dsb	sy
 8003ba0:	603b      	str	r3, [r7, #0]
 8003ba2:	e7fe      	b.n	8003ba2 <vPortEnterCritical+0x46>
	}
}
 8003ba4:	bf00      	nop
 8003ba6:	370c      	adds	r7, #12
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	2000000c 	.word	0x2000000c
 8003bb4:	e000ed04 	.word	0xe000ed04

08003bb8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003bbe:	4b11      	ldr	r3, [pc, #68]	; (8003c04 <vPortExitCritical+0x4c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d109      	bne.n	8003bda <vPortExitCritical+0x22>
 8003bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bca:	f383 8811 	msr	BASEPRI, r3
 8003bce:	f3bf 8f6f 	isb	sy
 8003bd2:	f3bf 8f4f 	dsb	sy
 8003bd6:	607b      	str	r3, [r7, #4]
 8003bd8:	e7fe      	b.n	8003bd8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003bda:	4b0a      	ldr	r3, [pc, #40]	; (8003c04 <vPortExitCritical+0x4c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	3b01      	subs	r3, #1
 8003be0:	4a08      	ldr	r2, [pc, #32]	; (8003c04 <vPortExitCritical+0x4c>)
 8003be2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003be4:	4b07      	ldr	r3, [pc, #28]	; (8003c04 <vPortExitCritical+0x4c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d104      	bne.n	8003bf6 <vPortExitCritical+0x3e>
 8003bec:	2300      	movs	r3, #0
 8003bee:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003bf6:	bf00      	nop
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	2000000c 	.word	0x2000000c
	...

08003c10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003c10:	f3ef 8009 	mrs	r0, PSP
 8003c14:	f3bf 8f6f 	isb	sy
 8003c18:	4b15      	ldr	r3, [pc, #84]	; (8003c70 <pxCurrentTCBConst>)
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	f01e 0f10 	tst.w	lr, #16
 8003c20:	bf08      	it	eq
 8003c22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2a:	6010      	str	r0, [r2, #0]
 8003c2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003c34:	f380 8811 	msr	BASEPRI, r0
 8003c38:	f3bf 8f4f 	dsb	sy
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f7fe ffde 	bl	8002c00 <vTaskSwitchContext>
 8003c44:	f04f 0000 	mov.w	r0, #0
 8003c48:	f380 8811 	msr	BASEPRI, r0
 8003c4c:	bc09      	pop	{r0, r3}
 8003c4e:	6819      	ldr	r1, [r3, #0]
 8003c50:	6808      	ldr	r0, [r1, #0]
 8003c52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c56:	f01e 0f10 	tst.w	lr, #16
 8003c5a:	bf08      	it	eq
 8003c5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003c60:	f380 8809 	msr	PSP, r0
 8003c64:	f3bf 8f6f 	isb	sy
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	f3af 8000 	nop.w

08003c70 <pxCurrentTCBConst>:
 8003c70:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003c74:	bf00      	nop
 8003c76:	bf00      	nop

08003c78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8003c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c82:	f383 8811 	msr	BASEPRI, r3
 8003c86:	f3bf 8f6f 	isb	sy
 8003c8a:	f3bf 8f4f 	dsb	sy
 8003c8e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003c90:	f7fe fefe 	bl	8002a90 <xTaskIncrementTick>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d003      	beq.n	8003ca2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003c9a:	4b06      	ldr	r3, [pc, #24]	; (8003cb4 <xPortSysTickHandler+0x3c>)
 8003c9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003cac:	bf00      	nop
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	e000ed04 	.word	0xe000ed04

08003cb8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003cbc:	4b0b      	ldr	r3, [pc, #44]	; (8003cec <vPortSetupTimerInterrupt+0x34>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003cc2:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <vPortSetupTimerInterrupt+0x38>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <vPortSetupTimerInterrupt+0x3c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a0a      	ldr	r2, [pc, #40]	; (8003cf8 <vPortSetupTimerInterrupt+0x40>)
 8003cce:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd2:	099b      	lsrs	r3, r3, #6
 8003cd4:	4a09      	ldr	r2, [pc, #36]	; (8003cfc <vPortSetupTimerInterrupt+0x44>)
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003cda:	4b04      	ldr	r3, [pc, #16]	; (8003cec <vPortSetupTimerInterrupt+0x34>)
 8003cdc:	2207      	movs	r2, #7
 8003cde:	601a      	str	r2, [r3, #0]
}
 8003ce0:	bf00      	nop
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	e000e010 	.word	0xe000e010
 8003cf0:	e000e018 	.word	0xe000e018
 8003cf4:	20000000 	.word	0x20000000
 8003cf8:	10624dd3 	.word	0x10624dd3
 8003cfc:	e000e014 	.word	0xe000e014

08003d00 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003d00:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003d10 <vPortEnableVFP+0x10>
 8003d04:	6801      	ldr	r1, [r0, #0]
 8003d06:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003d0a:	6001      	str	r1, [r0, #0]
 8003d0c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003d0e:	bf00      	nop
 8003d10:	e000ed88 	.word	0xe000ed88

08003d14 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003d1a:	f3ef 8305 	mrs	r3, IPSR
 8003d1e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2b0f      	cmp	r3, #15
 8003d24:	d913      	bls.n	8003d4e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003d26:	4a16      	ldr	r2, [pc, #88]	; (8003d80 <vPortValidateInterruptPriority+0x6c>)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003d30:	4b14      	ldr	r3, [pc, #80]	; (8003d84 <vPortValidateInterruptPriority+0x70>)
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	7afa      	ldrb	r2, [r7, #11]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d209      	bcs.n	8003d4e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8003d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	607b      	str	r3, [r7, #4]
 8003d4c:	e7fe      	b.n	8003d4c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003d4e:	4b0e      	ldr	r3, [pc, #56]	; (8003d88 <vPortValidateInterruptPriority+0x74>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003d56:	4b0d      	ldr	r3, [pc, #52]	; (8003d8c <vPortValidateInterruptPriority+0x78>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d909      	bls.n	8003d72 <vPortValidateInterruptPriority+0x5e>
 8003d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d62:	f383 8811 	msr	BASEPRI, r3
 8003d66:	f3bf 8f6f 	isb	sy
 8003d6a:	f3bf 8f4f 	dsb	sy
 8003d6e:	603b      	str	r3, [r7, #0]
 8003d70:	e7fe      	b.n	8003d70 <vPortValidateInterruptPriority+0x5c>
	}
 8003d72:	bf00      	nop
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	e000e3f0 	.word	0xe000e3f0
 8003d84:	20000d14 	.word	0x20000d14
 8003d88:	e000ed0c 	.word	0xe000ed0c
 8003d8c:	20000d18 	.word	0x20000d18

08003d90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b08a      	sub	sp, #40	; 0x28
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003d9c:	f7fe fdbe 	bl	800291c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003da0:	4b57      	ldr	r3, [pc, #348]	; (8003f00 <pvPortMalloc+0x170>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003da8:	f000 f90c 	bl	8003fc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003dac:	4b55      	ldr	r3, [pc, #340]	; (8003f04 <pvPortMalloc+0x174>)
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f040 808c 	bne.w	8003ed2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d01c      	beq.n	8003dfa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8003dc0:	2208      	movs	r2, #8
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4413      	add	r3, r2
 8003dc6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f003 0307 	and.w	r3, r3, #7
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d013      	beq.n	8003dfa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f023 0307 	bic.w	r3, r3, #7
 8003dd8:	3308      	adds	r3, #8
 8003dda:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f003 0307 	and.w	r3, r3, #7
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d009      	beq.n	8003dfa <pvPortMalloc+0x6a>
 8003de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dea:	f383 8811 	msr	BASEPRI, r3
 8003dee:	f3bf 8f6f 	isb	sy
 8003df2:	f3bf 8f4f 	dsb	sy
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	e7fe      	b.n	8003df8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d068      	beq.n	8003ed2 <pvPortMalloc+0x142>
 8003e00:	4b41      	ldr	r3, [pc, #260]	; (8003f08 <pvPortMalloc+0x178>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d863      	bhi.n	8003ed2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003e0a:	4b40      	ldr	r3, [pc, #256]	; (8003f0c <pvPortMalloc+0x17c>)
 8003e0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003e0e:	4b3f      	ldr	r3, [pc, #252]	; (8003f0c <pvPortMalloc+0x17c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e14:	e004      	b.n	8003e20 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d903      	bls.n	8003e32 <pvPortMalloc+0xa2>
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1f1      	bne.n	8003e16 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003e32:	4b33      	ldr	r3, [pc, #204]	; (8003f00 <pvPortMalloc+0x170>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d04a      	beq.n	8003ed2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003e3c:	6a3b      	ldr	r3, [r7, #32]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2208      	movs	r2, #8
 8003e42:	4413      	add	r3, r2
 8003e44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	1ad2      	subs	r2, r2, r3
 8003e56:	2308      	movs	r3, #8
 8003e58:	005b      	lsls	r3, r3, #1
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d91e      	bls.n	8003e9c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4413      	add	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	f003 0307 	and.w	r3, r3, #7
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d009      	beq.n	8003e84 <pvPortMalloc+0xf4>
 8003e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e74:	f383 8811 	msr	BASEPRI, r3
 8003e78:	f3bf 8f6f 	isb	sy
 8003e7c:	f3bf 8f4f 	dsb	sy
 8003e80:	613b      	str	r3, [r7, #16]
 8003e82:	e7fe      	b.n	8003e82 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	1ad2      	subs	r2, r2, r3
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e92:	687a      	ldr	r2, [r7, #4]
 8003e94:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003e96:	69b8      	ldr	r0, [r7, #24]
 8003e98:	f000 f8f6 	bl	8004088 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003e9c:	4b1a      	ldr	r3, [pc, #104]	; (8003f08 <pvPortMalloc+0x178>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	4a18      	ldr	r2, [pc, #96]	; (8003f08 <pvPortMalloc+0x178>)
 8003ea8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003eaa:	4b17      	ldr	r3, [pc, #92]	; (8003f08 <pvPortMalloc+0x178>)
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	4b18      	ldr	r3, [pc, #96]	; (8003f10 <pvPortMalloc+0x180>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d203      	bcs.n	8003ebe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003eb6:	4b14      	ldr	r3, [pc, #80]	; (8003f08 <pvPortMalloc+0x178>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a15      	ldr	r2, [pc, #84]	; (8003f10 <pvPortMalloc+0x180>)
 8003ebc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	4b10      	ldr	r3, [pc, #64]	; (8003f04 <pvPortMalloc+0x174>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ece:	2200      	movs	r2, #0
 8003ed0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003ed2:	f7fe fd31 	bl	8002938 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d009      	beq.n	8003ef4 <pvPortMalloc+0x164>
 8003ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee4:	f383 8811 	msr	BASEPRI, r3
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	f3bf 8f4f 	dsb	sy
 8003ef0:	60fb      	str	r3, [r7, #12]
 8003ef2:	e7fe      	b.n	8003ef2 <pvPortMalloc+0x162>
	return pvReturn;
 8003ef4:	69fb      	ldr	r3, [r7, #28]
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	3728      	adds	r7, #40	; 0x28
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	20004924 	.word	0x20004924
 8003f04:	20004930 	.word	0x20004930
 8003f08:	20004928 	.word	0x20004928
 8003f0c:	2000491c 	.word	0x2000491c
 8003f10:	2000492c 	.word	0x2000492c

08003f14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d046      	beq.n	8003fb4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003f26:	2308      	movs	r3, #8
 8003f28:	425b      	negs	r3, r3
 8003f2a:	697a      	ldr	r2, [r7, #20]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	685a      	ldr	r2, [r3, #4]
 8003f38:	4b20      	ldr	r3, [pc, #128]	; (8003fbc <vPortFree+0xa8>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d109      	bne.n	8003f56 <vPortFree+0x42>
 8003f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f46:	f383 8811 	msr	BASEPRI, r3
 8003f4a:	f3bf 8f6f 	isb	sy
 8003f4e:	f3bf 8f4f 	dsb	sy
 8003f52:	60fb      	str	r3, [r7, #12]
 8003f54:	e7fe      	b.n	8003f54 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d009      	beq.n	8003f72 <vPortFree+0x5e>
 8003f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f62:	f383 8811 	msr	BASEPRI, r3
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	f3bf 8f4f 	dsb	sy
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	e7fe      	b.n	8003f70 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	685a      	ldr	r2, [r3, #4]
 8003f76:	4b11      	ldr	r3, [pc, #68]	; (8003fbc <vPortFree+0xa8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d019      	beq.n	8003fb4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d115      	bne.n	8003fb4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	685a      	ldr	r2, [r3, #4]
 8003f8c:	4b0b      	ldr	r3, [pc, #44]	; (8003fbc <vPortFree+0xa8>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	43db      	mvns	r3, r3
 8003f92:	401a      	ands	r2, r3
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003f98:	f7fe fcc0 	bl	800291c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	685a      	ldr	r2, [r3, #4]
 8003fa0:	4b07      	ldr	r3, [pc, #28]	; (8003fc0 <vPortFree+0xac>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	4a06      	ldr	r2, [pc, #24]	; (8003fc0 <vPortFree+0xac>)
 8003fa8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003faa:	6938      	ldr	r0, [r7, #16]
 8003fac:	f000 f86c 	bl	8004088 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003fb0:	f7fe fcc2 	bl	8002938 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003fb4:	bf00      	nop
 8003fb6:	3718      	adds	r7, #24
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}
 8003fbc:	20004930 	.word	0x20004930
 8003fc0:	20004928 	.word	0x20004928

08003fc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003fca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003fce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003fd0:	4b27      	ldr	r3, [pc, #156]	; (8004070 <prvHeapInit+0xac>)
 8003fd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00c      	beq.n	8003ff8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	3307      	adds	r3, #7
 8003fe2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	f023 0307 	bic.w	r3, r3, #7
 8003fea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	4a1f      	ldr	r2, [pc, #124]	; (8004070 <prvHeapInit+0xac>)
 8003ff4:	4413      	add	r3, r2
 8003ff6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003ffc:	4a1d      	ldr	r2, [pc, #116]	; (8004074 <prvHeapInit+0xb0>)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004002:	4b1c      	ldr	r3, [pc, #112]	; (8004074 <prvHeapInit+0xb0>)
 8004004:	2200      	movs	r2, #0
 8004006:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	4413      	add	r3, r2
 800400e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004010:	2208      	movs	r2, #8
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f023 0307 	bic.w	r3, r3, #7
 800401e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	4a15      	ldr	r2, [pc, #84]	; (8004078 <prvHeapInit+0xb4>)
 8004024:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004026:	4b14      	ldr	r3, [pc, #80]	; (8004078 <prvHeapInit+0xb4>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2200      	movs	r2, #0
 800402c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800402e:	4b12      	ldr	r3, [pc, #72]	; (8004078 <prvHeapInit+0xb4>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	68fa      	ldr	r2, [r7, #12]
 800403e:	1ad2      	subs	r2, r2, r3
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004044:	4b0c      	ldr	r3, [pc, #48]	; (8004078 <prvHeapInit+0xb4>)
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	4a0a      	ldr	r2, [pc, #40]	; (800407c <prvHeapInit+0xb8>)
 8004052:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	4a09      	ldr	r2, [pc, #36]	; (8004080 <prvHeapInit+0xbc>)
 800405a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800405c:	4b09      	ldr	r3, [pc, #36]	; (8004084 <prvHeapInit+0xc0>)
 800405e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004062:	601a      	str	r2, [r3, #0]
}
 8004064:	bf00      	nop
 8004066:	3714      	adds	r7, #20
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	20000d1c 	.word	0x20000d1c
 8004074:	2000491c 	.word	0x2000491c
 8004078:	20004924 	.word	0x20004924
 800407c:	2000492c 	.word	0x2000492c
 8004080:	20004928 	.word	0x20004928
 8004084:	20004930 	.word	0x20004930

08004088 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004088:	b480      	push	{r7}
 800408a:	b085      	sub	sp, #20
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004090:	4b28      	ldr	r3, [pc, #160]	; (8004134 <prvInsertBlockIntoFreeList+0xac>)
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	e002      	b.n	800409c <prvInsertBlockIntoFreeList+0x14>
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	429a      	cmp	r2, r3
 80040a4:	d8f7      	bhi.n	8004096 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	4413      	add	r3, r2
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d108      	bne.n	80040ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	441a      	add	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	441a      	add	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	429a      	cmp	r2, r3
 80040dc:	d118      	bne.n	8004110 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	4b15      	ldr	r3, [pc, #84]	; (8004138 <prvInsertBlockIntoFreeList+0xb0>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d00d      	beq.n	8004106 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	441a      	add	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	e008      	b.n	8004118 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004106:	4b0c      	ldr	r3, [pc, #48]	; (8004138 <prvInsertBlockIntoFreeList+0xb0>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	e003      	b.n	8004118 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	429a      	cmp	r2, r3
 800411e:	d002      	beq.n	8004126 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	687a      	ldr	r2, [r7, #4]
 8004124:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004126:	bf00      	nop
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	2000491c 	.word	0x2000491c
 8004138:	20004924 	.word	0x20004924

0800413c <__libc_init_array>:
 800413c:	b570      	push	{r4, r5, r6, lr}
 800413e:	4e0d      	ldr	r6, [pc, #52]	; (8004174 <__libc_init_array+0x38>)
 8004140:	4c0d      	ldr	r4, [pc, #52]	; (8004178 <__libc_init_array+0x3c>)
 8004142:	1ba4      	subs	r4, r4, r6
 8004144:	10a4      	asrs	r4, r4, #2
 8004146:	2500      	movs	r5, #0
 8004148:	42a5      	cmp	r5, r4
 800414a:	d109      	bne.n	8004160 <__libc_init_array+0x24>
 800414c:	4e0b      	ldr	r6, [pc, #44]	; (800417c <__libc_init_array+0x40>)
 800414e:	4c0c      	ldr	r4, [pc, #48]	; (8004180 <__libc_init_array+0x44>)
 8004150:	f000 f82c 	bl	80041ac <_init>
 8004154:	1ba4      	subs	r4, r4, r6
 8004156:	10a4      	asrs	r4, r4, #2
 8004158:	2500      	movs	r5, #0
 800415a:	42a5      	cmp	r5, r4
 800415c:	d105      	bne.n	800416a <__libc_init_array+0x2e>
 800415e:	bd70      	pop	{r4, r5, r6, pc}
 8004160:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004164:	4798      	blx	r3
 8004166:	3501      	adds	r5, #1
 8004168:	e7ee      	b.n	8004148 <__libc_init_array+0xc>
 800416a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800416e:	4798      	blx	r3
 8004170:	3501      	adds	r5, #1
 8004172:	e7f2      	b.n	800415a <__libc_init_array+0x1e>
 8004174:	08004224 	.word	0x08004224
 8004178:	08004224 	.word	0x08004224
 800417c:	08004224 	.word	0x08004224
 8004180:	08004228 	.word	0x08004228

08004184 <memcpy>:
 8004184:	b510      	push	{r4, lr}
 8004186:	1e43      	subs	r3, r0, #1
 8004188:	440a      	add	r2, r1
 800418a:	4291      	cmp	r1, r2
 800418c:	d100      	bne.n	8004190 <memcpy+0xc>
 800418e:	bd10      	pop	{r4, pc}
 8004190:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004194:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004198:	e7f7      	b.n	800418a <memcpy+0x6>

0800419a <memset>:
 800419a:	4402      	add	r2, r0
 800419c:	4603      	mov	r3, r0
 800419e:	4293      	cmp	r3, r2
 80041a0:	d100      	bne.n	80041a4 <memset+0xa>
 80041a2:	4770      	bx	lr
 80041a4:	f803 1b01 	strb.w	r1, [r3], #1
 80041a8:	e7f9      	b.n	800419e <memset+0x4>
	...

080041ac <_init>:
 80041ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ae:	bf00      	nop
 80041b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041b2:	bc08      	pop	{r3}
 80041b4:	469e      	mov	lr, r3
 80041b6:	4770      	bx	lr

080041b8 <_fini>:
 80041b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ba:	bf00      	nop
 80041bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041be:	bc08      	pop	{r3}
 80041c0:	469e      	mov	lr, r3
 80041c2:	4770      	bx	lr
