Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_033.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3342541 heartbeat IPC: 2.99174 cumulative IPC: 2.99174 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6683445 heartbeat IPC: 2.9932 cumulative IPC: 2.99247 (Simulation time: 0 hr 7 min 14 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10014944 heartbeat IPC: 3.00165 cumulative IPC: 2.99552 (Simulation time: 0 hr 10 min 11 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13355864 heartbeat IPC: 2.99319 cumulative IPC: 2.99494 (Simulation time: 0 hr 13 min 34 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16696129 heartbeat IPC: 2.99377 cumulative IPC: 2.99471 (Simulation time: 0 hr 16 min 14 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16696130 (Simulation time: 0 hr 16 min 14 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23292159 heartbeat IPC: 1.51606 cumulative IPC: 1.51606 (Simulation time: 0 hr 18 min 50 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 29854288 heartbeat IPC: 1.5239 cumulative IPC: 1.51997 (Simulation time: 0 hr 21 min 26 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37205569 heartbeat IPC: 1.36031 cumulative IPC: 1.46274 (Simulation time: 0 hr 24 min 6 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 43802987 heartbeat IPC: 1.51574 cumulative IPC: 1.47564 (Simulation time: 0 hr 25 min 53 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50362050 heartbeat IPC: 1.52461 cumulative IPC: 1.48518 (Simulation time: 0 hr 26 min 48 sec) 
Finished CPU 0 instructions: 50000003 cycles: 33665921 cumulative IPC: 1.48518 (Simulation time: 0 hr 26 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.48518 instructions: 50000003 cycles: 33665921
L1D TOTAL     ACCESS:   18221620  HIT:   16739318  MISS:    1482302
L1D LOAD      ACCESS:    6137768  HIT:    5454057  MISS:     683711
L1D RFO       ACCESS:    6161420  HIT:    6012159  MISS:     149261
L1D PREFETCH  ACCESS:    5922432  HIT:    5273102  MISS:     649330
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6179438  ISSUED:    6059176  USEFUL:     141068  USELESS:     508268
L1D AVERAGE MISS LATENCY: 24.1429 cycles
L1I TOTAL     ACCESS:   19347189  HIT:   15306165  MISS:    4041024
L1I LOAD      ACCESS:    9686715  HIT:    9636266  MISS:      50449
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9660474  HIT:    5669899  MISS:    3990575
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10256071  ISSUED:   10142272  USEFUL:    3327250  USELESS:     663285
L1I AVERAGE MISS LATENCY: 15.6736 cycles
L2C TOTAL     ACCESS:    7653495  HIT:    7294985  MISS:     358510
L2C LOAD      ACCESS:     720685  HIT:     595352  MISS:     125333
L2C RFO       ACCESS:     147876  HIT:     122369  MISS:      25507
L2C PREFETCH  ACCESS:    6418447  HIT:    6215725  MISS:     202722
L2C WRITEBACK ACCESS:     366487  HIT:     361539  MISS:       4948
L2C PREFETCH  REQUESTED:    6122797  ISSUED:    6094722  USEFUL:       8713  USELESS:     193704
L2C AVERAGE MISS LATENCY: 47.9094 cycles
LLC TOTAL     ACCESS:    2386105  HIT:    2318895  MISS:      67210
LLC LOAD      ACCESS:     125314  HIT:     110897  MISS:      14417
LLC RFO       ACCESS:      25505  HIT:      22653  MISS:       2852
LLC PREFETCH  ACCESS:    2121225  HIT:    2071717  MISS:      49508
LLC WRITEBACK ACCESS:     114061  HIT:     113628  MISS:        433
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       7548  USELESS:      40977
LLC AVERAGE MISS LATENCY: 175.351 cycles
Major fault: 0 Minor fault: 2486
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      10312  ROW_BUFFER_MISS:      56457
 DBUS_CONGESTED:      27916
 WQ ROW_BUFFER_HIT:       4046  ROW_BUFFER_MISS:      17953  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.9029% MPKI: 0.19006 Average ROB Occupancy at Mispredict: 256.008

Branch types
NOT_BRANCH: 40217142 80.4343%
BRANCH_DIRECT_JUMP: 774600 1.5492%
BRANCH_INDIRECT: 108806 0.217612%
BRANCH_CONDITIONAL: 6379334 12.7587%
BRANCH_DIRECT_CALL: 1048810 2.09762%
BRANCH_INDIRECT_CALL: 211109 0.422218%
BRANCH_RETURN: 1259926 2.51985%
BRANCH_OTHER: 0 0%

