m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/AhmedAttia_Sec1_BN4_AbdAllahZaher_Sec2_BN3
vFC
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1622418271
!i10b 1
!s100 0Xa4]m`k517PX?W:3i4`K2
I@Zm^Pa^GBGVkk;<RRWl8A2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 FC_sv_unit
S1
Z3 d/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer
w1622418073
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.sv
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1622418271.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
n@f@c
vFC_LAYER
R0
R1
!i10b 1
!s100 4Q;jbR`mj=Q^aWJ0CANkH0
I_K3BeJmmc@0Ve]g6n]>RS1
R2
!s105 FC1_sv_unit
S1
R3
w1622150464
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC1.sv
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC1.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC1.sv|
!i113 1
R6
R7
n@f@c_@l@a@y@e@r
vFC_LAYER2
R0
R1
!i10b 1
!s100 cm6obHbY9nBUWm_H5=6>00
IYR@H_M05m:S_fa=6f<]zQ2
R2
!s105 FC2_sv_unit
S1
R3
w1622150493
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC2.sv
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC2.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/FC2.sv|
!i113 1
R6
R7
n@f@c_@l@a@y@e@r2
vmax
R0
!s110 1623353661
!i10b 1
!s100 >QGN4n3c]cEbV4EiDfWeK3
I>KHX[ID042YekN[T[=B=k3
R2
Z8 !s105 Max_sv_unit
S1
R3
w1623353657
Z9 8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/Max.sv
Z10 F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/Max.sv
L0 1
R4
r1
!s85 0
31
!s108 1623353661.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/Max.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/Max.sv|
!i113 1
R6
R7
vmaxCalc
R0
!s110 1623353636
!i10b 1
!s100 0WVMmSFQ4^`ETS=CUIOO<0
I5zO=D6?N@AA6b1XK`YChb2
R2
R8
S1
R3
w1623352709
R9
R10
L0 1
R4
r1
!s85 0
31
!s108 1623353636.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/Max.sv|
R11
!i113 1
R6
R7
nmax@calc
vtest_bench
R1
!i10b 1
!s100 ShmF_HafZ;KUJ?5nYjWnW2
Iz;l5NEgYbc7VDm`2Do>4N1
R2
R3
w1622151012
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v
L0 1
R4
r1
!s85 0
31
R5
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v|
!i113 1
o-work work
R7
