// Seed: 3505343449
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4
);
  assign {1, id_0} = id_4;
endmodule
