Analysis & Synthesis report for MainController
Tue Jul 03 15:02:00 2012
Quartus II Version 7.2 Build 151 09/26/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0
 14. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0
 15. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0
 16. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0
 17. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0
 18. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0
 21. lpm_mult Parameter Settings by Entity Instance
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 03 15:02:00 2012   ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Web Edition ;
; Revision Name                      ; MainController                          ;
; Top-level Entity Name              ; MainController                          ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 1,019                                   ;
;     Total combinational functions  ; 1,019                                   ;
;     Dedicated logic registers      ; 332                                     ;
; Total registers                    ; 332                                     ;
; Total pins                         ; 179                                     ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 8                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                          ; MainController     ; MainController     ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+
; ../packages/filter_masks.vhd     ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/packages/filter_masks.vhd ;
; ../packages/matrix_types.vhd     ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/packages/matrix_types.vhd ;
; ../packages/mem_size.vhd         ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/packages/mem_size.vhd     ;
; ../vhdl/ConvolutionHV.vhd        ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionHV.vhd    ;
; ../vhdl/ConvolutionN.vhd         ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/ConvolutionN.vhd     ;
; ../vhdl/MAC_signed.vhd           ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MAC_signed.vhd       ;
; ../vhdl/MainController.vhd       ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MainController.vhd   ;
; ../vhdl/MemImgROM.vhd            ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/MemImgROM.vhd        ;
; ../vhdl/Saturator.vhd            ; yes             ; User VHDL File               ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/vhdl/Saturator.vhd        ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf                                       ;
; aglobal72.inc                    ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/aglobal72.inc                                      ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.inc                                    ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/multcore.inc                                       ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/bypassff.inc                                       ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/72/quartus/libraries/megafunctions/altshift.inc                                       ;
; db/mult_vk01.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/Faculdade/IC_VHDL/Developments/Prewitt_Filter_VHDL/PrewittVHDL_1.0/quartus/db/mult_vk01.tdf  ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,019 ;
;                                             ;       ;
; Total combinational functions               ; 1019  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 259   ;
;     -- 3 input functions                    ; 504   ;
;     -- <=2 input functions                  ; 256   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 839   ;
;     -- arithmetic mode                      ; 180   ;
;                                             ;       ;
; Total registers                             ; 332   ;
;     -- Dedicated logic registers            ; 332   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 179   ;
; Embedded Multiplier 9-bit elements          ; 8     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 332   ;
; Total fan-out                               ; 4139  ;
; Average fan-out                             ; 2.68  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                               ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MainController                                ; 1019 (139)        ; 332 (10)     ; 0           ; 8            ; 8       ; 0         ; 179  ; 0            ; |MainController                                                                                                                   ; work         ;
;    |ConvolutionN:convN|                        ; 739 (0)           ; 205 (0)      ; 0           ; 8            ; 8       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN                                                                                                ; work         ;
;       |ConvolutionHV:\gen_lin:1:gen_col:1:con| ; 191 (95)          ; 52 (12)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con                                                         ; work         ;
;          |MAC_signed:macH|                     ; 43 (43)           ; 16 (16)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |MAC_signed:macV|                     ; 43 (43)           ; 24 (24)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |Saturator:sat|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|Saturator:sat                                           ; work         ;
;       |ConvolutionHV:\gen_lin:1:gen_col:2:con| ; 183 (87)          ; 48 (8)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con                                                         ; work         ;
;          |MAC_signed:macH|                     ; 43 (43)           ; 16 (16)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |MAC_signed:macV|                     ; 43 (43)           ; 24 (24)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |Saturator:sat|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|Saturator:sat                                           ; work         ;
;       |ConvolutionHV:\gen_lin:2:gen_col:1:con| ; 178 (82)          ; 48 (8)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con                                                         ; work         ;
;          |MAC_signed:macH|                     ; 43 (43)           ; 16 (16)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |MAC_signed:macV|                     ; 43 (43)           ; 24 (24)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |Saturator:sat|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Saturator:sat                                           ; work         ;
;       |ConvolutionHV:\gen_lin:2:gen_col:2:con| ; 187 (91)          ; 57 (12)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con                                                         ; work         ;
;          |MAC_signed:macH|                     ; 43 (43)           ; 18 (18)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |MAC_signed:macV|                     ; 43 (43)           ; 27 (27)      ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV                                         ; work         ;
;             |lpm_mult:Mult0|                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0                          ; work         ;
;                |mult_vk01:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0|mult_vk01:auto_generated ; work         ;
;          |Saturator:sat|                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|Saturator:sat                                           ; work         ;
;    |MemImgROM:imgROM|                          ; 141 (141)         ; 117 (117)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MainController|MemImgROM:imgROM                                                                                                  ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 8           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 8           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; sc_img_in[3][3][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][3][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][3][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][3][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][3][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][3][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][3][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][3][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][2][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][1][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[3][0][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][3][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][2][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][1][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[2][0][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][3][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][2][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][1][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][3]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][4]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][5]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][6]                                   ; Equal2              ; yes                    ;
; sc_img_in[1][0][7]                                   ; Equal2              ; yes                    ;
; sc_img_in[0][3][0]                                   ; Equal2              ; yes                    ;
; sc_img_in[0][3][1]                                   ; Equal2              ; yes                    ;
; sc_img_in[0][3][2]                                   ; Equal2              ; yes                    ;
; sc_img_in[0][3][3]                                   ; Equal2              ; yes                    ;
; Number of user-specified and inferred latches = 228  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                    ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal                                                                              ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; sig_count_j[0..1]                                                                   ; Stuck at GND due to stuck port data_in                                                          ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bV[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[0]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[0]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[1]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[2]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[3]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[3]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[4]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[4]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[5]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[5]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[6]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[6]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[7]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[7]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|sload_reg ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|sload_reg ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|sload_reg ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|sload_reg ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|sload_reg ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|sload_reg ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|sload_reg ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[0]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[0]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[1]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[2]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[3]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[3]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[4]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[4]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[5]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[5]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[6]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[6]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[7]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[7]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bV[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[0]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[0]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[1]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[2]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[3]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[3]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[4]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[4]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[5]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[5]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[6]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[6]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[7]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[7]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[0]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[0]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[1]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[2]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[3]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[3]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[4]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[4]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[5]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[5]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[6]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[6]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[7]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[7]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bV[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[0]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[0]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[1]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[2]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[3]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[3]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[4]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[4]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[5]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[5]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[6]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[6]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[7]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[7]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[0]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[0]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[1]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[2]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[3]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[3]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[4]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[4]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[5]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[5]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[6]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[6]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[7]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[7]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bV[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[0]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[0]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[1]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[2]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[3]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[3]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[4]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[4]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[5]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[5]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[6]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[6]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[7]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[7]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bH[2]                 ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bH[1]                 ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[0]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[0]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[1]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[2]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[3]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[3]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[4]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[4]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[5]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[5]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[6]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[6]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[7]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[7]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|b_reg[2]  ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|b_reg[1]  ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[0]                 ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bV[0..1]              ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[1]                 ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[0]                 ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bV[0..1]              ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[1]                 ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[0]                 ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bV[0..1]              ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[1]                 ; Lost fanout                                                                                     ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|reg_counter[0]            ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[0]            ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|reg_counter[0]            ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[0]            ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|reg_counter[0]            ; Merged with ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[0]            ;
; Total Number of Removed Registers = 137                                             ;                                                                                                 ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 332   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; sig_count[2]                                                             ; 6       ;
; sig_count[3]                                                             ; 5       ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[3] ; 27      ;
; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[2] ; 22      ;
; Total number of inverted registers = 4                                   ;         ;
+--------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MainController|MemImgROM:imgROM|q[0][2][2]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MainController|MemImgROM:imgROM|q[1][2][5]                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |MainController|MemImgROM:imgROM|q[3][1][2]                                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |MainController|MemImgROM:imgROM|q[2][0][1]                                                  ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[5]          ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[4]          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[2]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|Saturator:sat|o[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|Saturator:sat|o[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|Saturator:sat|o[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MainController|ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|Saturator:sat|o[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                        ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                              ;
; LPM_WIDTHA                                     ; 9          ; Untyped                                                                     ;
; LPM_WIDTHB                                     ; 2          ; Untyped                                                                     ;
; LPM_WIDTHP                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHR                                     ; 11         ; Untyped                                                                     ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                     ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                     ;
; LATENCY                                        ; 0          ; Untyped                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                     ;
; USE_EAB                                        ; OFF        ; Untyped                                                                     ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                     ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                     ;
; CBXI_PARAMETER                                 ; mult_vk01  ; Untyped                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                     ;
+------------------------------------------------+------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances            ; 8                                                                                        ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                                                                        ;
;     -- LPM_WIDTHB                     ; 2                                                                                        ;
;     -- LPM_WIDTHP                     ; 11                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition
    Info: Processing started: Tue Jul 03 15:01:07 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c MainController
Info: Found 1 design units, including 0 entities, in source file ../packages/filter_masks.vhd
    Info: Found design unit 1: filter_masks
Info: Found 1 design units, including 0 entities, in source file ../packages/matrix_types.vhd
    Info: Found design unit 1: matrix_types
Info: Found 1 design units, including 0 entities, in source file ../packages/mem_size.vhd
    Info: Found design unit 1: mem_size
Info: Found 2 design units, including 1 entities, in source file ../vhdl/ConvolutionHV.vhd
    Info: Found design unit 1: ConvolutionHV-rtl
    Info: Found entity 1: ConvolutionHV
Info: Found 2 design units, including 1 entities, in source file ../vhdl/ConvolutionN.vhd
    Info: Found design unit 1: ConvolutionN-rtl
    Info: Found entity 1: ConvolutionN
Info: Found 2 design units, including 1 entities, in source file ../vhdl/MAC_signed.vhd
    Info: Found design unit 1: MAC_signed-rtl
    Info: Found entity 1: MAC_signed
Info: Found 2 design units, including 1 entities, in source file ../vhdl/MainController.vhd
    Info: Found design unit 1: MainController-rtl
    Info: Found entity 1: MainController
Info: Found 2 design units, including 1 entities, in source file ../vhdl/MemImgROM.vhd
    Info: Found design unit 1: MemImgROM-rtl
    Info: Found entity 1: MemImgROM
Info: Found 2 design units, including 1 entities, in source file ../vhdl/Saturator.vhd
    Info: Found design unit 1: Saturator-sature
    Info: Found entity 1: Saturator
Info: Found 2 design units, including 1 entities, in source file ../vhdl/SelectAC.vhd
    Info: Found design unit 1: SelectAC-conv
    Info: Found entity 1: SelectAC
Info: Elaborating entity "MainController" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at MainController.vhd(120): signal "sig_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MainController.vhd(120): signal "sig_count_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MainController.vhd(121): signal "sig_count_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MainController.vhd(123): signal "sig_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MainController.vhd(124): signal "si_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at MainController.vhd(118): inferring latch(es) for signal or variable "si_addr_i", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at MainController.vhd(118): inferring latch(es) for signal or variable "si_addr_j", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at MainController.vhd(118): inferring latch(es) for signal or variable "sc_img_in", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sc_img_in[3][3][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][3][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][3][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][3][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][3][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][3][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][3][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][3][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][2][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][1][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[3][0][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][3][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][2][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][1][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[2][0][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][3][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][2][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][1][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[1][0][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][3][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][2][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][1][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][0]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][1]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][2]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][3]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][4]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][5]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][6]" at MainController.vhd(118)
Info (10041): Inferred latch for "sc_img_in[0][0][7]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_j[0]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_j[1]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_j[2]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_j[3]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_j[4]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_i[0]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_i[1]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_i[2]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_i[3]" at MainController.vhd(118)
Info (10041): Inferred latch for "si_addr_i[4]" at MainController.vhd(118)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "m" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "si_q" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sc_img_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sc_img_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "m" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "o" into its bus
Info: Elaborating entity "MemImgROM" for hierarchy "MemImgROM:imgROM"
Warning (10540): VHDL Signal Declaration warning at MemImgROM.vhd(292): used explicit default value for signal "rom" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(299): signal "rom" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(299): signal "addr_i" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at MemImgROM.vhd(299): signal "addr_j" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "q" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "t" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "q" into its bus
Info: Elaborating entity "ConvolutionN" for hierarchy "ConvolutionN:convN"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sig_img_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "img_out" into its bus
Info: Elaborating entity "ConvolutionHV" for hierarchy "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con"
Info (10041): Inferred latch for "pixel_out[0]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[1]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[2]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[3]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[4]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[5]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[6]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "pixel_out[7]" at ConvolutionHV.vhd(188)
Info (10041): Inferred latch for "sig_s[0]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[1]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[2]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[3]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[4]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[5]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[6]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[7]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[8]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[9]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[10]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[11]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[12]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[13]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[14]" at ConvolutionHV.vhd(186)
Info (10041): Inferred latch for "sig_s[15]" at ConvolutionHV.vhd(186)
Info: Elaborating entity "MAC_signed" for hierarchy "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH"
Info: Elaborating entity "Saturator" for hierarchy "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|Saturator:sat"
Warning (14130): Reduced register "sig_count_j[0]" with stuck data_in port to stuck value GND
Warning (14130): Reduced register "sig_count_j[1]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bV[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aH[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_aV[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|sload_reg" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|sload_reg" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|sload_reg" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|sload_reg" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|sload_reg" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|sload_reg" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|sload_reg" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|sload_reg"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|a_reg[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|a_reg[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bV[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aH[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_aV[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|a_reg[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|a_reg[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bV[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aH[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_aV[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|a_reg[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|a_reg[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bV[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aH[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_aV[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bH[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|sig_bH[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[4]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[4]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[5]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[5]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[6]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[6]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|a_reg[7]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|a_reg[7]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|b_reg[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|b_reg[1]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|reg_counter[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|reg_counter[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|reg_counter[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|reg_counter[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|reg_counter[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|reg_counter[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|reg_counter[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|reg_counter[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|reg_counter[2]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[2]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|reg_counter[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|reg_counter[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|reg_counter[3]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|reg_counter[3]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|b_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|b_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|b_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|b_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|b_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|b_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|b_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|b_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|b_reg[0]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[0]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|b_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|b_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[1]"
    Info: Duplicate register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|b_reg[1]" merged to single register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|b_reg[1]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "MemImgROM:imgROM|q[3][0][6]" merged to single register "MemImgROM:imgROM|q[3][0][5]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][3][6]" merged to single register "MemImgROM:imgROM|q[2][3][6]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][3][7]" merged to single register "MemImgROM:imgROM|q[2][3][7]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][2][6]" merged to single register "MemImgROM:imgROM|q[2][2][6]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][2][7]" merged to single register "MemImgROM:imgROM|q[2][2][7]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][1][7]" merged to single register "MemImgROM:imgROM|q[2][1][7]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][0][6]" merged to single register "MemImgROM:imgROM|q[2][0][5]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][0][5]" merged to single register "MemImgROM:imgROM|q[2][0][5]"
    Info: Duplicate register "MemImgROM:imgROM|q[2][0][6]" merged to single register "MemImgROM:imgROM|q[2][0][5]"
    Info: Duplicate register "MemImgROM:imgROM|q[1][0][7]" merged to single register "MemImgROM:imgROM|q[2][0][7]"
    Info: Duplicate register "MemImgROM:imgROM|q[0][0][6]" merged to single register "MemImgROM:imgROM|q[0][0][5]"
Warning (14130): Reduced register "sig_count_j[4]" with stuck data_in port to stuck value GND
Info: Inferred 8 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macH|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macV|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|MAC_signed:macH|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macV|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|MAC_signed:macH|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macV|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:1:con|MAC_signed:macH|Mult0"
Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|MAC_signed:macV|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_vk01.tdf
    Info: Found entity 1: mult_vk01
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "sc_img_in[3][0][6]" merged with LATCH primitive "sc_img_in[3][0][5]"
    Info: Duplicate LATCH primitive "sc_img_in[1][3][6]" merged with LATCH primitive "sc_img_in[2][3][6]"
    Info: Duplicate LATCH primitive "sc_img_in[1][3][7]" merged with LATCH primitive "sc_img_in[2][3][7]"
    Info: Duplicate LATCH primitive "sc_img_in[1][2][6]" merged with LATCH primitive "sc_img_in[2][2][6]"
    Info: Duplicate LATCH primitive "sc_img_in[1][2][7]" merged with LATCH primitive "sc_img_in[2][2][7]"
    Info: Duplicate LATCH primitive "sc_img_in[1][1][7]" merged with LATCH primitive "sc_img_in[2][1][7]"
    Info: Duplicate LATCH primitive "sc_img_in[2][0][6]" merged with LATCH primitive "sc_img_in[2][0][5]"
    Info: Duplicate LATCH primitive "sc_img_in[1][0][5]" merged with LATCH primitive "sc_img_in[2][0][5]"
    Info: Duplicate LATCH primitive "sc_img_in[1][0][6]" merged with LATCH primitive "sc_img_in[2][0][5]"
    Info: Duplicate LATCH primitive "sc_img_in[1][0][7]" merged with LATCH primitive "sc_img_in[2][0][7]"
    Info: Duplicate LATCH primitive "sc_img_in[0][0][6]" merged with LATCH primitive "sc_img_in[0][0][5]"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "count_i[0]" stuck at GND
    Warning (13410): Pin "count_i[1]" stuck at GND
    Warning (13410): Pin "count_j[0]" stuck at GND
    Warning (13410): Pin "count_j[1]" stuck at GND
    Warning (13410): Pin "count_j[4]" stuck at GND
Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bV[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bV[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:2:con|sig_bH[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bV[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bV[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:2:gen_col:1:con|sig_bH[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bV[0]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bV[1]" lost all its fanouts during netlist optimizations.
    Info: Register "ConvolutionN:convN|ConvolutionHV:\gen_lin:1:gen_col:2:con|sig_bH[1]" lost all its fanouts during netlist optimizations.
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sload"
    Warning (15610): No output dependent on input pin "enable"
Info: Implemented 1272 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 175 output pins
    Info: Implemented 1085 logic cells
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Allocated 244 megabytes of memory during processing
    Info: Processing ended: Tue Jul 03 15:02:00 2012
    Info: Elapsed time: 00:00:53


