$date
	Tue Dec  1 22:38:55 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Cero_Lab $end
$var wire 16 ! Respuesta[15:0] $end
$var reg 3 " Reloj[2:0] $end
$scope module Cero $end
$var wire 16 # Salida[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#1
b1 "
#2
b10 "
#3
b11 "
#4
b100 "
#5
b101 "
#6
b110 "
#7
b111 "
#8
b0 "
