# 2-4-decoder_Cadence
This project was done as a part of Digital VLSI Design course.
Implementation of 2:4 decoder using transmission gates.
