{C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/datapath.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/datapath.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity datapath
-- Compiling architecture Structure of datapath

} {} {}} {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/proc.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/proc.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ProcesadorBase
-- Compiling architecture Structure of ProcesadorBase

} {} {}} {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/control_l.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/control_l.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity control_l
-- Compiling architecture Structure of control_l

} {} {}} {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/memory.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/memory.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package std_logic_textio
-- Compiling entity memory
-- Compiling architecture comportament of memory

} {} {}} {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/unidad_control.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/unidad_control.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity unidad_control
-- Compiling architecture Structure of unidad_control

} {} {}} {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/regfile.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/regfile.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity regfile
-- Compiling architecture Structure of regfile

} {} {}} {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/alu.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/ficheros_etapa1/alu.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity alu
-- Compiling architecture Structure of alu

} {} {}} {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/test_sisa.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/pec01/Documents/PEC-FIB-master/Procesador Base/test_sisa.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity test_sisa
-- Compiling architecture comportament of test_sisa

} {} {}}
