{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746517079321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746517079322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 01:37:59 2025 " "Processing started: Tue May  6 01:37:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746517079322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746517079322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746517079322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746517079707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746517079707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 9 8 " "Found 9 design units, including 8 entities, in source file vga.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardConstants (SystemVerilog) " "Found design unit 1: BoardConstants (SystemVerilog)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "4 board_init " "Found entity 4: board_init" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "5 grid_calculator " "Found entity 5: grid_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "6 player_labels_calculator " "Found entity 6: player_labels_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "7 pixel_drawer " "Found entity 7: pixel_drawer" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""} { "Info" "ISGN_ENTITY_NAME" "8 board_drawer " "Found entity 8: board_drawer" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746517085429 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p1_label_area vga.sv(278) " "Verilog HDL Implicit Net warning at vga.sv(278): created implicit net for \"in_p1_label_area\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085429 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p2_label_area vga.sv(282) " "Verilog HDL Implicit Net warning at vga.sv(282): created implicit net for \"in_p2_label_area\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085429 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746517085469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "vga.sv" "clk_div" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(79) " "Verilog HDL assignment warning at vga.sv(79): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085483 "|vga|clock_divider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(83) " "Verilog HDL assignment warning at vga.sv(83): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085483 "|vga|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl\"" {  } { { "vga.sv" "vga_ctrl" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_drawer board_drawer:brd_drwr " "Elaborating entity \"board_drawer\" for hierarchy \"board_drawer:brd_drwr\"" {  } { { "vga.sv" "brd_drwr" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085494 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746517085496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_init board_drawer:brd_drwr\|board_init:board_initializer " "Elaborating entity \"board_init\" for hierarchy \"board_drawer:brd_drwr\|board_init:board_initializer\"" {  } { { "vga.sv" "board_initializer" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085500 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746517085502 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746517085502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_calculator board_drawer:brd_drwr\|grid_calculator:grid " "Elaborating entity \"grid_calculator\" for hierarchy \"board_drawer:brd_drwr\|grid_calculator:grid\"" {  } { { "vga.sv" "grid" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(220) " "Verilog HDL assignment warning at vga.sv(220): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085507 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(221) " "Verilog HDL assignment warning at vga.sv(221): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085507 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(222) " "Verilog HDL assignment warning at vga.sv(222): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085508 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(223) " "Verilog HDL assignment warning at vga.sv(223): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085508 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(243) " "Verilog HDL assignment warning at vga.sv(243): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085508 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(244) " "Verilog HDL assignment warning at vga.sv(244): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085508 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_labels_calculator board_drawer:brd_drwr\|player_labels_calculator:labels " "Elaborating entity \"player_labels_calculator\" for hierarchy \"board_drawer:brd_drwr\|player_labels_calculator:labels\"" {  } { { "vga.sv" "labels" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(287) " "Verilog HDL assignment warning at vga.sv(287): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085517 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(288) " "Verilog HDL assignment warning at vga.sv(288): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085517 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(289) " "Verilog HDL assignment warning at vga.sv(289): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085517 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(290) " "Verilog HDL assignment warning at vga.sv(290): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746517085517 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer board_drawer:brd_drwr\|pixel_drawer:drawer " "Elaborating entity \"pixel_drawer\" for hierarchy \"board_drawer:brd_drwr\|pixel_drawer:drawer\"" {  } { { "vga.sv" "drawer" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085525 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746517085528 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746517085528 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board_drawer:brd_drwr\|grid_calculator:grid\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board_drawer:brd_drwr\|grid_calculator:grid\|Div1\"" {  } { { "vga.sv" "Div1" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 221 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746517085917 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board_drawer:brd_drwr\|grid_calculator:grid\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board_drawer:brd_drwr\|grid_calculator:grid\|Div0\"" {  } { { "vga.sv" "Div0" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 220 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746517085917 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746517085917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 221 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517085954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1 " "Instantiated megafunction \"board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746517085954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746517085954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746517085954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746517085954 ""}  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 221 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746517085954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517085999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746517085999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517086011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746517086011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746517086051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746517086051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746517086516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746517087032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746517087032 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746517087132 "|vga|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746517087132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "612 " "Implemented 612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746517087134 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746517087134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "577 " "Implemented 577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746517087134 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746517087134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746517087134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746517087150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 01:38:07 2025 " "Processing ended: Tue May  6 01:38:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746517087150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746517087150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746517087150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746517087150 ""}
