$date
	Tue Aug 29 11:59:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module A2_My $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 4 ' ans3 [3:0] $end
$var wire 4 ( ans2 [3:0] $end
$var wire 4 ) ans1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#100
b1 )
b1 (
b1 "
b1 &
b1 '
b11 !
b11 %
#102
b111 )
b1111 (
b111 '
b1110 !
b1110 %
#104
