$date
	Wed Nov 26 18:14:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux8x1_tb $end
$var wire 1 ! out_tb $end
$var parameter 32 " DELAY $end
$var reg 8 # data_in_tb [7:0] $end
$var reg 3 $ sel_tb [2:0] $end
$var integer 32 % i [31:0] $end
$scope module UUT $end
$var wire 8 & D [7:0] $end
$var wire 3 ' S [2:0] $end
$var wire 1 ( out_y2 $end
$var wire 1 ) out_y1 $end
$var wire 1 ! Y $end
$scope module mux1 $end
$var wire 1 * D0 $end
$var wire 1 + D1 $end
$var wire 1 , D2 $end
$var wire 1 - D3 $end
$var wire 2 . S [1:0] $end
$var reg 1 ) Y $end
$upscope $end
$scope module mux2 $end
$var wire 1 / D0 $end
$var wire 1 0 D1 $end
$var wire 1 1 D2 $end
$var wire 1 2 D3 $end
$var wire 2 3 S [1:0] $end
$var reg 1 ( Y $end
$upscope $end
$scope module mux3 $end
$var wire 1 ) D0 $end
$var wire 1 ( D1 $end
$var wire 1 4 S $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
04
b0 3
02
01
00
0/
b0 .
0-
0,
0+
0*
0)
0(
b0 '
b0 &
bx %
b0 $
b0 #
0!
$end
#1000
1!
1)
1*
b1 #
b1 &
b0 %
#11000
0*
1+
b1 .
b1 3
b10 #
b10 &
b1 $
b1 '
b1 %
#21000
0+
1,
b10 .
b10 3
b100 #
b100 &
b10 $
b10 '
b10 %
#31000
0,
1-
b11 .
b11 3
b1000 #
b1000 &
b11 $
b11 '
b11 %
#41000
0)
1(
1!
0-
1/
b0 .
b0 3
14
b10000 #
b10000 &
b100 $
b100 '
b100 %
#51000
0/
10
b1 .
b1 3
b100000 #
b100000 &
b101 $
b101 '
b101 %
#61000
00
11
b10 .
b10 3
b1000000 #
b1000000 &
b110 $
b110 '
b110 %
#71000
01
12
b11 .
b11 3
b10000000 #
b10000000 &
b111 $
b111 '
b111 %
#81000
b1000 %
