$date
	Thu Oct 13 10:57:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2a_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module q2a $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! F $end
$scope module s0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1#
#40
1!
1$
0#
1"
#60
