$date
	Sun Oct 23 04:31:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#878949
b10110 !
1"
#878950
b10110 &
b10110 %
1$
#878951
0"
#878954
b1011 &
b1011 %
#878958
b100010 &
b100010 %
#878962
b10001 &
b10001 %
#878966
b110100 &
b110100 %
#878970
b11010 &
b11010 %
#878974
b1101 &
b1101 %
#878978
b101000 &
b101000 %
#878982
b10100 &
b10100 %
#878986
b1010 &
b1010 %
#878990
b101 &
b101 %
#878994
b10000 &
b10000 %
#878998
b1000 &
b1000 %
#879002
b100 &
b100 %
#879006
b10 &
b10 %
#879010
b1 &
b1 %
1#
#879014
b0 &
0#
b0 %
0$
#1872415
b10 !
1"
#1872418
b10 &
b10 %
1$
#1872419
0"
#1872422
b1 &
1#
b1 %
#1872426
b0 &
b0 %
0#
0$
#2852679
b11100 !
1"
#2852682
b11100 &
b11100 %
1$
#2852683
0"
#2852686
b1110 &
b1110 %
#2852690
b111 &
b111 %
#2852694
b10110 &
b10110 %
#2852698
b1011 &
b1011 %
#2852702
b100010 &
b100010 %
#2852706
b10001 &
b10001 %
#2852710
b110100 &
b110100 %
#2852714
b11010 &
b11010 %
#2852718
b1101 &
b1101 %
#2852722
b101000 &
b101000 %
#2852726
b10100 &
b10100 %
#2852730
b1010 &
b1010 %
#2852734
b101 &
b101 %
#2852738
b10000 &
b10000 %
#2852742
b1000 &
b1000 %
#2852746
b100 &
b100 %
#2852750
b10 &
b10 %
#2852754
b1 &
b1 %
1#
#2852758
b0 &
0#
b0 %
0$
#4500012
