#FPGA Part number LFCPNX-100-7BBG484A
# Family = CertusPro-NX, Device = LFCPNX-100, Package = BBG484, Operating Condition = Automotive, Speed Grade = -7
## Bank Voltages
ldc_set_sysconfig {CONFIGIO_VOLTAGE_BANK1=1.8 JTAG_PORT=ENABLE PROGRAMN_PORT=DISABLE CONFIG_IOSLEW=MEDIUM MCCLK_FREQ=56.2 MASTER_SPI_PORT=QUAD WAKE_UP=DISABLE_DONE_SYNC CONFIGIO_VOLTAGE_BANK0=1.8}
ldc_set_attribute {FORMAT=HEX CODE=DEADBEEF TEMPERATURE=80C}
ldc_set_vcc -bank 0 1.8
ldc_set_vcc -bank 1 1.8
ldc_set_vcc -bank 2 1.8
ldc_set_vcc -bank 3 1.8
ldc_set_vcc -bank 4 1.8
ldc_set_vcc -bank 5 1.8
ldc_set_vcc -bank 6 1.8
ldc_set_vcc -bank 7 1.8
ldc_set_vcc -core 1
ldc_set_location -site {J1} [get_ports {row0_spi_miso[0]}]
ldc_set_location -site {M1} [get_ports {row0_spi_miso[1]}]
ldc_set_location -site {L1} [get_ports row0_spi_clk]
ldc_set_location -site {H1} [get_ports row0_spi_cs]
ldc_set_location -site {K2} [get_ports row0_spi_mosi]
ldc_set_location -site {M2} [get_ports row0_hold]
ldc_set_location -site {M3} [get_ports row0_int]
#ldc_set_location -site {L2} [get_ports row0_ts_clk]
#ldc_set_location -site {T1} [get_ports row0_tot_clk]
#ldc_set_location -site {P1} [get_ports row0_row3_inject]
#ldc_set_location -site {K1} [get_ports row0_row3_reset]
ldc_set_location -site {G5} [get_ports {row1_spi_miso[0]}]
ldc_set_location -site {K4} [get_ports {row1_spi_miso[1]}]
ldc_set_location -site {L4} [get_ports row1_spi_clk]
ldc_set_location -site {G6} [get_ports row1_spi_cs]
ldc_set_location -site {H6} [get_ports row1_spi_mosi]
ldc_set_location -site {K3} [get_ports row1_hold]
ldc_set_location -site {J2} [get_ports row1_int]
#ldc_set_location -site {H5} [get_ports row1_ts_clk]
#ldc_set_location -site {T2} [get_ports row1_tot_clk]
ldc_set_location -site {G7} [get_ports {row2_spi_miso[0]}]
ldc_set_location -site {K9} [get_ports {row2_spi_miso[1]}]
ldc_set_location -site {K10} [get_ports row2_spi_clk]
ldc_set_location -site {J7} [get_ports row2_spi_cs]
ldc_set_location -site {H7} [get_ports row2_spi_mosi]
ldc_set_location -site {L8} [get_ports row2_hold]
ldc_set_location -site {H8} [get_ports row2_int]
#ldc_set_location -site {J6} [get_ports row2_ts_clk]
#ldc_set_location -site {T4} [get_ports row2_tot_clk]
ldc_set_location -site {M8} [get_ports {row3_spi_miso[0]}]
ldc_set_location -site {L14} [get_ports {row3_spi_miso[1]}]
ldc_set_location -site {G16} [get_ports row3_spi_clk]
ldc_set_location -site {M11} [get_ports row3_spi_cs]
ldc_set_location -site {M9} [get_ports row3_spi_mosi]
ldc_set_location -site {G17} [get_ports row3_hold]
ldc_set_location -site {D18} [get_ports row3_int]
#ldc_set_location -site {L11} [get_ports row3_ts_clk]
#ldc_set_location -site {U5} [get_ports row3_tot_clk]
ldc_set_location -site {F21} [get_ports {row4_spi_miso[0]}]
ldc_set_location -site {L21} [get_ports {row4_spi_miso[1]}]
ldc_set_location -site {K21} [get_ports row4_spi_clk]
ldc_set_location -site {E21} [get_ports row4_spi_cs]
ldc_set_location -site {E22} [get_ports row4_spi_mosi]
ldc_set_location -site {L18} [get_ports row4_hold]
ldc_set_location -site {P14} [get_ports row4_int]
#ldc_set_location -site {F22} [get_ports row4_ts_clk]
#ldc_set_location -site {T20} [get_ports row4_tot_clk]
#ldc_set_location -site {N12} [get_ports row4_row7_inject]
#ldc_set_location -site {F20} [get_ports row4_row7_reset]
ldc_set_location -site {G21} [get_ports {row5_spi_miso[0]}]
ldc_set_location -site {K22} [get_ports {row5_spi_miso[1]}]
ldc_set_location -site {K19} [get_ports row5_spi_clk]
ldc_set_location -site {J22} [get_ports row5_spi_cs]
ldc_set_location -site {G18} [get_ports row5_spi_mosi]
ldc_set_location -site {J21} [get_ports row5_hold]
ldc_set_location -site {L22} [get_ports row5_int]
#ldc_set_location -site {G22} [get_ports row5_ts_clk]
#ldc_set_location -site {V22} [get_ports row5_tot_clk]
ldc_set_location -site {R8} [get_ports {row6_spi_miso[0]}]
ldc_set_location -site {N6} [get_ports {row6_spi_miso[1]}]
ldc_set_location -site {M6} [get_ports row6_spi_clk]
ldc_set_location -site {R9} [get_ports row6_spi_cs]
ldc_set_location -site {T9} [get_ports row6_spi_mosi]
ldc_set_location -site {N7} [get_ports row6_hold]
ldc_set_location -site {R7} [get_ports row6_int]
#ldc_set_location -site {T8} [get_ports row6_ts_clk]
#ldc_set_location -site {V7} [get_ports row6_tot_clk]
ldc_set_location -site {V13} [get_ports {row7_spi_miso[0]}]
ldc_set_location -site {M4}  [get_ports {row7_spi_miso[1]}]
ldc_set_location -site {L6}  [get_ports row7_spi_clk]
ldc_set_location -site {U14} [get_ports row7_spi_cs]
ldc_set_location -site {U13} [get_ports row7_spi_mosi]
ldc_set_location -site {M5} [get_ports row7_hold]
ldc_set_location -site {N5} [get_ports row7_int]
#ldc_set_location -site {P9} [get_ports row7_ts_clk]
#ldc_set_location -site {W10} [get_ports row7_tot_clk_N]

ldc_set_location -site {AB20} [get_ports {row8_spi_miso[0]}]
ldc_set_location -site {AA10} [get_ports {row8_spi_miso[1]}]
ldc_set_location -site {W7} [get_ports row8_spi_clk]
ldc_set_location -site {V14} [get_ports row8_spi_cs]
ldc_set_location -site {V16} [get_ports row8_spi_mosi]
ldc_set_location -site {AB11} [get_ports row8_hold]
ldc_set_location -site {W11} [get_ports row8_int]
#ldc_set_location -site {AB21} [get_ports row8_ts_clk]
#ldc_set_location -site {W22} [get_ports row8_tot_clk]
#ldc_set_location -site {W5} [get_ports row8_row12_inject]
#ldc_set_location -site {U16} [get_ports row8_row12_reset]
ldc_set_location -site {W13} [get_ports {row9_spi_miso[0]}]
ldc_set_location -site {U11} [get_ports {row9_spi_miso[1]}]
ldc_set_location -site {T10} [get_ports row9_spi_clk]
ldc_set_location -site {AA13} [get_ports row9_spi_cs]
ldc_set_location -site {AB14} [get_ports row9_spi_mosi]
ldc_set_location -site {U10} [get_ports row9_hold]
ldc_set_location -site {V11} [get_ports row9_int]
#ldc_set_location -site {AB15} [get_ports row9_ts_clk]
#ldc_set_location -site {AB16} [get_ports row9_tot_clk]
ldc_set_location -site {T16} [get_ports {row10_spi_miso[0]}]
ldc_set_location -site {P4} [get_ports {row10_spi_miso[1]}]
ldc_set_location -site {R4} [get_ports row10_spi_clk]
ldc_set_location -site {T14} [get_ports row10_spi_cs]
ldc_set_location -site {T17} [get_ports row10_spi_mosi]
ldc_set_location -site {R5} [get_ports row10_hold]
ldc_set_location -site {V5} [get_ports row10_int]
#ldc_set_location -site {T15} [get_ports row10_ts_clk]
#ldc_set_location -site {W6} [get_ports row10_tot_clk]
ldc_set_location -site {N17} [get_ports {row11_spi_miso[0]}]
ldc_set_location -site {P2} [get_ports {row11_spi_miso[1]}]
ldc_set_location -site {R1} [get_ports row11_spi_clk]
ldc_set_location -site {M15} [get_ports row11_spi_cs]
ldc_set_location -site {M16} [get_ports row11_spi_mosi]
ldc_set_location -site {P3} [get_ports row11_hold]
ldc_set_location -site {N4} [get_ports row11_int]
#ldc_set_location -site {P18} [get_ports row11_ts_clk]
#ldc_set_location -site {AB6} [get_ports row12_tot_clk]
ldc_set_location -site {V15} [get_ports {row12_spi_miso[0]}]
ldc_set_location -site {V8} [get_ports {row12_spi_miso[1]}]
ldc_set_location -site {Y7} [get_ports row12_spi_clk]
ldc_set_location -site {Y16} [get_ports row12_spi_cs]
ldc_set_location -site {W16} [get_ports row12_spi_mosi]
ldc_set_location -site {U8} [get_ports row12_hold]
ldc_set_location -site {V10} [get_ports row12_int]
#ldc_set_location -site {U15} [get_ports row12_ts_clk]
#ldc_set_location -site {AA22} [get_ports row12_tot_clk]
#ldc_set_location -site {T3} [get_ports row12_row15_inject]
#ldc_set_location -site {V18} [get_ports row12_row15_reset]
ldc_set_location -site {Y15} [get_ports {row13_spi_miso[0]}]
ldc_set_location -site {U12} [get_ports {row13_spi_miso[1]}]
ldc_set_location -site {AB13} [get_ports row13_spi_clk]
ldc_set_location -site {Y14} [get_ports row13_spi_cs]
ldc_set_location -site {W14} [get_ports row13_spi_mosi]
ldc_set_location -site {AB12} [get_ports row13_hold]
ldc_set_location -site {U9} [get_ports row13_int]
#ldc_set_location -site {W15} [get_ports row13_ts_clk]
#ldc_set_location -site {AB18} [get_ports row13_tot_clk]
ldc_set_location -site {U21} [get_ports {row14_spi_miso[0]}]
ldc_set_location -site {AB2} [get_ports {row14_spi_miso[1]}]
ldc_set_location -site {W2} [get_ports row14_spi_clk]
ldc_set_location -site {R20} [get_ports row14_spi_cs]
ldc_set_location -site {T18} [get_ports row14_spi_mosi]
ldc_set_location -site {U3} [get_ports row14_hold]
ldc_set_location -site {AB3} [get_ports row14_int]
#ldc_set_location -site {U17} [get_ports row14_ts_clk]
#ldc_set_location -site {AB7} [get_ports row14_tot_clk]
ldc_set_location -site {P19} [get_ports {row15_spi_miso[0]}]
ldc_set_location -site {V1} [get_ports {row15_spi_miso[1]}]
ldc_set_location -site {R3} [get_ports row15_spi_clk]
ldc_set_location -site {N18} [get_ports row15_spi_cs]
ldc_set_location -site {P20} [get_ports row15_spi_mosi]
ldc_set_location -site {Y1} [get_ports row15_hold]
ldc_set_location -site {AA1} [get_ports row15_int]
#ldc_set_location -site {R22} [get_ports row15_ts_clk]
#ldc_set_location -site {AA5} [get_ports row15_tot_clk]
ldc_set_location -site {V19} [get_ports {row16_spi_miso[0]}]
ldc_set_location -site {AA12} [get_ports {row16_spi_miso[1]}]
ldc_set_location -site {Y11} [get_ports row16_spi_clk]
ldc_set_location -site {Y19} [get_ports row16_spi_cs]
ldc_set_location -site {W19} [get_ports row16_spi_mosi]
ldc_set_location -site {Y13} [get_ports row16_hold]
ldc_set_location -site {AA14} [get_ports row16_int]
#ldc_set_location -site {U20} [get_ports row16_ts_clk]
#ldc_set_location -site {T22} [get_ports row16_tot_clk]
#ldc_set_location -site {AA7} [get_ports row16_row19_inject]
#ldc_set_location -site {R21} [get_ports row16_row19_reset]
ldc_set_location -site {AA20} [get_ports {row17_spi_miso[0]}]
ldc_set_location -site {AA17} [get_ports {row17_spi_miso[1]}]
ldc_set_location -site {AA18} [get_ports row17_spi_clk]
ldc_set_location -site {Y18} [get_ports row17_spi_cs]
ldc_set_location -site {AA19} [get_ports row17_spi_mosi]
ldc_set_location -site {AA16} [get_ports row17_hold]
ldc_set_location -site {AA15} [get_ports row17_int]
#ldc_set_location -site {W18} [get_ports row17_ts_clk]
#ldc_set_location -site {Y21} [get_ports row17_tot_clk]
ldc_set_location -site {P21} [get_ports {row18_spi_miso[0]}]
ldc_set_location -site {AA4} [get_ports {row18_spi_miso[1]}]
ldc_set_location -site {AA3} [get_ports row18_spi_clk]
ldc_set_location -site {N21} [get_ports row18_spi_cs]
ldc_set_location -site {N22} [get_ports row18_spi_mosi]
ldc_set_location -site {AB4} [get_ports row18_hold]
ldc_set_location -site {Y5} [get_ports row18_int]
#ldc_set_location -site {P22} [get_ports row18_ts_clk]
#ldc_set_location -site {AB9} [get_ports row18_tot_clk]
ldc_set_location -site {N20} [get_ports {row19_spi_miso[0]}]
ldc_set_location -site {Y2} [get_ports {row19_spi_miso[1]}]
ldc_set_location -site {W3} [get_ports row19_spi_clk]
ldc_set_location -site {M17} [get_ports row19_spi_cs]
ldc_set_location -site {M18} [get_ports row19_spi_mosi]
ldc_set_location -site {AA2} [get_ports row19_hold]
ldc_set_location -site {Y3} [get_ports row19_int]
#ldc_set_location -site {M21} [get_ports row19_ts_clk]
#ldc_set_location -site {AA8} [get_ports row19_tot_clk]
#ldc_set_location -site {K18} [get_ports meb_diff_spare_in]
#ldc_set_location -site {M10} [get_ports meb_gps_pps]
#ldc_set_location -site {Y8} [get_ports meb_hold]
#ldc_set_location -site {T6} [get_ports meb_int]
#ldc_set_location -site {L12} [get_ports meb_spi_clk]
#ldc_set_location -site {T7} [get_ports meb_spi_miso]
#ldc_set_location -site {W8} [get_ports meb_spi_mosi]
#ldc_set_location -site {AA11} [get_ports meb_fee_busy]
#ldc_set_location -site {U18} [get_ports {meb_id[0]}]
#ldc_set_location -site {U19} [get_ports {meb_id[1]}]
#ldc_set_location -site {T19} [get_ports {meb_id[2]}]
#ldc_set_location -site {L19} [get_ports {meb_id[3]}]
#ldc_set_location -site {T12} [get_ports {meb_spare_out[0]}]
#ldc_set_location -site {P10} [get_ports {meb_spare_out[1]}]
#ldc_set_location -site {L20} [get_ports {meb_spare_in[0]}]
#ldc_set_location -site {J20} [get_ports {meb_spare_in[1]}]
ldc_set_location -site {D22} [get_ports ftdi_tx]
ldc_set_location -site {D21} [get_ports ftdi_rx]
#ldc_set_location -site {L9} [get_ports ext_spi_mosi]
#ldc_set_location -site {H14} [get_ports ext_spi_adc_miso]
#ldc_set_location -site {K11} [get_ports ext_spi_sclk]
#ldc_set_location -site {F19} [get_ports {hk_spi_ncs[0]}]
#ldc_set_location -site {D20} [get_ports {hk_spi_ncs[1]}]
#ldc_set_location -site {J14} [get_ports {hk_spi_ncs[2]}]
#ldc_set_location -site {W1} [get_ports dcdc_5p0_sync_mode]
#ldc_set_location -site {U6} [get_ports dcdc_d3p3_sync_mode]
#ldc_set_location -site {R2} [get_ports dcdc_d1p8_sync_mode]
#ldc_set_location -site {N2} [get_ports dcdc_d1p0_sync_mode]
#ldc_set_location -site {J3} [get_ports dcdc_a1p2_sync_mode]
#ldc_set_location -site {H4} [get_ports dcdc_a1p8_sync_mode]
#ldc_set_location -site {N3} [get_ports dcdc_5p0_clk]
#ldc_set_location -site {J13} [get_ports internal_watchdog_int]
#ldc_set_location -site {D19} [get_ports internal_power_on_nreset]
#ldc_set_location -site {K6} [get_ports internal_pps_clk]
ldc_set_location -site {M22} [get_ports sysclk_100]
#INPUTS

ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports row*spi_miso*]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports row*_int]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports internal_power_on_nreset]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports sysclk_100]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports internal_pps_clk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports dcdc_5p0_clk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports meb_diff_spare_in]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports meb_gps_pps]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports meb_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports meb_id*]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports meb_spare_in*]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports meb_spi_clk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports meb_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports ftdi_tx]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=NA} [get_ports hk_spi_miso]
# OUTPUTS
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row*spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row*spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row*spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row*_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row*_ts_clk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row*_inject]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row*_reset]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports meb_int]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports meb_spi_miso]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports meb_fee_busy]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports meb_spare_out*]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports ftdi_rx]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports hk_spi_mosi]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports hk_spi_sclk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports hk_spi_ncs*]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports dcdc_*_sync_mode]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports internal_watchdog_int]

#ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports row7_tot_clk]
# HP fix
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row7_spi_mosi]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row7_ts_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row8_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row8_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row9_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row9_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row9_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row9_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row9_ts_clk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row9_row12_inject]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row9_row12_reset]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row10_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row10_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row10_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row10_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row10_ts_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row11_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row11_spi_mosi]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row11_ts_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row13_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row13_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row13_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row13_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row13_ts_clk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row13_row16_inject]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row13_row16_reset]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row14_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row14_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row14_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row14_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row14_ts_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row15_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row15_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row15_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18H DRIVE=50RS} [get_ports row15_ts_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row16_hold]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row17_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row17_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row17_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 HDRIVE=50RS} [get_ports row17_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row17_ts_clk]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row17_row20_inject]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row18_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row18_spi_cs]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row18_spi_mosi]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row18_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row18_ts_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row19_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row19_hold]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row19_spi_clk]
ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports row19_hold]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports meb_int]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports meb_fee_busy]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports dcdc_5p0_sync_mode]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports dcdc_d3p3_sync_mode]
#ldc_set_port -iobuf {IO_TYPE=LVCMOS18 DRIVE=50RS} [get_ports {meb_spare_out[0]}]

# LVDS and row8 fix
#ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports row*_tot_clk]
#ldc_set_port -iobuf {DIFFDRIVE=NA DRIVE=8 IO_TYPE=LVCMOS18H} [get_ports row8_tot_clk]
#ldc_set_port -iobuf {DIFFDRIVE=NA DRIVE=8 IO_TYPE=LVCMOS18H} [get_ports row8_tot_clk_N]
