// Seed: 3203623266
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    input wire id_5[1 : 1],
    input tri id_6,
    output wor id_7,
    output wand id_8,
    input supply0 id_9,
    output uwire id_10,
    input wire id_11,
    output tri0 id_12,
    input wor id_13,
    output wire id_14,
    output uwire id_15,
    input uwire id_16,
    output tri1 id_17,
    input supply0 id_18,
    input wand id_19,
    output tri id_20
);
  always {1} = -1;
  logic id_22;
  logic id_23;
endmodule
module module_1 #(
    parameter id_24 = 32'd70
) (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    input wire id_10,
    input tri id_11,
    input wand id_12[id_24 : -1],
    input wire id_13,
    output uwire id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri0 id_17,
    input tri id_18[-1 : 1],
    output wand id_19,
    output supply1 id_20,
    input tri1 id_21,
    input tri id_22,
    input wire id_23,
    input supply1 _id_24,
    output supply0 id_25
    , id_28,
    output supply1 id_26
    , id_29
);
  assign id_29 = (-1);
  module_0 modCall_1 (
      id_8,
      id_26,
      id_26,
      id_1,
      id_11,
      id_21,
      id_3,
      id_20,
      id_25,
      id_9,
      id_25,
      id_23,
      id_26,
      id_9,
      id_14,
      id_25,
      id_7,
      id_1,
      id_2,
      id_12,
      id_19
  );
  assign modCall_1.id_4 = 0;
endmodule
