#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000012501c0 .scope module, "JK_FlipFlop" "JK_FlipFlop" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "J";
    .port_info 1 /INPUT 1 "K";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
o000000000125fea8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001259dc0 .functor AND 1, o000000000125fea8, L_00000000012592d0, C4<1>, C4<1>;
o000000000125fed8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001259500 .functor NOT 1, o000000000125fed8, C4<0>, C4<0>, C4<0>;
L_0000000001259b90 .functor AND 1, L_0000000001259500, L_0000000001259260, C4<1>, C4<1>;
L_0000000001259730 .functor OR 1, L_0000000001259dc0, L_0000000001259b90, C4<0>, C4<0>;
o000000000125f908 .functor BUFZ 1, C4<z>; HiZ drive
v000000000125bc20_0 .net "C", 0 0, o000000000125f908;  0 drivers
v000000000125bae0_0 .net "D", 0 0, L_0000000001259730;  1 drivers
v000000000125abe0_0 .net "J", 0 0, o000000000125fea8;  0 drivers
v000000000125a280_0 .net "K", 0 0, o000000000125fed8;  0 drivers
v000000000125b9a0_0 .net "Q", 0 0, L_0000000001259260;  1 drivers
v000000000125aaa0_0 .net "Qn", 0 0, L_00000000012592d0;  1 drivers
v000000000125ad20_0 .net *"_s0", 0 0, L_0000000001259dc0;  1 drivers
v000000000125ae60_0 .net *"_s2", 0 0, L_0000000001259500;  1 drivers
v000000000125afa0_0 .net *"_s4", 0 0, L_0000000001259b90;  1 drivers
S_00000000012468a0 .scope module, "L1" "D_FlipFlop" 2 27, 2 11 0, S_00000000012501c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000000001258f50 .functor NOT 1, o000000000125f908, C4<0>, C4<0>, C4<0>;
v000000000125b400_0 .net "C", 0 0, o000000000125f908;  alias, 0 drivers
v000000000125ac80_0 .net "Cn", 0 0, L_0000000001258f50;  1 drivers
v000000000125b2c0_0 .net "D", 0 0, L_0000000001259730;  alias, 1 drivers
v000000000125a780_0 .net "P", 0 0, L_0000000001259570;  1 drivers
v000000000125b4a0_0 .net "Pn", 0 0, L_00000000012595e0;  1 drivers
v000000000125b540_0 .net "Q", 0 0, L_0000000001259260;  alias, 1 drivers
v000000000125aa00_0 .net "Qn", 0 0, L_00000000012592d0;  alias, 1 drivers
S_00000000012495e0 .scope module, "L1" "D_Latch" 2 17, 3 19 0, S_00000000012468a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_0000000001259490 .functor NOT 1, L_0000000001259730, C4<0>, C4<0>, C4<0>;
v000000000125b860_0 .net "C", 0 0, o000000000125f908;  alias, 0 drivers
v000000000125af00_0 .net "D", 0 0, L_0000000001259730;  alias, 1 drivers
v000000000125a1e0_0 .net "Dn", 0 0, L_0000000001259490;  1 drivers
v000000000125bb80_0 .net "Q", 0 0, L_0000000001259570;  alias, 1 drivers
v000000000125a000_0 .net "Qn", 0 0, L_00000000012595e0;  alias, 1 drivers
S_0000000001249770 .scope module, "L1" "CSR_Latch" 3 25, 3 9 0, S_00000000012495e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_0000000001259180 .functor NAND 1, L_0000000001259730, o000000000125f908, C4<1>, C4<1>;
L_0000000001259e30 .functor NAND 1, L_0000000001259490, o000000000125f908, C4<1>, C4<1>;
L_0000000001259570 .functor NAND 1, L_0000000001259180, L_00000000012595e0, C4<1>, C4<1>;
L_00000000012595e0 .functor NAND 1, L_0000000001259e30, L_0000000001259570, C4<1>, C4<1>;
v000000000125b360_0 .net "C", 0 0, o000000000125f908;  alias, 0 drivers
v000000000125a8c0_0 .net "Q", 0 0, L_0000000001259570;  alias, 1 drivers
v000000000125b0e0_0 .net "Qn", 0 0, L_00000000012595e0;  alias, 1 drivers
v000000000125b180_0 .net "R", 0 0, L_0000000001259490;  alias, 1 drivers
v000000000125a3c0_0 .net "R1", 0 0, L_0000000001259e30;  1 drivers
v000000000125bd60_0 .net "S", 0 0, L_0000000001259730;  alias, 1 drivers
v0000000001259f60_0 .net "S1", 0 0, L_0000000001259180;  1 drivers
S_0000000001247ee0 .scope module, "L2" "CSR_Latch" 2 18, 3 9 0, S_00000000012468a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_0000000001259c00 .functor NAND 1, L_0000000001259570, L_0000000001258f50, C4<1>, C4<1>;
L_00000000012591f0 .functor NAND 1, L_00000000012595e0, L_0000000001258f50, C4<1>, C4<1>;
L_0000000001259260 .functor NAND 1, L_0000000001259c00, L_00000000012592d0, C4<1>, C4<1>;
L_00000000012592d0 .functor NAND 1, L_00000000012591f0, L_0000000001259260, C4<1>, C4<1>;
v000000000125b900_0 .net "C", 0 0, L_0000000001258f50;  alias, 1 drivers
v000000000125a460_0 .net "Q", 0 0, L_0000000001259260;  alias, 1 drivers
v000000000125a0a0_0 .net "Qn", 0 0, L_00000000012592d0;  alias, 1 drivers
v000000000125a320_0 .net "R", 0 0, L_00000000012595e0;  alias, 1 drivers
v000000000125b220_0 .net "R1", 0 0, L_00000000012591f0;  1 drivers
v000000000125a140_0 .net "S", 0 0, L_0000000001259570;  alias, 1 drivers
v000000000125b680_0 .net "S1", 0 0, L_0000000001259c00;  1 drivers
S_0000000001250350 .scope module, "SR_FlipFlop" "SR_FlipFlop" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
o0000000001260088 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001259650 .functor NOT 1, o0000000001260088, C4<0>, C4<0>, C4<0>;
v00000000012b3b60_0 .net "C", 0 0, o0000000001260088;  0 drivers
v00000000012b3d40_0 .net "Cn", 0 0, L_0000000001259650;  1 drivers
v00000000012b3980_0 .net "P", 0 0, L_00000000012596c0;  1 drivers
v00000000012b3a20_0 .net "Pn", 0 0, L_00000000012593b0;  1 drivers
v00000000012b3c00_0 .net "Q", 0 0, L_00000000012599d0;  1 drivers
v00000000012b3e80_0 .net "Qn", 0 0, L_0000000001259340;  1 drivers
o0000000001260118 .functor BUFZ 1, C4<z>; HiZ drive
v00000000012b33e0_0 .net "R", 0 0, o0000000001260118;  0 drivers
o0000000001260178 .functor BUFZ 1, C4<z>; HiZ drive
v00000000012b3de0_0 .net "S", 0 0, o0000000001260178;  0 drivers
S_0000000001248070 .scope module, "L1" "CSR_Latch" 2 7, 3 9 0, S_0000000001250350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_0000000001259420 .functor NAND 1, o0000000001260178, o0000000001260088, C4<1>, C4<1>;
L_00000000012598f0 .functor NAND 1, o0000000001260118, o0000000001260088, C4<1>, C4<1>;
L_00000000012596c0 .functor NAND 1, L_0000000001259420, L_00000000012593b0, C4<1>, C4<1>;
L_00000000012593b0 .functor NAND 1, L_00000000012598f0, L_00000000012596c0, C4<1>, C4<1>;
v000000000125b720_0 .net "C", 0 0, o0000000001260088;  alias, 0 drivers
v000000000125ba40_0 .net "Q", 0 0, L_00000000012596c0;  alias, 1 drivers
v000000000125bcc0_0 .net "Qn", 0 0, L_00000000012593b0;  alias, 1 drivers
v000000000125a5a0_0 .net "R", 0 0, o0000000001260118;  alias, 0 drivers
v000000000125a640_0 .net "R1", 0 0, L_00000000012598f0;  1 drivers
v000000000125a820_0 .net "S", 0 0, o0000000001260178;  alias, 0 drivers
v000000000125ab40_0 .net "S1", 0 0, L_0000000001259420;  1 drivers
S_00000000011f6c10 .scope module, "L2" "CSR_Latch" 2 8, 3 9 0, S_0000000001250350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_0000000001259960 .functor NAND 1, L_00000000012596c0, L_0000000001259650, C4<1>, C4<1>;
L_0000000001259810 .functor NAND 1, L_00000000012593b0, L_0000000001259650, C4<1>, C4<1>;
L_00000000012599d0 .functor NAND 1, L_0000000001259960, L_0000000001259340, C4<1>, C4<1>;
L_0000000001259340 .functor NAND 1, L_0000000001259810, L_00000000012599d0, C4<1>, C4<1>;
v00000000012b3ca0_0 .net "C", 0 0, L_0000000001259650;  alias, 1 drivers
v00000000012b3340_0 .net "Q", 0 0, L_00000000012599d0;  alias, 1 drivers
v00000000012b3840_0 .net "Qn", 0 0, L_0000000001259340;  alias, 1 drivers
v00000000012b3ac0_0 .net "R", 0 0, L_00000000012593b0;  alias, 1 drivers
v00000000012b41a0_0 .net "R1", 0 0, L_0000000001259810;  1 drivers
v00000000012b38e0_0 .net "S", 0 0, L_00000000012596c0;  alias, 1 drivers
v00000000012b3660_0 .net "S1", 0 0, L_0000000001259960;  1 drivers
S_000000000124e400 .scope module, "SR_Latch" "SR_Latch" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
o0000000001260628 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012b9f80 .functor NAND 1, o0000000001260628, L_00000000012b9ab0, C4<1>, C4<1>;
o00000000012605f8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012b9ab0 .functor NAND 1, o00000000012605f8, L_00000000012b9f80, C4<1>, C4<1>;
v00000000012b4100_0 .net "Q", 0 0, L_00000000012b9f80;  1 drivers
v00000000012b3700_0 .net "Qn", 0 0, L_00000000012b9ab0;  1 drivers
v00000000012b3f20_0 .net "R", 0 0, o00000000012605f8;  0 drivers
v00000000012b3fc0_0 .net "S", 0 0, o0000000001260628;  0 drivers
S_000000000124e590 .scope module, "T_FlipFlop" "T_FlipFlop" 2 30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
o0000000001260d18 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000012b9b90 .functor XOR 1, L_00000000012b9ff0, o0000000001260d18, C4<0>, C4<0>;
L_00000000012b9ff0 .functor AND 1, L_00000000012ba1b0, v00000000012b6440_0, C4<1>, C4<1>;
L_00000000012b97a0 .functor NOT 1, v00000000012b6440_0, C4<0>, C4<0>, C4<0>;
L_00000000012b9960 .functor OR 1, L_00000000012ba220, L_00000000012b97a0, C4<0>, C4<0>;
o0000000001260718 .functor BUFZ 1, C4<z>; HiZ drive
v00000000012b6c60_0 .net "C", 0 0, o0000000001260718;  0 drivers
v00000000012b54a0_0 .net "D", 0 0, L_00000000012b9b90;  1 drivers
v00000000012b6b20_0 .net "P", 0 0, L_00000000012b9ff0;  1 drivers
v00000000012b7160_0 .net "Pn", 0 0, L_00000000012b9960;  1 drivers
v00000000012b5540_0 .net "Q", 0 0, L_00000000012ba1b0;  1 drivers
v00000000012b5e00_0 .net "Qn", 0 0, L_00000000012ba220;  1 drivers
v00000000012b68a0_0 .net "T", 0 0, o0000000001260d18;  0 drivers
v00000000012b5680_0 .net *"_s4", 0 0, L_00000000012b97a0;  1 drivers
v00000000012b6440_0 .var "reset", 0 0;
E_0000000001253bc0 .event posedge, v00000000012b6760_0;
S_00000000011f6da0 .scope module, "L1" "D_FlipFlop" 2 47, 2 11 0, S_000000000124e590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000000012b9c00 .functor NOT 1, o0000000001260718, C4<0>, C4<0>, C4<0>;
v00000000012b5d60_0 .net "C", 0 0, o0000000001260718;  alias, 0 drivers
v00000000012b6a80_0 .net "Cn", 0 0, L_00000000012b9c00;  1 drivers
v00000000012b5fe0_0 .net "D", 0 0, L_00000000012b9b90;  alias, 1 drivers
v00000000012b5900_0 .net "P", 0 0, L_00000000012b9810;  1 drivers
v00000000012b6ee0_0 .net "Pn", 0 0, L_00000000012ba0d0;  1 drivers
v00000000012b66c0_0 .net "Q", 0 0, L_00000000012ba1b0;  alias, 1 drivers
v00000000012b5860_0 .net "Qn", 0 0, L_00000000012ba220;  alias, 1 drivers
S_00000000011fdee0 .scope module, "L1" "D_Latch" 2 17, 3 19 0, S_00000000011f6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000000012b99d0 .functor NOT 1, L_00000000012b9b90, C4<0>, C4<0>, C4<0>;
v00000000012b5b80_0 .net "C", 0 0, o0000000001260718;  alias, 0 drivers
v00000000012b63a0_0 .net "D", 0 0, L_00000000012b9b90;  alias, 1 drivers
v00000000012b6800_0 .net "Dn", 0 0, L_00000000012b99d0;  1 drivers
v00000000012b69e0_0 .net "Q", 0 0, L_00000000012b9810;  alias, 1 drivers
v00000000012b6260_0 .net "Qn", 0 0, L_00000000012ba0d0;  alias, 1 drivers
S_00000000011fe070 .scope module, "L1" "CSR_Latch" 3 25, 3 9 0, S_00000000011fdee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000012ba300 .functor NAND 1, L_00000000012b9b90, o0000000001260718, C4<1>, C4<1>;
L_00000000012ba060 .functor NAND 1, L_00000000012b99d0, o0000000001260718, C4<1>, C4<1>;
L_00000000012b9810 .functor NAND 1, L_00000000012ba300, L_00000000012ba0d0, C4<1>, C4<1>;
L_00000000012ba0d0 .functor NAND 1, L_00000000012ba060, L_00000000012b9810, C4<1>, C4<1>;
v00000000012b4060_0 .net "C", 0 0, o0000000001260718;  alias, 0 drivers
v00000000012b32a0_0 .net "Q", 0 0, L_00000000012b9810;  alias, 1 drivers
v00000000012b3480_0 .net "Qn", 0 0, L_00000000012ba0d0;  alias, 1 drivers
v00000000012b3520_0 .net "R", 0 0, L_00000000012b99d0;  alias, 1 drivers
v00000000012b35c0_0 .net "R1", 0 0, L_00000000012ba060;  1 drivers
v00000000012b37a0_0 .net "S", 0 0, L_00000000012b9b90;  alias, 1 drivers
v00000000012b5f40_0 .net "S1", 0 0, L_00000000012ba300;  1 drivers
S_00000000012b7280 .scope module, "L2" "CSR_Latch" 2 18, 3 9 0, S_00000000011f6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000012ba370 .functor NAND 1, L_00000000012b9810, L_00000000012b9c00, C4<1>, C4<1>;
L_00000000012ba140 .functor NAND 1, L_00000000012ba0d0, L_00000000012b9c00, C4<1>, C4<1>;
L_00000000012ba1b0 .functor NAND 1, L_00000000012ba370, L_00000000012ba220, C4<1>, C4<1>;
L_00000000012ba220 .functor NAND 1, L_00000000012ba140, L_00000000012ba1b0, C4<1>, C4<1>;
v00000000012b5400_0 .net "C", 0 0, L_00000000012b9c00;  alias, 1 drivers
v00000000012b6760_0 .net "Q", 0 0, L_00000000012ba1b0;  alias, 1 drivers
v00000000012b5ae0_0 .net "Qn", 0 0, L_00000000012ba220;  alias, 1 drivers
v00000000012b5c20_0 .net "R", 0 0, L_00000000012ba0d0;  alias, 1 drivers
v00000000012b7020_0 .net "R1", 0 0, L_00000000012ba140;  1 drivers
v00000000012b5cc0_0 .net "S", 0 0, L_00000000012b9810;  alias, 1 drivers
v00000000012b64e0_0 .net "S1", 0 0, L_00000000012ba370;  1 drivers
S_0000000001246710 .scope module, "tb_Latch" "tb_Latch" 4 2;
 .timescale -9 -9;
v00000000012b6580_0 .var "C", 0 0;
v00000000012b6620_0 .var "D", 0 0;
v00000000012b6bc0_0 .net "Q", 0 0, L_00000000012b9f10;  1 drivers
v00000000012b6d00_0 .net "Qn", 0 0, L_00000000012b9c70;  1 drivers
v00000000012b6da0_0 .var "R", 0 0;
v00000000012b6f80_0 .var "S", 0 0;
v00000000012b70c0_0 .var "clk", 0 0;
E_00000000012534c0 .event posedge, v00000000012b70c0_0;
S_00000000012b8420 .scope module, "UUT" "D_Latch" 4 32, 3 19 0, S_0000000001246710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "C";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qn";
L_00000000012ba290 .functor NOT 1, v00000000012b6620_0, C4<0>, C4<0>, C4<0>;
v00000000012b61c0_0 .net "C", 0 0, v00000000012b6580_0;  1 drivers
v00000000012b6080_0 .net "D", 0 0, v00000000012b6620_0;  1 drivers
v00000000012b59a0_0 .net "Dn", 0 0, L_00000000012ba290;  1 drivers
v00000000012b6940_0 .net "Q", 0 0, L_00000000012b9f10;  alias, 1 drivers
v00000000012b5a40_0 .net "Qn", 0 0, L_00000000012b9c70;  alias, 1 drivers
S_00000000012b85b0 .scope module, "L1" "CSR_Latch" 3 25, 3 9 0, S_00000000012b8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /OUTPUT 1 "Qn";
L_00000000012b9b20 .functor NAND 1, v00000000012b6620_0, v00000000012b6580_0, C4<1>, C4<1>;
L_00000000012b9ea0 .functor NAND 1, L_00000000012ba290, v00000000012b6580_0, C4<1>, C4<1>;
L_00000000012b9f10 .functor NAND 1, L_00000000012b9b20, L_00000000012b9c70, C4<1>, C4<1>;
L_00000000012b9c70 .functor NAND 1, L_00000000012b9ea0, L_00000000012b9f10, C4<1>, C4<1>;
v00000000012b55e0_0 .net "C", 0 0, v00000000012b6580_0;  alias, 1 drivers
v00000000012b6300_0 .net "Q", 0 0, L_00000000012b9f10;  alias, 1 drivers
v00000000012b5720_0 .net "Qn", 0 0, L_00000000012b9c70;  alias, 1 drivers
v00000000012b57c0_0 .net "R", 0 0, L_00000000012ba290;  alias, 1 drivers
v00000000012b6e40_0 .net "R1", 0 0, L_00000000012b9ea0;  1 drivers
v00000000012b5ea0_0 .net "S", 0 0, v00000000012b6620_0;  alias, 1 drivers
v00000000012b6120_0 .net "S1", 0 0, L_00000000012b9b20;  1 drivers
    .scope S_000000000124e590;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012b6440_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000124e590;
T_1 ;
    %wait E_0000000001253bc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012b6440_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001246710;
T_2 ;
    %delay 50, 0;
    %load/vec4 v00000000012b70c0_0;
    %inv;
    %store/vec4 v00000000012b70c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001246710;
T_3 ;
    %delay 500, 0;
    %load/vec4 v00000000012b6580_0;
    %inv;
    %store/vec4 v00000000012b6580_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001246710;
T_4 ;
    %vpi_call 4 17 "$dumpfile", "./build/Dlatch.vcd" {0 0 0};
    %vpi_call 4 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001246710 {0 0 0};
    %delay 90000, 0;
    %vpi_call 4 19 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000001246710;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012b70c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012b6620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012b6f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012b6da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012b6580_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000000001246710;
T_6 ;
    %wait E_00000000012534c0;
    %delay 1, 0;
    %vpi_func 4 36 "$random" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000012b6620_0, 0, 1;
    %delay 3, 0;
    %vpi_func 4 37 "$random" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000012b6f80_0, 0, 1;
    %delay 3, 0;
    %vpi_func 4 38 "$random" 32 {0 0 0};
    %pad/u 1;
    %store/vec4 v00000000012b6da0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./src/FlipFlop.v";
    "./src/Latch.v";
    "./src/testbench.v";
