/// \file Header for wrapper for verilog verification target generation
/// This is used to avoid include json explicitly
// --- Hongce Zhang

#ifndef ILANG_VTARGET_OUT_VTARGET_GEN_H__
#define ILANG_VTARGET_OUT_VTARGET_GEN_H__

#include <ilang/config.h>
#include <ilang/ila/instr_lvl_abs.h>
#include <ilang/verilog-out/verilog_gen.h>
#include <ilang/vtarget-out/inv-syn/cex_extract.h>
#include <ilang/vtarget-out/inv-syn/inv_obj.h>

namespace ilang {

/// \brief VlgVerifTgtGenBase: do nothing, should not instantiate
class VlgVerifTgtGenBase {
  // ----------------------- Type Definition ----------------------- //
public:
  /// Type of record of extra info of a signal
  /// Typically this should not be used (expert only feature)
  struct ex_info_t {
    std::string range;
    ex_info_t(const std::string& r) : range(r) {}
  };

  // ----------- Verification Settings -------------- //
  /// Type of the backend:
  /// Pono, JasperGold, CHC for chc solver, AIGER for abc
  // YOSYS is for invariant synthesis use
  typedef enum {
    NONE = 0,
    JASPERGOLD = 2,
    YOSYS = 128,              // 10000000
    CHC = YOSYS + 8,          // 10001000
    Z3PDR = CHC + 1,          // 10001001
    ELD_CEGAR = CHC + 2,      // 10001010
    GRAIN_SYGUS = CHC + 4,    // 10001100
    ABCPDR = YOSYS + 16,      // 10010000
    PONO = YOSYS + 32,        // 10100000
    RELCHC = YOSYS + 64       // 11000000
  } backend_selector;
  /// Type of invariant synthesis backend
  typedef enum {
    Z3 = Z3PDR ^ YOSYS,
    GRAIN = GRAIN_SYGUS ^ YOSYS,
    ABC = ABCPDR ^ YOSYS,        
    ELDERICA = ELD_CEGAR ^ YOSYS,// 0001010
    NOSYN = YOSYS // 1000000
  } synthesis_backend_selector;
  /// Type of the chc target
  enum _chc_target_t { CEX, INVCANDIDATE, GENERAL_PROPERTY };
  /// Verilog Target Generation Configuration
  typedef struct _vtg_config {
    /// Preheader Content : will use in all targets
    std::string WrapperPreheader;
    /// Set the targets: instructions/invariants/both
    enum { INST, INV, BOTH } target_select;
    /// If not an empty string, then only check for that instruction
    std::string CheckThisInstructionOnly;
    /// Ensure the instruction will not be reseted while
    /// in the whole execution of checking instruction
    /// from reseted --> to forever
    bool InstructionNoReset; // true
    /// Does not insert assertions of variable mapping
    /// if an instruction does not update that var
    bool OnlyCheckInstUpdatedVars; // true
    /// A shortcut for SetUpdate(s, Ite(c, v, __unknown__() ))
    /// will only gnerate map like : ( ila.c => ila.v == vlg.v )
    /// In this case, you don't need to deal with unknown in func map
    /// nor do you need to create a special refinement map
    /// function has to be defined as __unknown__X
    bool IteUnknownAutoIgnore; // false
    /// whether to remove the extra issue cycle and starts from reset
    bool VerificationSettingAvoidIssueStage;
    /// Configure the behavior of INV target, if false,
    /// will not check synthesized invariants by default (unless call
    /// generateInvariantVerificationTarget) if true, will check by default
    enum _validate_synthesized_inv {
      NOINV,
      CANDIDATE,
      CONFIRMED,
      ALL
    } ValidateSynthesizedInvariant;

    // ----------- Options for Pono settings -------------- //
    /// Whether to force the instruction check to start from reset state
    bool ForceInstCheckReset;
    /// For Pono target generator : whether to force NEW/OLD port declaration
    enum { AUTO = 0, NEW = 1, OLD = 2 } PortDeclStyle;
    /// Generate a jg script to help validate Pono?
    bool PonoGenJgTesterScript;
    /// For Pono backend: do we add (* keep *)? default true, however, it can be
    /// buggy, so you can disable it if you want
    bool PonoAddKeep;
    /// For Pono backend: what more options to add
    std::string PonoOtherSolverOptions;
    /// whether to force dot reference check in the generation
    /// if you expect to use Pono on the it, yes, you need to
    /// use the default setting :  NOTIFY_PANIC
    /// in some rare cases, you may want to use JasperGold after it
    /// in that case, it is okay to just ignore it
    enum PonoDotReferenceNotify_t {
      NOTIFY_PANIC = 0,
      NOTIFY_WARNING = 1,
      NOTIFY_IGNORE = 2
    } PonoDotReferenceNotify;
    // The bound of BMC, default 127
    unsigned MaxBound;
    /// Only enforce var eq on updated vars, should not be used
    bool OnlyAssumeUpdatedVarsEq; // should be false

    // ----------- Options for Yosys SMT-LIB2 Generator -------------- //
    /// The path to yosys, if yosys is not in the PATH, default empty
    std::string YosysPath;
    /// whether to explicitly turn the undriven net to input
    /// for smt-backend, the top level undriven net seems always turned into
    /// inputs, but the lower level may not
    bool YosysUndrivenNetAsInput;
    /// Whether to flatten the module hierarchy
    bool YosysSmtFlattenHierarchy;
    /// Whether to flatten the datatypes
    bool YosysSmtFlattenDatatype;
    /// when used in property verification, show prove?
    bool YosysPropertyCheckShowProof;
    /// Whether to word-blast array or use SMT Array
    /// By default will word-blast
    bool YosysSmtArrayForRegFile;
    /// How to encode Verilog state
    /// DataSort seems to use PDR engine
    typedef enum {
      UnintepretedFunc /*not supported*/,
      Datatypes, /*by default*/
      BitVec     /*optional for property check, not inv-syn*/
    } _state_sort_t;
    _state_sort_t YosysSmtStateSort;
    /// for invariant synthesis do we keep memory abstraction in Verilog
    /// you can keep it true, untill the invariant refers to some memory there
    bool InvariantSynthesisKeepMemory;
    /// for invariant check, do we keep memory abstraction in Verilog
    bool InvariantCheckKeepMemory;
    /// Whether to assume the old invariants when check for reachability
    /// It seems for Z3, setting this to be false is faster (I don't know why)
    /// For grain-enhance, this will be (internally) overwritten to be true
    bool InvariantSynthesisReachableCheckKeepOldInvariant;

    // ----------- Options for CHC Solver -------------- //
    /// CHC, whether to turn array into individual registers
    bool ChcWordBlastArray;
    /// CHC, whether to force assumption on the init
    bool ChcAssumptionsReset;
    /// CHC, whether to force assumption on the next T
    bool ChcAssumptionNextState;
    /// CHC, whether to force assumption on the end T
    bool ChcAssumptionEnd;

    // ----------- Options for Btor Output -------------- //
    /// in the format of "xxxx [options] %btorfile% [options]"
    /// will replace %btorfile% with the file
    std::string BtorGenericCmdline;
    /// CHC, whether to turn array into individual registers
    bool BtorSingleProperty;
    /// CHC, whether to force assumption on the init
    bool BtorAddCommentsInOutputs;

    /* TODO: future work: 
        bool YosysAssumptionOverlyConstrainedCheck;
    */

    // ----------- Options for Z3/Grain/ABC Solver -------------- //
    /// The path to Z3, if "z3" is not in the PATH, default empty
    std::string Z3Path;
    /// The path to Grain, if "grain" is not in the PATH, default empty
    std::string GrainPath;
    /// Grain Configuration Options
    std::vector<std::string> GrainOptions;
    /// FreqHorn style (cocistyple, cnfstyle)
    bool GrainHintsUseCnfStyle;
    /// The path to ABC, if "abc" is not in the PATH, default empty
    std::string AbcPath;

    // ----------- Extended Options for ABC Solver -------------- //
    /// ABC option : whether to use gate-level abstraction
    bool AbcUseGla;
    /// ABC option : gate-level abstraction time limit
    unsigned AbcGlaTimeLimit;
    /// ABC option : gate-level abstraction frame limit
    unsigned AbcGlaFrameLimit;
    /// ABC option : whether to use correlation analysis
    bool AbcUseCorr;
    /// ABC option : whether to pass aiger to ABC
    bool AbcUseAiger;
    /// ABC option : whether to minimize invariant
    bool AbcMinimizeInv;
    /// ABC option : the way to handle assumptions
    typedef enum _abc_assumption_style_t {
      AigMiterExtraOutput =
          0, // Use AIG's extra output to represent, cannot use with GLA
      AssumptionRegister =
          1 // Use extra register, may have issues in interpreting the invariant
    } AbcAssumptionStyle_t;
    AbcAssumptionStyle_t AbcAssumptionStyle;

    // ----------- Extended Options for Grain -------------- //

    /// The default constructor for default values
    _vtg_config()
        : target_select(BOTH), CheckThisInstructionOnly(""),
          InstructionNoReset(true), OnlyCheckInstUpdatedVars(true),
          IteUnknownAutoIgnore(false),
          VerificationSettingAvoidIssueStage(false),
          ValidateSynthesizedInvariant(ALL),

          // ----------- Options for Pono settings -------------- //
          ForceInstCheckReset(false), PortDeclStyle(AUTO),
          PonoGenJgTesterScript(false), PonoAddKeep(true),
          PonoOtherSolverOptions(""),
          PonoDotReferenceNotify(PonoDotReferenceNotify_t::NOTIFY_PANIC),
          MaxBound(127), OnlyAssumeUpdatedVarsEq(false),

          // ----------- Options for Pono script -------------- //
          // PonoAssumptionOverlyConstrainedCheck(false),

          // ----------- Options for Yosys SMT-LIB2 Generator -------------- //
          YosysUndrivenNetAsInput(true), YosysSmtFlattenHierarchy(true),
          YosysSmtFlattenDatatype(false), YosysPropertyCheckShowProof(false),
          YosysSmtArrayForRegFile(false),
          YosysSmtStateSort(Datatypes), InvariantSynthesisKeepMemory(true),
          InvariantCheckKeepMemory(true),
          InvariantSynthesisReachableCheckKeepOldInvariant(false),

          // ----------- Options for CHCs -------------- //
          ChcWordBlastArray(true), ChcAssumptionsReset(false),
          ChcAssumptionNextState(false), ChcAssumptionEnd(false),

          // ----------- Options for Btor Output -------------- //
          /// CHC, whether to turn array into individual registers
          BtorSingleProperty(true),
          /// CHC, whether to force assumption on the init
          BtorAddCommentsInOutputs(false),

          // ----------- Options for Z3/Grain/ABC Solver -------------- //
          GrainHintsUseCnfStyle(true),

          // ----------- Options for ABC -------------- //
          AbcUseGla(false), AbcGlaTimeLimit(500), AbcGlaFrameLimit(200),
          AbcUseCorr(false), AbcUseAiger(true), AbcMinimizeInv(false),
          AbcAssumptionStyle(_abc_assumption_style_t::AigMiterExtraOutput)

    {}
  } vtg_config_t;

  /// Advanced parameters used for invariant synthesizer
  /// should not be used by generat
  /// NOTE: this function can be inherited
  /// and only expose a visible interface to the outside
  typedef struct _adv_parameters {
    /// invariant object
    InvariantObject* _inv_obj_ptr;
    /// candidate invariants object
    InvariantObject* _candidate_inv_ptr;
    /// counterexample object
    CexExtractor* _cex_obj_ptr;
    /// The default constructor for default values
    _adv_parameters()
        : _inv_obj_ptr(NULL), _candidate_inv_ptr(NULL), _cex_obj_ptr(NULL) {}
    /// virtual destructor
    virtual ~_adv_parameters(){};
  } advanced_parameters_t;

public:
  // ----------------------- Constructor/Destructor ----------------------- //
  // constructor : do nothing
  VlgVerifTgtGenBase() {}
  // destructor : do nothing (make it virtual !!!)
  virtual ~VlgVerifTgtGenBase() {}
  /// check if a backend selector is valid
  static bool isValidVerifBackend(backend_selector vbackend);

private:
  // avoid instantiation
  virtual void do_not_instantiate(void) = 0;
}; // class VlgVerifTgtGenBase

class VerilogVerificationTargetGenerator {
public:
  /// Type of the backend
  using backend_selector = VlgVerifTgtGenBase::backend_selector;
  /// Type of the synthesis backend
  using synthesis_backend_selector =
      VlgVerifTgtGenBase::synthesis_backend_selector;
  /// Type of configuration
  using vtg_config_t = VlgVerifTgtGenBase::vtg_config_t;

public:
  // --------------------- CONSTRUCTOR ---------------------------- //
  ///
  /// \param[in] implementation's include path (if it uses `include)
  /// \param[in] verilog's path, currently we only handle situation where all in
  /// the same folder \param[in] name of the top module of the implementation,
  /// leave "" to allow auto analysis \param[in] where to get variable mapping
  /// \param[in] where to get refinement relation
  /// \param[in] output path (ila-verilog, wrapper-verilog, problem.txt,
  /// run-verify-by-???, modify-impl, it there is ) \param[in] pointer to the
  /// ila \param[in] the backend selector \param[in] (optional) the default
  /// configuration for outputing verilog
  VerilogVerificationTargetGenerator(
      const std::vector<std::string>& implementation_include_path,
      const std::vector<std::string>& implementation_srcs,
      const std::string& implementation_top_module,
      const std::string& refinement_variable_mapping,
      const std::string& refinement_conditions, const std::string& output_path,
      const InstrLvlAbsPtr& ila_ptr, backend_selector backend,
      const vtg_config_t& vtg_config = vtg_config_t(),
      const VerilogGenerator::VlgGenConfig& config =
          VerilogGenerator::VlgGenConfig());
  // --------------------- DECONSTRUCTOR ---------------------------- //
  virtual ~VerilogVerificationTargetGenerator();

  /// export all targets
  void GenerateTargets(void);
  /// return true if the generator's in a bad state and cannot proceed.
  bool in_bad_state(void) const;
  /// get vlg-module instance name
  std::string GetVlgModuleInstanceName(void) const;

private:
  /// will be casted to different generator inside the implementation
  VlgVerifTgtGenBase* _generator;

}; // VerilogVerificationTargetGenerator

}; // namespace ilang

#endif // ILANG_VTARGET_OUT_VTARGET_GEN_H__
