Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 19:33:49 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323222515.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.408        0.000                      0                10754        0.026        0.000                      0                10754        0.264        0.000                       0                  3401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.408        0.000                      0                10740        0.026        0.000                      0                10740        3.750        0.000                       0                  3305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.166ns
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.456     6.974 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.164    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.689     8.166    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.351     8.518    
                         clock uncertainty           -0.053     8.465    
    SLICE_X163Y172       FDPE (Setup_fdpe_C_D)       -0.047     8.418    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.049ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.642ns (32.501%)  route 1.333ns (67.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.333     8.372    reset_counter[0]
    SLICE_X162Y171       LUT1 (Prop_lut1_I0_O)        0.124     8.496 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.496    reset_counter0[0]
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.077    11.545    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.642ns (32.551%)  route 1.330ns (67.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.330     8.369    reset_counter[0]
    SLICE_X162Y171       LUT3 (Prop_lut3_I1_O)        0.124     8.493 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.493    reset_counter[2]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.081    11.549    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.668ns (33.378%)  route 1.333ns (66.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.333     8.372    reset_counter[0]
    SLICE_X162Y171       LUT2 (Prop_lut2_I0_O)        0.150     8.522 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.522    reset_counter[1]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.118    11.586    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.921    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I2_O)        0.124     8.045 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.234    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_CE)      -0.169    11.299    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.067ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.668ns (33.428%)  route 1.330ns (66.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.521ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.806     6.521    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.518     7.039 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.330     8.369    reset_counter[0]
    SLICE_X162Y171       LUT4 (Prop_lut4_I1_O)        0.150     8.519 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.519    reset_counter[3]_i_2_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.352    11.521    
                         clock uncertainty           -0.053    11.468    
    SLICE_X162Y171       FDSE (Setup_fdse_C_D)        0.118    11.586    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  3.067    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.419ns (37.721%)  route 0.692ns (62.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 11.168 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.803     6.518    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.419     6.937 r  FDPE_3/Q
                         net (fo=5, routed)           0.692     7.628    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.691    11.168    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.498    
                         clock uncertainty           -0.053    11.445    
    SLICE_X162Y171       FDSE (Setup_fdse_C_S)       -0.699    10.746    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.746    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  3.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.141     2.082 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.138    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.905     2.494    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.553     1.941    
    SLICE_X163Y172       FDPE (Hold_fdpe_C_D)         0.075     2.016    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.737%)  route 0.124ns (37.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.229    reset_counter[0]
    SLICE_X163Y171       LUT6 (Prop_lut6_I1_O)        0.045     2.274 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.274    ic_reset_i_1_n_0
    SLICE_X163Y171       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X163Y171       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.541     1.954    
    SLICE_X163Y171       FDRE (Hold_fdre_C_D)         0.091     2.045    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.279    reset_counter[2]
    SLICE_X162Y171       LUT4 (Prop_lut4_I0_O)        0.048     2.327 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.327    reset_counter[3]_i_2_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_D)         0.131     2.072    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.164     2.105 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.279    reset_counter[2]
    SLICE_X162Y171       LUT3 (Prop_lut3_I2_O)        0.045     2.324 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.324    reset_counter[2]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_D)         0.121     2.062    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.337%)  route 0.245ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.245     2.314    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.045     1.910    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.337%)  route 0.245ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.245     2.314    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.045     1.910    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.337%)  route 0.245ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.245     2.314    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.045     1.910    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.337%)  route 0.245ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X163Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y172       FDPE (Prop_fdpe_C_Q)         0.128     2.069 r  FDPE_3/Q
                         net (fo=5, routed)           0.245     2.314    clk200_rst
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.955    
    SLICE_X162Y171       FDSE (Hold_fdse_C_S)        -0.045     1.910    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (59.998%)  route 0.165ns (40.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.148     2.089 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.198    reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.099     2.297 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.352    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_CE)       -0.016     1.925    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (59.998%)  route 0.165ns (40.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.636     1.941    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDSE (Prop_fdse_C_Q)         0.148     2.089 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.109     2.198    reset_counter[3]
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.099     2.297 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.352    reset_counter[3]_i_1_n_0
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.906     2.495    clk200_clk
    SLICE_X162Y171       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.941    
    SLICE_X162Y171       FDSE (Hold_fdse_C_CE)       -0.016     1.925    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y172   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y171   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y171   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y172   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y171   ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y171   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain10_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 3.500ns (39.144%)  route 5.441ns (60.856%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.568     9.179    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X147Y188       LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  lm32_cpu/instruction_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           0.517     9.821    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_2
    SLICE_X147Y195       LUT5 (Prop_lut5_I3_O)        0.124     9.945 r  lm32_cpu/load_store_unit/data_mem_grain10_reg_i_9/O
                         net (fo=2, routed)           0.803    10.747    data_port_we[10]
    RAMB18_X7Y78         RAMB18E1                                     r  data_mem_grain10_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.666    11.666    sys_clk
    RAMB18_X7Y78         RAMB18E1                                     r  data_mem_grain10_reg/CLKARDCLK
                         clock pessimism              0.078    11.744    
                         clock uncertainty           -0.057    11.688    
    RAMB18_X7Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.156    data_mem_grain10_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.500ns (39.449%)  route 5.372ns (60.551%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 11.665 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.568     9.179    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X147Y188       LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  lm32_cpu/instruction_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           0.534     9.838    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_2
    SLICE_X146Y195       LUT5 (Prop_lut5_I3_O)        0.124     9.962 r  lm32_cpu/load_store_unit/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.717    10.678    data_port_we[9]
    RAMB18_X7Y76         RAMB18E1                                     r  data_mem_grain9_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.665    11.665    sys_clk
    RAMB18_X7Y76         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.078    11.743    
                         clock uncertainty           -0.057    11.687    
    RAMB18_X7Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.155    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         11.155    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain9_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 3.500ns (39.449%)  route 5.372ns (60.551%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 11.665 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.568     9.179    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X147Y188       LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  lm32_cpu/instruction_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           0.534     9.838    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_2
    SLICE_X146Y195       LUT5 (Prop_lut5_I3_O)        0.124     9.962 r  lm32_cpu/load_store_unit/data_mem_grain9_reg_i_9/O
                         net (fo=2, routed)           0.717    10.678    data_port_we[9]
    RAMB18_X7Y76         RAMB18E1                                     r  data_mem_grain9_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.665    11.665    sys_clk
    RAMB18_X7Y76         RAMB18E1                                     r  data_mem_grain9_reg/CLKARDCLK
                         clock pessimism              0.078    11.743    
                         clock uncertainty           -0.057    11.687    
    RAMB18_X7Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.155    data_mem_grain9_reg
  -------------------------------------------------------------------
                         required time                         11.155    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain11_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.854ns  (logic 3.500ns (39.529%)  route 5.354ns (60.471%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.568     9.179    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X147Y188       LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  lm32_cpu/instruction_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           0.529     9.833    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_2
    SLICE_X140Y190       LUT5 (Prop_lut5_I3_O)        0.124     9.957 r  lm32_cpu/load_store_unit/data_mem_grain11_reg_i_9/O
                         net (fo=2, routed)           0.704    10.660    data_port_we[11]
    RAMB18_X7Y79         RAMB18E1                                     r  data_mem_grain11_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.666    11.666    sys_clk
    RAMB18_X7Y79         RAMB18E1                                     r  data_mem_grain11_reg/CLKARDCLK
                         clock pessimism              0.078    11.744    
                         clock uncertainty           -0.057    11.688    
    RAMB18_X7Y79         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.156    data_mem_grain11_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain10_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 3.500ns (39.606%)  route 5.337ns (60.394%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.568     9.179    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X147Y188       LUT6 (Prop_lut6_I0_O)        0.124     9.303 r  lm32_cpu/instruction_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           0.517     9.821    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_2
    SLICE_X147Y195       LUT5 (Prop_lut5_I3_O)        0.124     9.945 r  lm32_cpu/load_store_unit/data_mem_grain10_reg_i_9/O
                         net (fo=2, routed)           0.698    10.643    data_port_we[10]
    RAMB18_X7Y78         RAMB18E1                                     r  data_mem_grain10_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.666    11.666    sys_clk
    RAMB18_X7Y78         RAMB18E1                                     r  data_mem_grain10_reg/CLKARDCLK
                         clock pessimism              0.078    11.744    
                         clock uncertainty           -0.057    11.688    
    RAMB18_X7Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.156    data_mem_grain10_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain4_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.500ns (39.663%)  route 5.324ns (60.337%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.342     8.347    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X150Y185       LUT6 (Prop_lut6_I0_O)        0.124     8.471 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11/O
                         net (fo=2, routed)           0.319     8.790    lm32_cpu/instruction_unit/data_mem_grain4_reg_i_11_n_0
    SLICE_X150Y187       LUT6 (Prop_lut6_I0_O)        0.124     8.914 r  lm32_cpu/instruction_unit/data_mem_grain4_reg_i_10/O
                         net (fo=4, routed)           0.599     9.513    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_3
    SLICE_X153Y187       LUT5 (Prop_lut5_I3_O)        0.124     9.637 r  lm32_cpu/load_store_unit/data_mem_grain4_reg_i_9/O
                         net (fo=2, routed)           0.993    10.630    data_port_we[4]
    RAMB18_X8Y70         RAMB18E1                                     r  data_mem_grain4_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.657    11.657    sys_clk
    RAMB18_X8Y70         RAMB18E1                                     r  data_mem_grain4_reg/CLKARDCLK
                         clock pessimism              0.078    11.735    
                         clock uncertainty           -0.057    11.679    
    RAMB18_X8Y70         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.147    data_mem_grain4_reg
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain2_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 3.500ns (39.617%)  route 5.335ns (60.383%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.666     9.278    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X152Y192       LUT6 (Prop_lut6_I0_O)        0.124     9.402 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.467     9.869    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_1
    SLICE_X153Y191       LUT5 (Prop_lut5_I3_O)        0.124     9.993 r  lm32_cpu/load_store_unit/data_mem_grain2_reg_i_9/O
                         net (fo=2, routed)           0.648    10.641    data_port_we[2]
    RAMB18_X8Y76         RAMB18E1                                     r  data_mem_grain2_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.669    11.669    sys_clk
    RAMB18_X8Y76         RAMB18E1                                     r  data_mem_grain2_reg/CLKARDCLK
                         clock pessimism              0.078    11.747    
                         clock uncertainty           -0.057    11.691    
    RAMB18_X8Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.159    data_mem_grain2_reg
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain2_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 3.500ns (39.617%)  route 5.335ns (60.383%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.666     9.278    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X152Y192       LUT6 (Prop_lut6_I0_O)        0.124     9.402 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.467     9.869    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_1
    SLICE_X153Y191       LUT5 (Prop_lut5_I3_O)        0.124     9.993 r  lm32_cpu/load_store_unit/data_mem_grain2_reg_i_9/O
                         net (fo=2, routed)           0.648    10.641    data_port_we[2]
    RAMB18_X8Y76         RAMB18E1                                     r  data_mem_grain2_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.669    11.669    sys_clk
    RAMB18_X8Y76         RAMB18E1                                     r  data_mem_grain2_reg/CLKARDCLK
                         clock pessimism              0.078    11.747    
                         clock uncertainty           -0.057    11.691    
    RAMB18_X8Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.159    data_mem_grain2_reg
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain3_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 3.500ns (39.625%)  route 5.333ns (60.375%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 11.670 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.666     9.278    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X152Y192       LUT6 (Prop_lut6_I0_O)        0.124     9.402 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.473     9.875    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_1
    SLICE_X153Y195       LUT5 (Prop_lut5_I3_O)        0.124     9.999 r  lm32_cpu/load_store_unit/data_mem_grain3_reg_i_9/O
                         net (fo=2, routed)           0.640    10.639    data_port_we[3]
    RAMB18_X8Y79         RAMB18E1                                     r  data_mem_grain3_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.670    11.670    sys_clk
    RAMB18_X8Y79         RAMB18E1                                     r  data_mem_grain3_reg/CLKARDCLK
                         clock pessimism              0.078    11.748    
                         clock uncertainty           -0.057    11.692    
    RAMB18_X8Y79         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    11.160    data_mem_grain3_reg
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain0_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 3.500ns (39.739%)  route 5.308ns (60.261%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 11.666 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        1.806     1.806    sys_clk
    SLICE_X157Y180       FDRE                                         r  bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y180       FDRE (Prop_fdre_C_Q)         0.456     2.262 r  bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.668     2.930    bridge_address[0]
    SLICE_X156Y179       LUT2 (Prop_lut2_I0_O)        0.124     3.054 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.054    tag_mem_reg_i_43_n_0
    SLICE_X156Y179       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.586 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.586    tag_mem_reg_i_33_n_0
    SLICE_X156Y180       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.700 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.700    tag_mem_reg_i_32_n_0
    SLICE_X156Y181       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.814 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.814    tag_mem_reg_i_31_n_0
    SLICE_X156Y182       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.928 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.928    tag_mem_reg_i_37_n_0
    SLICE_X156Y183       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.042 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.042    tag_mem_reg_i_36_n_0
    SLICE_X156Y184       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.156    tag_mem_reg_i_35_n_0
    SLICE_X156Y185       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.395 r  tag_mem_reg_i_34/O[2]
                         net (fo=2, routed)           0.679     5.074    lm32_cpu/instruction_unit/bridge_wishbone_adr[26]
    SLICE_X155Y184       LUT5 (Prop_lut5_I4_O)        0.302     5.376 r  lm32_cpu/instruction_unit/tag_mem_reg_i_10/O
                         net (fo=8, routed)           0.627     6.003    lm32_cpu/instruction_unit/tag_mem_reg
    SLICE_X154Y185       LUT6 (Prop_lut6_I1_O)        0.124     6.127 r  lm32_cpu/instruction_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.127    lm32_cpu/instruction_unit/tag_mem_reg_i_47_n_0
    SLICE_X154Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.660 r  lm32_cpu/instruction_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=5, routed)           0.764     7.424    lm32_cpu/instruction_unit/CO[0]
    SLICE_X155Y186       LUT4 (Prop_lut4_I0_O)        0.124     7.548 f  lm32_cpu/instruction_unit/icache_refill_data[31]_i_5/O
                         net (fo=2, routed)           0.333     7.881    lm32_cpu/instruction_unit/icache_refill_data[31]_i_5_n_0
    SLICE_X152Y185       LUT5 (Prop_lut5_I4_O)        0.124     8.005 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17/O
                         net (fo=2, routed)           0.482     8.487    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_17_n_0
    SLICE_X149Y186       LUT6 (Prop_lut6_I0_O)        0.124     8.611 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15/O
                         net (fo=2, routed)           0.666     9.278    lm32_cpu/instruction_unit/data_mem_grain0_reg_i_15_n_0
    SLICE_X152Y192       LUT6 (Prop_lut6_I0_O)        0.124     9.402 r  lm32_cpu/instruction_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.520     9.922    lm32_cpu/load_store_unit/basesoc_grant_reg[1]_1
    SLICE_X153Y187       LUT5 (Prop_lut5_I3_O)        0.124    10.046 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_9/O
                         net (fo=2, routed)           0.567    10.614    data_port_we[0]
    RAMB18_X8Y74         RAMB18E1                                     r  data_mem_grain0_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3306, routed)        1.666    11.666    sys_clk
    RAMB18_X8Y74         RAMB18E1                                     r  data_mem_grain0_reg/CLKARDCLK
                         clock pessimism              0.078    11.744    
                         clock uncertainty           -0.057    11.688    
    RAMB18_X8Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    11.156    data_mem_grain0_reg
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  0.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.661%)  route 0.230ns (58.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.613     0.613    lm32_cpu/instruction_unit/out
    SLICE_X142Y184       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y184       FDRE (Prop_fdre_C_Q)         0.164     0.777 r  lm32_cpu/instruction_unit/icache_refill_data_reg[25]/Q
                         net (fo=1, routed)           0.230     1.006    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][25]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.918     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.684    
    RAMB36_X7Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     0.980    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.615     0.615    sys_clk
    SLICE_X143Y188       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y188       FDRE (Prop_fdre_C_Q)         0.141     0.756 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.974    storage_reg_0_15_0_5/ADDRD0
    SLICE_X142Y188       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.887     0.887    storage_reg_0_15_0_5/WCLK
    SLICE_X142Y188       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.259     0.628    
    SLICE_X142Y188       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.938    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 controllerinjector_bankmachine6_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_22/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.619     0.619    sys_clk
    SLICE_X155Y156       FDRE                                         r  controllerinjector_bankmachine6_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y156       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  controllerinjector_bankmachine6_produce_reg[0]/Q
                         net (fo=35, routed)          0.228     0.988    storage_8_reg_0_7_18_22/ADDRD0
    SLICE_X154Y156       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3306, routed)        0.891     0.891    storage_8_reg_0_7_18_22/WCLK
    SLICE_X154Y156       RAMD32                                       r  storage_8_reg_0_7_18_22/RAMA/CLK
                         clock pessimism             -0.259     0.632    
    SLICE_X154Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.942    storage_8_reg_0_7_18_22/RAMA
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y74     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y75     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y41    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X8Y74    data_mem_grain0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X7Y78    data_mem_grain10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X7Y79    data_mem_grain11_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y35    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X8Y72    data_mem_grain12_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y32    memdat_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y184  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y184  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y184  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y184  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y184  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y186  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X146Y180  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y186  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.394 (r) | FAST    |     3.611 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.682 (r) | SLOW    |    -0.075 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.363 (r) | SLOW    |    -2.371 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.546 (r) | SLOW    |    -2.209 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    11.200 (r) | SLOW    |    -2.564 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.059 (r) | SLOW    |      1.771 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.432 (r) | SLOW    |      1.468 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.734 (r) | SLOW    |      1.598 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.211 (r) | SLOW    |      1.856 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.523 (r) | SLOW    |      1.993 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.594 (r) | SLOW    |      1.549 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.051 (r) | SLOW    |      1.766 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.746 (r) | SLOW    |      1.610 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.373 (r) | SLOW    |      1.925 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.297 (r) | SLOW    |      2.315 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.676 (r) | SLOW    |      2.039 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.835 (r) | SLOW    |      2.101 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.290 (r) | SLOW    |      2.301 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.450 (r) | SLOW    |      2.392 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.985 (r) | SLOW    |      2.159 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.590 (r) | SLOW    |      2.438 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.908 (r) | SLOW    |      1.685 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.146 (r) | SLOW    |      2.214 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.909 (r) | SLOW    |      1.687 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.147 (r) | SLOW    |      2.212 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.604 (r) | SLOW    |      5.214 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     11.256 (r) | SLOW    |      3.943 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     13.640 (r) | SLOW    |      5.211 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     13.626 (r) | SLOW    |      5.236 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     13.682 (r) | SLOW    |      5.259 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     10.847 (r) | SLOW    |      3.767 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     12.020 (r) | SLOW    |      4.231 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     15.181 (r) | SLOW    |      5.539 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     15.213 (r) | SLOW    |      5.413 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.951 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.592 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.158 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.059 (r) | SLOW    |   1.771 (r) | FAST    |    0.627 |
ddram_dq[1]        |   6.432 (r) | SLOW    |   1.468 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.734 (r) | SLOW    |   1.598 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.211 (r) | SLOW    |   1.856 (r) | FAST    |    0.779 |
ddram_dq[4]        |   7.523 (r) | SLOW    |   1.993 (r) | FAST    |    1.091 |
ddram_dq[5]        |   6.594 (r) | SLOW    |   1.549 (r) | FAST    |    0.162 |
ddram_dq[6]        |   7.051 (r) | SLOW    |   1.766 (r) | FAST    |    0.619 |
ddram_dq[7]        |   6.746 (r) | SLOW    |   1.610 (r) | FAST    |    0.315 |
ddram_dq[8]        |   7.373 (r) | SLOW    |   1.925 (r) | FAST    |    0.942 |
ddram_dq[9]        |   8.297 (r) | SLOW    |   2.315 (r) | FAST    |    1.866 |
ddram_dq[10]       |   7.676 (r) | SLOW    |   2.039 (r) | FAST    |    1.244 |
ddram_dq[11]       |   7.835 (r) | SLOW    |   2.101 (r) | FAST    |    1.403 |
ddram_dq[12]       |   8.290 (r) | SLOW    |   2.301 (r) | FAST    |    1.858 |
ddram_dq[13]       |   8.450 (r) | SLOW    |   2.392 (r) | FAST    |    2.018 |
ddram_dq[14]       |   7.985 (r) | SLOW    |   2.159 (r) | FAST    |    1.553 |
ddram_dq[15]       |   8.590 (r) | SLOW    |   2.438 (r) | FAST    |    2.158 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.590 (r) | SLOW    |   1.468 (r) | FAST    |    2.158 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.240 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.908 (r) | SLOW    |   1.685 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.146 (r) | SLOW    |   2.214 (r) | FAST    |    1.239 |
ddram_dqs_p[0]     |   6.909 (r) | SLOW    |   1.687 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.147 (r) | SLOW    |   2.212 (r) | FAST    |    1.240 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.147 (r) | SLOW    |   1.685 (r) | FAST    |    1.240 |
-------------------+-------------+---------+-------------+---------+----------+




