/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT6_PC6
.set Rx_1__0__PORT, 6
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT6_AG
.set Rx_1__AMUX, CYREG_PRT6_AMUX
.set Rx_1__BIE, CYREG_PRT6_BIE
.set Rx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rx_1__BYP, CYREG_PRT6_BYP
.set Rx_1__CTL, CYREG_PRT6_CTL
.set Rx_1__DM0, CYREG_PRT6_DM0
.set Rx_1__DM1, CYREG_PRT6_DM1
.set Rx_1__DM2, CYREG_PRT6_DM2
.set Rx_1__DR, CYREG_PRT6_DR
.set Rx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 6
.set Rx_1__PRT, CYREG_PRT6_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rx_1__PS, CYREG_PRT6_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SLW, CYREG_PRT6_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Tx_1__0__MASK, 0x01
.set Tx_1__0__PC, CYREG_PRT6_PC0
.set Tx_1__0__PORT, 6
.set Tx_1__0__SHIFT, 0
.set Tx_1__AG, CYREG_PRT6_AG
.set Tx_1__AMUX, CYREG_PRT6_AMUX
.set Tx_1__BIE, CYREG_PRT6_BIE
.set Tx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_1__BYP, CYREG_PRT6_BYP
.set Tx_1__CTL, CYREG_PRT6_CTL
.set Tx_1__DM0, CYREG_PRT6_DM0
.set Tx_1__DM1, CYREG_PRT6_DM1
.set Tx_1__DM2, CYREG_PRT6_DM2
.set Tx_1__DR, CYREG_PRT6_DR
.set Tx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_1__MASK, 0x01
.set Tx_1__PORT, 6
.set Tx_1__PRT, CYREG_PRT6_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_1__PS, CYREG_PRT6_PS
.set Tx_1__SHIFT, 0
.set Tx_1__SLW, CYREG_PRT6_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB15_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB15_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB15_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB15_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* Black */
.set Black__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Black__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Black__INTC_MASK, 0x01
.set Black__INTC_NUMBER, 0
.set Black__INTC_PRIOR_NUM, 7
.set Black__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Black__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Black__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* HSync */
.set HSync__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set HSync__0__MASK, 0x80
.set HSync__0__PC, CYREG_PRT2_PC7
.set HSync__0__PORT, 2
.set HSync__0__SHIFT, 7
.set HSync__AG, CYREG_PRT2_AG
.set HSync__AMUX, CYREG_PRT2_AMUX
.set HSync__BIE, CYREG_PRT2_BIE
.set HSync__BIT_MASK, CYREG_PRT2_BIT_MASK
.set HSync__BYP, CYREG_PRT2_BYP
.set HSync__CTL, CYREG_PRT2_CTL
.set HSync__DM0, CYREG_PRT2_DM0
.set HSync__DM1, CYREG_PRT2_DM1
.set HSync__DM2, CYREG_PRT2_DM2
.set HSync__DR, CYREG_PRT2_DR
.set HSync__INP_DIS, CYREG_PRT2_INP_DIS
.set HSync__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set HSync__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set HSync__LCD_EN, CYREG_PRT2_LCD_EN
.set HSync__MASK, 0x80
.set HSync__PORT, 2
.set HSync__PRT, CYREG_PRT2_PRT
.set HSync__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set HSync__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set HSync__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set HSync__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set HSync__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set HSync__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set HSync__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set HSync__PS, CYREG_PRT2_PS
.set HSync__SHIFT, 7
.set HSync__SLW, CYREG_PRT2_SLW

/* Motor */
.set Motor__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Motor__0__MASK, 0x40
.set Motor__0__PC, CYREG_PRT3_PC6
.set Motor__0__PORT, 3
.set Motor__0__SHIFT, 6
.set Motor__AG, CYREG_PRT3_AG
.set Motor__AMUX, CYREG_PRT3_AMUX
.set Motor__BIE, CYREG_PRT3_BIE
.set Motor__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Motor__BYP, CYREG_PRT3_BYP
.set Motor__CTL, CYREG_PRT3_CTL
.set Motor__DM0, CYREG_PRT3_DM0
.set Motor__DM1, CYREG_PRT3_DM1
.set Motor__DM2, CYREG_PRT3_DM2
.set Motor__DR, CYREG_PRT3_DR
.set Motor__INP_DIS, CYREG_PRT3_INP_DIS
.set Motor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Motor__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Motor__LCD_EN, CYREG_PRT3_LCD_EN
.set Motor__MASK, 0x40
.set Motor__PORT, 3
.set Motor__PRT, CYREG_PRT3_PRT
.set Motor__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Motor__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Motor__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Motor__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Motor__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Motor__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Motor__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Motor__PS, CYREG_PRT3_PS
.set Motor__SHIFT, 6
.set Motor__SLW, CYREG_PRT3_SLW

/* Timer */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1

/* CamOut */
.set CamOut__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set CamOut__0__MASK, 0x01
.set CamOut__0__PC, CYREG_PRT4_PC0
.set CamOut__0__PORT, 4
.set CamOut__0__SHIFT, 0
.set CamOut__AG, CYREG_PRT4_AG
.set CamOut__AMUX, CYREG_PRT4_AMUX
.set CamOut__BIE, CYREG_PRT4_BIE
.set CamOut__BIT_MASK, CYREG_PRT4_BIT_MASK
.set CamOut__BYP, CYREG_PRT4_BYP
.set CamOut__CTL, CYREG_PRT4_CTL
.set CamOut__DM0, CYREG_PRT4_DM0
.set CamOut__DM1, CYREG_PRT4_DM1
.set CamOut__DM2, CYREG_PRT4_DM2
.set CamOut__DR, CYREG_PRT4_DR
.set CamOut__INP_DIS, CYREG_PRT4_INP_DIS
.set CamOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set CamOut__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set CamOut__LCD_EN, CYREG_PRT4_LCD_EN
.set CamOut__MASK, 0x01
.set CamOut__PORT, 4
.set CamOut__PRT, CYREG_PRT4_PRT
.set CamOut__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set CamOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set CamOut__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set CamOut__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set CamOut__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set CamOut__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set CamOut__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set CamOut__PS, CYREG_PRT4_PS
.set CamOut__SHIFT, 0
.set CamOut__SLW, CYREG_PRT4_SLW

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP1_CLK
.set Comp_1_ctComp__CMP_MASK, 0x02
.set Comp_1_ctComp__CMP_NUMBER, 1
.set Comp_1_ctComp__CR, CYREG_CMP1_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT1_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x02
.set Comp_1_ctComp__LUT__MSK_SHIFT, 1
.set Comp_1_ctComp__LUT__MX, CYREG_LUT1_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x02
.set Comp_1_ctComp__LUT__SR_SHIFT, 1
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x02
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x02
.set Comp_1_ctComp__SW0, CYREG_CMP1_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP1_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP1_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP1_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP1_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP1_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP1_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x02
.set Comp_1_ctComp__WRK_SHIFT, 1

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x03
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x08
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x08

/* Counter */
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set Counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set Counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set Counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x6B
.set Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB11_ST

/* OddEven */
.set OddEven__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set OddEven__0__MASK, 0x40
.set OddEven__0__PC, CYREG_PRT4_PC6
.set OddEven__0__PORT, 4
.set OddEven__0__SHIFT, 6
.set OddEven__AG, CYREG_PRT4_AG
.set OddEven__AMUX, CYREG_PRT4_AMUX
.set OddEven__BIE, CYREG_PRT4_BIE
.set OddEven__BIT_MASK, CYREG_PRT4_BIT_MASK
.set OddEven__BYP, CYREG_PRT4_BYP
.set OddEven__CTL, CYREG_PRT4_CTL
.set OddEven__DM0, CYREG_PRT4_DM0
.set OddEven__DM1, CYREG_PRT4_DM1
.set OddEven__DM2, CYREG_PRT4_DM2
.set OddEven__DR, CYREG_PRT4_DR
.set OddEven__INP_DIS, CYREG_PRT4_INP_DIS
.set OddEven__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set OddEven__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set OddEven__LCD_EN, CYREG_PRT4_LCD_EN
.set OddEven__MASK, 0x40
.set OddEven__PORT, 4
.set OddEven__PRT, CYREG_PRT4_PRT
.set OddEven__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set OddEven__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set OddEven__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set OddEven__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set OddEven__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set OddEven__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set OddEven__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set OddEven__PS, CYREG_PRT4_PS
.set OddEven__SHIFT, 6
.set OddEven__SLW, CYREG_PRT4_SLW

/* FirstLine */
.set FirstLine__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set FirstLine__0__MASK, 0x04
.set FirstLine__0__PC, CYREG_PRT5_PC2
.set FirstLine__0__PORT, 5
.set FirstLine__0__SHIFT, 2
.set FirstLine__AG, CYREG_PRT5_AG
.set FirstLine__AMUX, CYREG_PRT5_AMUX
.set FirstLine__BIE, CYREG_PRT5_BIE
.set FirstLine__BIT_MASK, CYREG_PRT5_BIT_MASK
.set FirstLine__BYP, CYREG_PRT5_BYP
.set FirstLine__CTL, CYREG_PRT5_CTL
.set FirstLine__DM0, CYREG_PRT5_DM0
.set FirstLine__DM1, CYREG_PRT5_DM1
.set FirstLine__DM2, CYREG_PRT5_DM2
.set FirstLine__DR, CYREG_PRT5_DR
.set FirstLine__INP_DIS, CYREG_PRT5_INP_DIS
.set FirstLine__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set FirstLine__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set FirstLine__LCD_EN, CYREG_PRT5_LCD_EN
.set FirstLine__MASK, 0x04
.set FirstLine__PORT, 5
.set FirstLine__PRT, CYREG_PRT5_PRT
.set FirstLine__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set FirstLine__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set FirstLine__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set FirstLine__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set FirstLine__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set FirstLine__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set FirstLine__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set FirstLine__PS, CYREG_PRT5_PS
.set FirstLine__SHIFT, 2
.set FirstLine__SLW, CYREG_PRT5_SLW

/* HallEffect */
.set HallEffect__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set HallEffect__0__MASK, 0x01
.set HallEffect__0__PC, CYREG_PRT12_PC0
.set HallEffect__0__PORT, 12
.set HallEffect__0__SHIFT, 0
.set HallEffect__AG, CYREG_PRT12_AG
.set HallEffect__BIE, CYREG_PRT12_BIE
.set HallEffect__BIT_MASK, CYREG_PRT12_BIT_MASK
.set HallEffect__BYP, CYREG_PRT12_BYP
.set HallEffect__DM0, CYREG_PRT12_DM0
.set HallEffect__DM1, CYREG_PRT12_DM1
.set HallEffect__DM2, CYREG_PRT12_DM2
.set HallEffect__DR, CYREG_PRT12_DR
.set HallEffect__INP_DIS, CYREG_PRT12_INP_DIS
.set HallEffect__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set HallEffect__MASK, 0x01
.set HallEffect__PORT, 12
.set HallEffect__PRT, CYREG_PRT12_PRT
.set HallEffect__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set HallEffect__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set HallEffect__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set HallEffect__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set HallEffect__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set HallEffect__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set HallEffect__PS, CYREG_PRT12_PS
.set HallEffect__SHIFT, 0
.set HallEffect__SIO_CFG, CYREG_PRT12_SIO_CFG
.set HallEffect__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set HallEffect__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set HallEffect__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set HallEffect__SLW, CYREG_PRT12_SLW

/* StartFrame */
.set StartFrame__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set StartFrame__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set StartFrame__INTC_MASK, 0x04
.set StartFrame__INTC_NUMBER, 2
.set StartFrame__INTC_PRIOR_NUM, 7
.set StartFrame__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set StartFrame__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set StartFrame__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Vcomp_225V */
.set Vcomp_225V__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Vcomp_225V__0__MASK, 0x40
.set Vcomp_225V__0__PC, CYREG_PRT1_PC6
.set Vcomp_225V__0__PORT, 1
.set Vcomp_225V__0__SHIFT, 6
.set Vcomp_225V__AG, CYREG_PRT1_AG
.set Vcomp_225V__AMUX, CYREG_PRT1_AMUX
.set Vcomp_225V__BIE, CYREG_PRT1_BIE
.set Vcomp_225V__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Vcomp_225V__BYP, CYREG_PRT1_BYP
.set Vcomp_225V__CTL, CYREG_PRT1_CTL
.set Vcomp_225V__DM0, CYREG_PRT1_DM0
.set Vcomp_225V__DM1, CYREG_PRT1_DM1
.set Vcomp_225V__DM2, CYREG_PRT1_DM2
.set Vcomp_225V__DR, CYREG_PRT1_DR
.set Vcomp_225V__INP_DIS, CYREG_PRT1_INP_DIS
.set Vcomp_225V__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Vcomp_225V__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Vcomp_225V__LCD_EN, CYREG_PRT1_LCD_EN
.set Vcomp_225V__MASK, 0x40
.set Vcomp_225V__PORT, 1
.set Vcomp_225V__PRT, CYREG_PRT1_PRT
.set Vcomp_225V__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Vcomp_225V__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Vcomp_225V__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Vcomp_225V__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Vcomp_225V__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Vcomp_225V__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Vcomp_225V__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Vcomp_225V__PS, CYREG_PRT1_PS
.set Vcomp_225V__SHIFT, 6
.set Vcomp_225V__SLW, CYREG_PRT1_SLW

/* VideoTimer */
.set VideoTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set VideoTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set VideoTimer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set VideoTimer_TimerUDB_rstSts_stsreg__1__POS, 1
.set VideoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set VideoTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set VideoTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set VideoTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set VideoTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set VideoTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set VideoTimer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set VideoTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set VideoTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VideoTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VideoTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set VideoTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set VideoTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set VideoTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VideoTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set VideoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set VideoTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set VideoTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set VideoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set VideoTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set VideoTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set VideoTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set VideoTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set VideoTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set VideoTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set VideoTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set VideoTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set VideoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set VideoTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set VideoTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set VideoTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set VideoTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set VideoTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set VideoTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set VideoTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* HE_Interrupt */
.set HE_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HE_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HE_Interrupt__INTC_MASK, 0x02
.set HE_Interrupt__INTC_NUMBER, 1
.set HE_Interrupt__INTC_PRIOR_NUM, 7
.set HE_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set HE_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HE_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* OddEvenTimer */
.set OddEvenTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OddEvenTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set OddEvenTimer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set OddEvenTimer_TimerUDB_rstSts_stsreg__1__POS, 1
.set OddEvenTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set OddEvenTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set OddEvenTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OddEvenTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set OddEvenTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OddEvenTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set OddEvenTimer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set OddEvenTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set OddEvenTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OddEvenTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OddEvenTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set OddEvenTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set OddEvenTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set OddEvenTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set OddEvenTimer_TimerUDB_sCapCount_counter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set OddEvenTimer_TimerUDB_sCapCount_counter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__COUNT_REG, CYREG_B0_UDB10_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set OddEvenTimer_TimerUDB_sCapCount_counter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB13_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OddEvenTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB13_MSK
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB12_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB12_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB12_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB12_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB12_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB12_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB13_A0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB13_A1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB13_D0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB13_D1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB13_F0
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB13_F1
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set OddEvenTimer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL

/* VerifyLeftBlackEdge */
.set VerifyLeftBlackEdge__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set VerifyLeftBlackEdge__0__MASK, 0x40
.set VerifyLeftBlackEdge__0__PC, CYREG_PRT5_PC6
.set VerifyLeftBlackEdge__0__PORT, 5
.set VerifyLeftBlackEdge__0__SHIFT, 6
.set VerifyLeftBlackEdge__AG, CYREG_PRT5_AG
.set VerifyLeftBlackEdge__AMUX, CYREG_PRT5_AMUX
.set VerifyLeftBlackEdge__BIE, CYREG_PRT5_BIE
.set VerifyLeftBlackEdge__BIT_MASK, CYREG_PRT5_BIT_MASK
.set VerifyLeftBlackEdge__BYP, CYREG_PRT5_BYP
.set VerifyLeftBlackEdge__CTL, CYREG_PRT5_CTL
.set VerifyLeftBlackEdge__DM0, CYREG_PRT5_DM0
.set VerifyLeftBlackEdge__DM1, CYREG_PRT5_DM1
.set VerifyLeftBlackEdge__DM2, CYREG_PRT5_DM2
.set VerifyLeftBlackEdge__DR, CYREG_PRT5_DR
.set VerifyLeftBlackEdge__INP_DIS, CYREG_PRT5_INP_DIS
.set VerifyLeftBlackEdge__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set VerifyLeftBlackEdge__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set VerifyLeftBlackEdge__LCD_EN, CYREG_PRT5_LCD_EN
.set VerifyLeftBlackEdge__MASK, 0x40
.set VerifyLeftBlackEdge__PORT, 5
.set VerifyLeftBlackEdge__PRT, CYREG_PRT5_PRT
.set VerifyLeftBlackEdge__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set VerifyLeftBlackEdge__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set VerifyLeftBlackEdge__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set VerifyLeftBlackEdge__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set VerifyLeftBlackEdge__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set VerifyLeftBlackEdge__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set VerifyLeftBlackEdge__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set VerifyLeftBlackEdge__PS, CYREG_PRT5_PS
.set VerifyLeftBlackEdge__SHIFT, 6
.set VerifyLeftBlackEdge__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
