Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 651b9c1a78da4b06afe810ff4c08df9f --incr --debug typical --relax --mt 2 -L util_vector_logic_v2_0_1 -L xil_defaultlib -L util_reduced_logic_v2_0_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Utility_Vectors_wrapper_behav xil_defaultlib.Utility_Vectors_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4_util_r...
Compiling module xil_defaultlib.Utility_Vectors_util_reduced_log...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.Utility_Vectors_util_vector_logi...
Compiling module xil_defaultlib.Utility_Vectors
Compiling module xil_defaultlib.Utility_Vectors_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Utility_Vectors_wrapper_behav
