{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 20:46:31 2022 " "Info: Processing started: Mon Apr 11 20:46:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count_24 -c count_24 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count_24 -c count_24" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "qd " "Info: Assuming node \"qd\" is an undefined clock" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "qd" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "change " "Info: Assuming node \"change\" is an undefined clock" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "change" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "m_clk~0 " "Info: Detected gated clock \"m_clk~0\" as buffer" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "m_clk~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] register num1\[3\] 217.39 MHz 4.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 217.39 MHz between source register \"lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" and destination register \"num1\[3\]\" (period= 4.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Longest register register " "Info: + Longest register to register delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC3_A22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A22; Fanout = 6; REG Node = 'lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns Equal2~1 2 COMB LC5_A22 2 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC5_A22; Fanout = 2; COMB Node = 'Equal2~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 2.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT 3 COMB LC1_A23 2 " "Info: 3: + IC(0.400 ns) + CELL(0.400 ns) = 2.000 ns; Loc. = LC1_A23; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 4 COMB LC2_A23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.100 ns; Loc. = LC2_A23; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 5 COMB LC3_A23 1 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.200 ns; Loc. = LC3_A23; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.100 ns lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[3\] 6 COMB LC4_A23 1 " "Info: 6: + IC(0.000 ns) + CELL(0.900 ns) = 3.100 ns; Loc. = LC4_A23; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] } "NODE_NAME" } } { "addcore.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 3.900 ns num1\[3\] 7 REG LC1_A24 3 " "Info: 7: + IC(0.400 ns) + CELL(0.400 ns) = 3.900 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 76.92 % ) " "Info: Total cell delay = 3.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 23.08 % ) " "Info: Total interconnect delay = 0.900 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} Equal2~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] {} num1[3] {} } { 0.000ns 0.100ns 0.400ns 0.000ns 0.000ns 0.000ns 0.400ns } { 0.000ns 1.100ns 0.400ns 0.100ns 0.100ns 0.900ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_40; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 2.400 ns m_clk~0 2 COMB LC1_A18 8 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC1_A18; Fanout = 8; COMB Node = 'm_clk~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { clk m_clk~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.100 ns num1\[3\] 3 REG LC1_A24 3 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { m_clk~0 num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 41.18 % ) " "Info: Total cell delay = 2.100 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 58.82 % ) " "Info: Total interconnect delay = 3.000 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.100 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_40; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 2.400 ns m_clk~0 2 COMB LC1_A18 8 " "Info: 2: + IC(0.300 ns) + CELL(0.800 ns) = 2.400 ns; Loc. = LC1_A18; Fanout = 8; COMB Node = 'm_clk~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { clk m_clk~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.100 ns lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 3 REG LC3_A22 6 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.100 ns; Loc. = LC3_A22; Fanout = 6; REG Node = 'lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 41.18 % ) " "Info: Total cell delay = 2.100 ns ( 41.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 58.82 % ) " "Info: Total interconnect delay = 3.000 ns ( 58.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 0.800ns 0.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 0.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} Equal2~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] {} num1[3] {} } { 0.000ns 0.100ns 0.400ns 0.000ns 0.000ns 0.000ns 0.400ns } { 0.000ns 1.100ns 0.400ns 0.100ns 0.100ns 0.900ns 0.400ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 0.800ns 0.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { clk m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.100 ns" { clk {} clk~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 0.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "qd register lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] register num1\[3\] 217.39 MHz 4.6 ns Internal " "Info: Clock \"qd\" has Internal fmax of 217.39 MHz between source register \"lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" and destination register \"num1\[3\]\" (period= 4.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Longest register register " "Info: + Longest register to register delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC3_A22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A22; Fanout = 6; REG Node = 'lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns Equal2~1 2 COMB LC5_A22 2 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC5_A22; Fanout = 2; COMB Node = 'Equal2~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 2.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT 3 COMB LC1_A23 2 " "Info: 3: + IC(0.400 ns) + CELL(0.400 ns) = 2.000 ns; Loc. = LC1_A23; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 4 COMB LC2_A23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.100 ns; Loc. = LC2_A23; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 5 COMB LC3_A23 1 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.200 ns; Loc. = LC3_A23; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.100 ns lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[3\] 6 COMB LC4_A23 1 " "Info: 6: + IC(0.000 ns) + CELL(0.900 ns) = 3.100 ns; Loc. = LC4_A23; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] } "NODE_NAME" } } { "addcore.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 3.900 ns num1\[3\] 7 REG LC1_A24 3 " "Info: 7: + IC(0.400 ns) + CELL(0.400 ns) = 3.900 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 76.92 % ) " "Info: Total cell delay = 3.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 23.08 % ) " "Info: Total interconnect delay = 0.900 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} Equal2~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] {} num1[3] {} } { 0.000ns 0.100ns 0.400ns 0.000ns 0.000ns 0.000ns 0.400ns } { 0.000ns 1.100ns 0.400ns 0.100ns 0.100ns 0.900ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"qd\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns qd 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'qd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 2.600 ns m_clk~0 2 COMB LC1_A18 8 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 2.600 ns; Loc. = LC1_A18; Fanout = 8; COMB Node = 'm_clk~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { qd m_clk~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.300 ns num1\[3\] 3 REG LC1_A24 3 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { m_clk~0 num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 43.40 % ) " "Info: Total cell delay = 2.300 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 56.60 % ) " "Info: Total interconnect delay = 3.000 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"qd\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns qd 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'qd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 2.600 ns m_clk~0 2 COMB LC1_A18 8 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 2.600 ns; Loc. = LC1_A18; Fanout = 8; COMB Node = 'm_clk~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { qd m_clk~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 3 REG LC3_A22 6 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC3_A22; Fanout = 6; REG Node = 'lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 43.40 % ) " "Info: Total cell delay = 2.300 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 56.60 % ) " "Info: Total interconnect delay = 3.000 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} Equal2~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] {} num1[3] {} } { 0.000ns 0.100ns 0.400ns 0.000ns 0.000ns 0.000ns 0.400ns } { 0.000ns 1.100ns 0.400ns 0.100ns 0.100ns 0.900ns 0.400ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "change register lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] register num1\[3\] 217.39 MHz 4.6 ns Internal " "Info: Clock \"change\" has Internal fmax of 217.39 MHz between source register \"lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" and destination register \"num1\[3\]\" (period= 4.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.900 ns + Longest register register " "Info: + Longest register to register delay is 3.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 1 REG LC3_A22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_A22; Fanout = 6; REG Node = 'lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 1.200 ns Equal2~1 2 COMB LC5_A22 2 " "Info: 2: + IC(0.100 ns) + CELL(1.100 ns) = 1.200 ns; Loc. = LC5_A22; Fanout = 2; COMB Node = 'Equal2~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 } "NODE_NAME" } } { "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartusii/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 2.000 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT 3 COMB LC1_A23 2 " "Info: 3: + IC(0.400 ns) + CELL(0.400 ns) = 2.000 ns; Loc. = LC1_A23; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.100 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 4 COMB LC2_A23 2 " "Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.100 ns; Loc. = LC2_A23; Fanout = 2; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 2.200 ns lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 5 COMB LC3_A23 1 " "Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.200 ns; Loc. = LC3_A23; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.100 ns lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[3\] 6 COMB LC4_A23 1 " "Info: 6: + IC(0.000 ns) + CELL(0.900 ns) = 3.100 ns; Loc. = LC4_A23; Fanout = 1; COMB Node = 'lpm_add_sub:Add0\|addcore:adder\|unreg_res_node\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] } "NODE_NAME" } } { "addcore.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/addcore.tdf" 98 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 3.900 ns num1\[3\] 7 REG LC1_A24 3 " "Info: 7: + IC(0.400 ns) + CELL(0.400 ns) = 3.900 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 76.92 % ) " "Info: Total cell delay = 3.000 ns ( 76.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 23.08 % ) " "Info: Total interconnect delay = 0.900 ns ( 23.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} Equal2~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] {} num1[3] {} } { 0.000ns 0.100ns 0.400ns 0.000ns 0.000ns 0.000ns 0.400ns } { 0.000ns 1.100ns 0.400ns 0.100ns 0.100ns 0.900ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "change destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"change\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns change 1 CLK PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_38; Fanout = 2; CLK Node = 'change'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 2.600 ns m_clk~0 2 COMB LC1_A18 8 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 2.600 ns; Loc. = LC1_A18; Fanout = 8; COMB Node = 'm_clk~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { change m_clk~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.300 ns num1\[3\] 3 REG LC1_A24 3 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { m_clk~0 num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 43.40 % ) " "Info: Total cell delay = 2.300 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 56.60 % ) " "Info: Total interconnect delay = 3.000 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { change m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { change {} change~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "change source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"change\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns change 1 CLK PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_38; Fanout = 2; CLK Node = 'change'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 2.600 ns m_clk~0 2 COMB LC1_A18 8 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 2.600 ns; Loc. = LC1_A18; Fanout = 8; COMB Node = 'm_clk~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { change m_clk~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] 3 REG LC3_A22 6 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC3_A22; Fanout = 6; REG Node = 'lpm_counter:num0_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 43.40 % ) " "Info: Total cell delay = 2.300 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 56.60 % ) " "Info: Total interconnect delay = 3.000 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { change m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { change {} change~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { change m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { change {} change~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { change m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { change {} change~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] Equal2~1 lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.900 ns" { lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} Equal2~1 {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} lpm_add_sub:Add0|addcore:adder|unreg_res_node[3] {} num1[3] {} } { 0.000ns 0.100ns 0.400ns 0.000ns 0.000ns 0.000ns 0.400ns } { 0.000ns 1.100ns 0.400ns 0.100ns 0.100ns 0.900ns 0.400ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { change m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { change {} change~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { change m_clk~0 lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { change {} change~out {} m_clk~0 {} lpm_counter:num0_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "qd cout num1\[3\] 14.500 ns register " "Info: tco from clock \"qd\" to destination pin \"cout\" through register \"num1\[3\]\" is 14.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "qd source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"qd\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns qd 1 CLK PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_90; Fanout = 1; CLK Node = 'qd'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { qd } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 2.600 ns m_clk~0 2 COMB LC1_A18 8 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 2.600 ns; Loc. = LC1_A18; Fanout = 8; COMB Node = 'm_clk~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { qd m_clk~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.000 ns) 5.300 ns num1\[3\] 3 REG LC1_A24 3 " "Info: 3: + IC(2.700 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { m_clk~0 num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 43.40 % ) " "Info: Total cell delay = 2.300 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 56.60 % ) " "Info: Total interconnect delay = 3.000 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.900 ns + Longest register pin " "Info: + Longest register to pin delay is 8.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num1\[3\] 1 REG LC1_A24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A24; Fanout = 3; REG Node = 'num1\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { num1[3] } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.100 ns) 1.500 ns process_1~1 2 COMB LC8_A23 2 " "Info: 2: + IC(0.400 ns) + CELL(1.100 ns) = 1.500 ns; Loc. = LC8_A23; Fanout = 2; COMB Node = 'process_1~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { num1[3] process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 3.000 ns process_1~0 3 COMB LC6_A22 2 " "Info: 3: + IC(0.500 ns) + CELL(1.000 ns) = 3.000 ns; Loc. = LC6_A22; Fanout = 2; COMB Node = 'process_1~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { process_1~1 process_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.800 ns) 4.400 ns cout~0 4 COMB LC2_A18 1 " "Info: 4: + IC(0.600 ns) + CELL(0.800 ns) = 4.400 ns; Loc. = LC2_A18; Fanout = 1; COMB Node = 'cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { process_1~0 cout~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 8.900 ns cout 5 PIN PIN_7 0 " "Info: 5: + IC(0.700 ns) + CELL(3.800 ns) = 8.900 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { cout~0 cout } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.700 ns ( 75.28 % ) " "Info: Total cell delay = 6.700 ns ( 75.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 24.72 % ) " "Info: Total interconnect delay = 2.200 ns ( 24.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { num1[3] process_1~1 process_1~0 cout~0 cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { num1[3] {} process_1~1 {} process_1~0 {} cout~0 {} cout {} } { 0.000ns 0.400ns 0.500ns 0.600ns 0.700ns } { 0.000ns 1.100ns 1.000ns 0.800ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { qd m_clk~0 num1[3] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { qd {} qd~out {} m_clk~0 {} num1[3] {} } { 0.000ns 0.000ns 0.300ns 2.700ns } { 0.000ns 1.300ns 1.000ns 0.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { num1[3] process_1~1 process_1~0 cout~0 cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.900 ns" { num1[3] {} process_1~1 {} process_1~0 {} cout~0 {} cout {} } { 0.000ns 0.400ns 0.500ns 0.600ns 0.700ns } { 0.000ns 1.100ns 1.000ns 0.800ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "change cout 7.100 ns Longest " "Info: Longest tpd from source pin \"change\" to destination pin \"cout\" is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns change 1 CLK PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_38; Fanout = 2; CLK Node = 'change'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 2.600 ns cout~0 2 COMB LC2_A18 1 " "Info: 2: + IC(0.300 ns) + CELL(1.000 ns) = 2.600 ns; Loc. = LC2_A18; Fanout = 1; COMB Node = 'cout~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { change cout~0 } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(3.800 ns) 7.100 ns cout 3 PIN PIN_7 0 " "Info: 3: + IC(0.700 ns) + CELL(3.800 ns) = 7.100 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'cout'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { cout~0 cout } "NODE_NAME" } } { "count_24.vhd" "" { Text "D:/学习用文档/数字逻辑课程设计/count_24/count_24.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 85.92 % ) " "Info: Total cell delay = 6.100 ns ( 85.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 14.08 % ) " "Info: Total interconnect delay = 1.000 ns ( 14.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { change cout~0 cout } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { change {} change~out {} cout~0 {} cout {} } { 0.000ns 0.000ns 0.300ns 0.700ns } { 0.000ns 1.300ns 1.000ns 3.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 20:46:31 2022 " "Info: Processing ended: Mon Apr 11 20:46:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
