/*
 * Copyright (c) 2023 STMicroelectronics
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <mem.h>
#include <st/l4/stm32l4p5.dtsi>

/delete-node/ &sdmmc2;
/delete-node/ &sram2; /* different memory address */

/ {
	/* total SRAM 640KB for the stm32L4R5x and stm32L4S5x */
	sram0: memory@20000000 {
		reg = <0x20000000 DT_SIZE_K(192)>;
	};
	sram1: memory@10000000 {
		reg = <0x10000000 DT_SIZE_K(64)>;
	};
	sram2: memory@20040000 {
		reg = <0x20040000 DT_SIZE_K(384)>;
	};

	soc {
		compatible = "st,stm32l4r5", "st,stm32l4", "simple-bus";

		rtc@40002800 {
			bbram: backup_regs {
				compatible = "st,stm32-bbram";
				st,backup-regs = <32>;
				status = "disabled";
			};
		};

		dcmi@50050000 {
			dmas = <&dma2 0 90 (STM32_DMA_PERIPH_TO_MEMORY | STM32_DMA_PERIPH_NO_INC |
				STM32_DMA_MEM_INC | STM32_DMA_PERIPH_8BITS | STM32_DMA_MEM_32BITS |
				STM32_DMA_PRIORITY_HIGH) STM32_DMA_FIFO_1_4>;
		};
	};
};
