
LED_Blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000798  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000920  08000928  00010928  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000920  08000920  00010928  2**0
                  CONTENTS
  4 .ARM          00000000  08000920  08000920  00010928  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000920  08000928  00010928  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000920  08000920  00010920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000924  08000924  00010924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010928  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010928  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010928  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00010958  2**0
                  CONTENTS, READONLY
 14 .debug_info   00004454  00000000  00000000  0001099b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000a6a  00000000  00000000  00014def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000660  00000000  00000000  00015860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000004b6  00000000  00000000  00015ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00010ed3  00000000  00000000  00016376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00004b9c  00000000  00000000  00027249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0006265e  00000000  00000000  0002bde5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001ba8  00000000  00000000  0008e444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000054  00000000  00000000  0008ffec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000908 	.word	0x08000908

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000908 	.word	0x08000908

080001c8 <main>:
#include"stm32f4xx_conf.h"

void TIM2_IRQHandler(void);

int main()
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
  //enable TIM clock
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80001ce:	2101      	movs	r1, #1
 80001d0:	2001      	movs	r0, #1
 80001d2:	f000 f9b7 	bl	8000544 <RCC_APB1PeriphClockCmd>

  //enable GPIOD clock
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 80001d6:	2101      	movs	r1, #1
 80001d8:	2008      	movs	r0, #8
 80001da:	f000 f993 	bl	8000504 <RCC_AHB1PeriphClockCmd>

  //GPIOD configuration
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.GPIO_Pin=GPIO_Pin_13;
 80001de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.GPIO_Mode=GPIO_Mode_OUT;
 80001e4:	2301      	movs	r3, #1
 80001e6:	753b      	strb	r3, [r7, #20]
  GPIO_InitStruct.GPIO_Speed=GPIO_Fast_Speed;
 80001e8:	2302      	movs	r3, #2
 80001ea:	757b      	strb	r3, [r7, #21]
  GPIO_InitStruct.GPIO_OType=GPIO_OType_PP;
 80001ec:	2300      	movs	r3, #0
 80001ee:	75bb      	strb	r3, [r7, #22]
  GPIO_InitStruct.GPIO_PuPd=GPIO_PuPd_UP;
 80001f0:	2301      	movs	r3, #1
 80001f2:	75fb      	strb	r3, [r7, #23]
  GPIO_Init(GPIOD,&GPIO_InitStruct);
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	4619      	mov	r1, r3
 80001fa:	4818      	ldr	r0, [pc, #96]	; (800025c <main+0x94>)
 80001fc:	f000 f8a2 	bl	8000344 <GPIO_Init>

  GPIO_SetBits(GPIOD,GPIO_Pin_13);
 8000200:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000204:	4815      	ldr	r0, [pc, #84]	; (800025c <main+0x94>)
 8000206:	f000 f92c 	bl	8000462 <GPIO_SetBits>


  //TIM Configuration
  TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;

  TIM_TimeBaseInitStruct.TIM_Prescaler= 27999;
 800020a:	f646 535f 	movw	r3, #27999	; 0x6d5f
 800020e:	80bb      	strh	r3, [r7, #4]
  TIM_TimeBaseInitStruct.TIM_CounterMode=TIM_CounterMode_Up;
 8000210:	2300      	movs	r3, #0
 8000212:	80fb      	strh	r3, [r7, #6]
  TIM_TimeBaseInitStruct.TIM_Period= 1000-1;
 8000214:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000218:	60bb      	str	r3, [r7, #8]
  TIM_TimeBaseInitStruct.TIM_ClockDivision=TIM_CKD_DIV1;
 800021a:	2300      	movs	r3, #0
 800021c:	81bb      	strh	r3, [r7, #12]


  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseInitStruct);
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	4619      	mov	r1, r3
 8000222:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000226:	f000 f9ad 	bl	8000584 <TIM_TimeBaseInit>

  //NVIC configuration
  NVIC_InitTypeDef NVIC_InitStruct;
  NVIC_InitStruct.NVIC_IRQChannel=TIM2_IRQn;
 800022a:	231c      	movs	r3, #28
 800022c:	703b      	strb	r3, [r7, #0]
  NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority=0;
 800022e:	2300      	movs	r3, #0
 8000230:	707b      	strb	r3, [r7, #1]
  NVIC_InitStruct.NVIC_IRQChannelCmd=ENABLE;
 8000232:	2301      	movs	r3, #1
 8000234:	70fb      	strb	r3, [r7, #3]

  NVIC_Init(&NVIC_InitStruct);
 8000236:	463b      	mov	r3, r7
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f821 	bl	8000280 <NVIC_Init>

  //Enabling the interrupt
  TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 800023e:	2201      	movs	r2, #1
 8000240:	2101      	movs	r1, #1
 8000242:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000246:	f000 fa29 	bl	800069c <TIM_ITConfig>
  TIM_Cmd(TIM2,ENABLE);
 800024a:	2101      	movs	r1, #1
 800024c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000250:	f000 fa04 	bl	800065c <TIM_Cmd>
  TIM2_IRQHandler();
 8000254:	f000 f804 	bl	8000260 <TIM2_IRQHandler>
  while(1)
 8000258:	e7fe      	b.n	8000258 <main+0x90>
 800025a:	bf00      	nop
 800025c:	40020c00 	.word	0x40020c00

08000260 <TIM2_IRQHandler>:
  }

}

void TIM2_IRQHandler(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
     TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000264:	2101      	movs	r1, #1
 8000266:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800026a:	f000 fa3b 	bl	80006e4 <TIM_ClearITPendingBit>
      //LED toggling
      GPIO_ToggleBits(GPIOD,GPIO_Pin_13);
 800026e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000272:	4802      	ldr	r0, [pc, #8]	; (800027c <TIM2_IRQHandler+0x1c>)
 8000274:	f000 f904 	bl	8000480 <GPIO_ToggleBits>
}
 8000278:	bf00      	nop
 800027a:	bd80      	pop	{r7, pc}
 800027c:	40020c00 	.word	0x40020c00

08000280 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000280:	b480      	push	{r7}
 8000282:	b085      	sub	sp, #20
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000288:	2300      	movs	r3, #0
 800028a:	73fb      	strb	r3, [r7, #15]
 800028c:	2300      	movs	r3, #0
 800028e:	73bb      	strb	r3, [r7, #14]
 8000290:	230f      	movs	r3, #15
 8000292:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	78db      	ldrb	r3, [r3, #3]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d039      	beq.n	8000310 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800029c:	4b27      	ldr	r3, [pc, #156]	; (800033c <NVIC_Init+0xbc>)
 800029e:	68db      	ldr	r3, [r3, #12]
 80002a0:	43db      	mvns	r3, r3
 80002a2:	0a1b      	lsrs	r3, r3, #8
 80002a4:	b2db      	uxtb	r3, r3
 80002a6:	f003 0307 	and.w	r3, r3, #7
 80002aa:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80002ac:	7bfb      	ldrb	r3, [r7, #15]
 80002ae:	f1c3 0304 	rsb	r3, r3, #4
 80002b2:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80002b4:	7b7a      	ldrb	r2, [r7, #13]
 80002b6:	7bfb      	ldrb	r3, [r7, #15]
 80002b8:	fa42 f303 	asr.w	r3, r2, r3
 80002bc:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	785b      	ldrb	r3, [r3, #1]
 80002c2:	461a      	mov	r2, r3
 80002c4:	7bbb      	ldrb	r3, [r7, #14]
 80002c6:	fa02 f303 	lsl.w	r3, r2, r3
 80002ca:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	789a      	ldrb	r2, [r3, #2]
 80002d0:	7b7b      	ldrb	r3, [r7, #13]
 80002d2:	4013      	ands	r3, r2
 80002d4:	b2da      	uxtb	r2, r3
 80002d6:	7bfb      	ldrb	r3, [r7, #15]
 80002d8:	4313      	orrs	r3, r2
 80002da:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80002dc:	7bfb      	ldrb	r3, [r7, #15]
 80002de:	011b      	lsls	r3, r3, #4
 80002e0:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80002e2:	4a17      	ldr	r2, [pc, #92]	; (8000340 <NVIC_Init+0xc0>)
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	4413      	add	r3, r2
 80002ea:	7bfa      	ldrb	r2, [r7, #15]
 80002ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80002f8:	4911      	ldr	r1, [pc, #68]	; (8000340 <NVIC_Init+0xc0>)
 80002fa:	687a      	ldr	r2, [r7, #4]
 80002fc:	7812      	ldrb	r2, [r2, #0]
 80002fe:	0952      	lsrs	r2, r2, #5
 8000300:	b2d2      	uxtb	r2, r2
 8000302:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000304:	2201      	movs	r2, #1
 8000306:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800030a:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800030e:	e00f      	b.n	8000330 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	781b      	ldrb	r3, [r3, #0]
 8000314:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000318:	4909      	ldr	r1, [pc, #36]	; (8000340 <NVIC_Init+0xc0>)
 800031a:	687a      	ldr	r2, [r7, #4]
 800031c:	7812      	ldrb	r2, [r2, #0]
 800031e:	0952      	lsrs	r2, r2, #5
 8000320:	b2d2      	uxtb	r2, r2
 8000322:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000324:	2201      	movs	r2, #1
 8000326:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000328:	f100 0320 	add.w	r3, r0, #32
 800032c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000330:	bf00      	nop
 8000332:	3714      	adds	r7, #20
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr
 800033c:	e000ed00 	.word	0xe000ed00
 8000340:	e000e100 	.word	0xe000e100

08000344 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000344:	b480      	push	{r7}
 8000346:	b087      	sub	sp, #28
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
 800034c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800034e:	2300      	movs	r3, #0
 8000350:	617b      	str	r3, [r7, #20]
 8000352:	2300      	movs	r3, #0
 8000354:	613b      	str	r3, [r7, #16]
 8000356:	2300      	movs	r3, #0
 8000358:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800035a:	2300      	movs	r3, #0
 800035c:	617b      	str	r3, [r7, #20]
 800035e:	e076      	b.n	800044e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000360:	2201      	movs	r2, #1
 8000362:	697b      	ldr	r3, [r7, #20]
 8000364:	fa02 f303 	lsl.w	r3, r2, r3
 8000368:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	693a      	ldr	r2, [r7, #16]
 8000370:	4013      	ands	r3, r2
 8000372:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000374:	68fa      	ldr	r2, [r7, #12]
 8000376:	693b      	ldr	r3, [r7, #16]
 8000378:	429a      	cmp	r2, r3
 800037a:	d165      	bne.n	8000448 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	005b      	lsls	r3, r3, #1
 8000384:	2103      	movs	r1, #3
 8000386:	fa01 f303 	lsl.w	r3, r1, r3
 800038a:	43db      	mvns	r3, r3
 800038c:	401a      	ands	r2, r3
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	681a      	ldr	r2, [r3, #0]
 8000396:	683b      	ldr	r3, [r7, #0]
 8000398:	791b      	ldrb	r3, [r3, #4]
 800039a:	4619      	mov	r1, r3
 800039c:	697b      	ldr	r3, [r7, #20]
 800039e:	005b      	lsls	r3, r3, #1
 80003a0:	fa01 f303 	lsl.w	r3, r1, r3
 80003a4:	431a      	orrs	r2, r3
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	791b      	ldrb	r3, [r3, #4]
 80003ae:	2b01      	cmp	r3, #1
 80003b0:	d003      	beq.n	80003ba <GPIO_Init+0x76>
 80003b2:	683b      	ldr	r3, [r7, #0]
 80003b4:	791b      	ldrb	r3, [r3, #4]
 80003b6:	2b02      	cmp	r3, #2
 80003b8:	d12e      	bne.n	8000418 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	689a      	ldr	r2, [r3, #8]
 80003be:	697b      	ldr	r3, [r7, #20]
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	2103      	movs	r1, #3
 80003c4:	fa01 f303 	lsl.w	r3, r1, r3
 80003c8:	43db      	mvns	r3, r3
 80003ca:	401a      	ands	r2, r3
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	689a      	ldr	r2, [r3, #8]
 80003d4:	683b      	ldr	r3, [r7, #0]
 80003d6:	795b      	ldrb	r3, [r3, #5]
 80003d8:	4619      	mov	r1, r3
 80003da:	697b      	ldr	r3, [r7, #20]
 80003dc:	005b      	lsls	r3, r3, #1
 80003de:	fa01 f303 	lsl.w	r3, r1, r3
 80003e2:	431a      	orrs	r2, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	685a      	ldr	r2, [r3, #4]
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	b29b      	uxth	r3, r3
 80003f0:	4619      	mov	r1, r3
 80003f2:	2301      	movs	r3, #1
 80003f4:	408b      	lsls	r3, r1
 80003f6:	43db      	mvns	r3, r3
 80003f8:	401a      	ands	r2, r3
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	683a      	ldr	r2, [r7, #0]
 8000404:	7992      	ldrb	r2, [r2, #6]
 8000406:	4611      	mov	r1, r2
 8000408:	697a      	ldr	r2, [r7, #20]
 800040a:	b292      	uxth	r2, r2
 800040c:	fa01 f202 	lsl.w	r2, r1, r2
 8000410:	b292      	uxth	r2, r2
 8000412:	431a      	orrs	r2, r3
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	68da      	ldr	r2, [r3, #12]
 800041c:	697b      	ldr	r3, [r7, #20]
 800041e:	b29b      	uxth	r3, r3
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	2103      	movs	r1, #3
 8000424:	fa01 f303 	lsl.w	r3, r1, r3
 8000428:	43db      	mvns	r3, r3
 800042a:	401a      	ands	r2, r3
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	68da      	ldr	r2, [r3, #12]
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	79db      	ldrb	r3, [r3, #7]
 8000438:	4619      	mov	r1, r3
 800043a:	697b      	ldr	r3, [r7, #20]
 800043c:	005b      	lsls	r3, r3, #1
 800043e:	fa01 f303 	lsl.w	r3, r1, r3
 8000442:	431a      	orrs	r2, r3
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	3301      	adds	r3, #1
 800044c:	617b      	str	r3, [r7, #20]
 800044e:	697b      	ldr	r3, [r7, #20]
 8000450:	2b0f      	cmp	r3, #15
 8000452:	d985      	bls.n	8000360 <GPIO_Init+0x1c>
    }
  }
}
 8000454:	bf00      	nop
 8000456:	bf00      	nop
 8000458:	371c      	adds	r7, #28
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr

08000462 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000462:	b480      	push	{r7}
 8000464:	b083      	sub	sp, #12
 8000466:	af00      	add	r7, sp, #0
 8000468:	6078      	str	r0, [r7, #4]
 800046a:	460b      	mov	r3, r1
 800046c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRR = GPIO_Pin;
 800046e:	887a      	ldrh	r2, [r7, #2]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	619a      	str	r2, [r3, #24]
}
 8000474:	bf00      	nop
 8000476:	370c      	adds	r7, #12
 8000478:	46bd      	mov	sp, r7
 800047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047e:	4770      	bx	lr

08000480 <GPIO_ToggleBits>:
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices. 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
 8000488:	460b      	mov	r3, r1
 800048a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	695a      	ldr	r2, [r3, #20]
 8000490:	887b      	ldrh	r3, [r7, #2]
 8000492:	405a      	eors	r2, r3
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	615a      	str	r2, [r3, #20]
}
 8000498:	bf00      	nop
 800049a:	370c      	adds	r7, #12
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr

080004a4 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	af00      	add	r7, sp, #0
}
 80004a8:	bf00      	nop
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr

080004b2 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80004b2:	b480      	push	{r7}
 80004b4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80004b6:	e7fe      	b.n	80004b6 <HardFault_Handler+0x4>

080004b8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80004bc:	e7fe      	b.n	80004bc <MemManage_Handler+0x4>

080004be <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80004be:	b480      	push	{r7}
 80004c0:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80004c2:	e7fe      	b.n	80004c2 <BusFault_Handler+0x4>

080004c4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80004c4:	b480      	push	{r7}
 80004c6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80004c8:	e7fe      	b.n	80004c8 <UsageFault_Handler+0x4>

080004ca <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80004ca:	b480      	push	{r7}
 80004cc:	af00      	add	r7, sp, #0
}
 80004ce:	bf00      	nop
 80004d0:	46bd      	mov	sp, r7
 80004d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d6:	4770      	bx	lr

080004d8 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr

080004e6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80004e6:	b480      	push	{r7}
 80004e8:	af00      	add	r7, sp, #0
}
 80004ea:	bf00      	nop
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  // TimingDelay_Decrement();
}
 80004f8:	bf00      	nop
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr
	...

08000504 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	460b      	mov	r3, r1
 800050e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000510:	78fb      	ldrb	r3, [r7, #3]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d006      	beq.n	8000524 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000516:	4b0a      	ldr	r3, [pc, #40]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000518:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800051a:	4909      	ldr	r1, [pc, #36]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	4313      	orrs	r3, r2
 8000520:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000522:	e006      	b.n	8000532 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000526:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	43db      	mvns	r3, r3
 800052c:	4904      	ldr	r1, [pc, #16]	; (8000540 <RCC_AHB1PeriphClockCmd+0x3c>)
 800052e:	4013      	ands	r3, r2
 8000530:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000532:	bf00      	nop
 8000534:	370c      	adds	r7, #12
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	40023800 	.word	0x40023800

08000544 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	460b      	mov	r3, r1
 800054e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000550:	78fb      	ldrb	r3, [r7, #3]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d006      	beq.n	8000564 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000556:	4b0a      	ldr	r3, [pc, #40]	; (8000580 <RCC_APB1PeriphClockCmd+0x3c>)
 8000558:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800055a:	4909      	ldr	r1, [pc, #36]	; (8000580 <RCC_APB1PeriphClockCmd+0x3c>)
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	4313      	orrs	r3, r2
 8000560:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000562:	e006      	b.n	8000572 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000564:	4b06      	ldr	r3, [pc, #24]	; (8000580 <RCC_APB1PeriphClockCmd+0x3c>)
 8000566:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	43db      	mvns	r3, r3
 800056c:	4904      	ldr	r1, [pc, #16]	; (8000580 <RCC_APB1PeriphClockCmd+0x3c>)
 800056e:	4013      	ands	r3, r2
 8000570:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000572:	bf00      	nop
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	40023800 	.word	0x40023800

08000584 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	881b      	ldrh	r3, [r3, #0]
 8000596:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	4a29      	ldr	r2, [pc, #164]	; (8000640 <TIM_TimeBaseInit+0xbc>)
 800059c:	4293      	cmp	r3, r2
 800059e:	d013      	beq.n	80005c8 <TIM_TimeBaseInit+0x44>
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	4a28      	ldr	r2, [pc, #160]	; (8000644 <TIM_TimeBaseInit+0xc0>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d00f      	beq.n	80005c8 <TIM_TimeBaseInit+0x44>
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80005ae:	d00b      	beq.n	80005c8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4a25      	ldr	r2, [pc, #148]	; (8000648 <TIM_TimeBaseInit+0xc4>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d007      	beq.n	80005c8 <TIM_TimeBaseInit+0x44>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	4a24      	ldr	r2, [pc, #144]	; (800064c <TIM_TimeBaseInit+0xc8>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d003      	beq.n	80005c8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	4a23      	ldr	r2, [pc, #140]	; (8000650 <TIM_TimeBaseInit+0xcc>)
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d108      	bne.n	80005da <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80005c8:	89fb      	ldrh	r3, [r7, #14]
 80005ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80005ce:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	885a      	ldrh	r2, [r3, #2]
 80005d4:	89fb      	ldrh	r3, [r7, #14]
 80005d6:	4313      	orrs	r3, r2
 80005d8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a1d      	ldr	r2, [pc, #116]	; (8000654 <TIM_TimeBaseInit+0xd0>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	d00c      	beq.n	80005fc <TIM_TimeBaseInit+0x78>
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4a1c      	ldr	r2, [pc, #112]	; (8000658 <TIM_TimeBaseInit+0xd4>)
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d008      	beq.n	80005fc <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80005ea:	89fb      	ldrh	r3, [r7, #14]
 80005ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80005f0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	891a      	ldrh	r2, [r3, #8]
 80005f6:	89fb      	ldrh	r3, [r7, #14]
 80005f8:	4313      	orrs	r3, r2
 80005fa:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	89fa      	ldrh	r2, [r7, #14]
 8000600:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	685a      	ldr	r2, [r3, #4]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	881a      	ldrh	r2, [r3, #0]
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4a0a      	ldr	r2, [pc, #40]	; (8000640 <TIM_TimeBaseInit+0xbc>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d003      	beq.n	8000622 <TIM_TimeBaseInit+0x9e>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	4a09      	ldr	r2, [pc, #36]	; (8000644 <TIM_TimeBaseInit+0xc0>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d104      	bne.n	800062c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	7a9b      	ldrb	r3, [r3, #10]
 8000626:	b29a      	uxth	r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	2201      	movs	r2, #1
 8000630:	829a      	strh	r2, [r3, #20]
}
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	40010000 	.word	0x40010000
 8000644:	40010400 	.word	0x40010400
 8000648:	40000400 	.word	0x40000400
 800064c:	40000800 	.word	0x40000800
 8000650:	40000c00 	.word	0x40000c00
 8000654:	40001000 	.word	0x40001000
 8000658:	40001400 	.word	0x40001400

0800065c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000668:	78fb      	ldrb	r3, [r7, #3]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d008      	beq.n	8000680 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	881b      	ldrh	r3, [r3, #0]
 8000672:	b29b      	uxth	r3, r3
 8000674:	f043 0301 	orr.w	r3, r3, #1
 8000678:	b29a      	uxth	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800067e:	e007      	b.n	8000690 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	881b      	ldrh	r3, [r3, #0]
 8000684:	b29b      	uxth	r3, r3
 8000686:	f023 0301 	bic.w	r3, r3, #1
 800068a:	b29a      	uxth	r2, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	801a      	strh	r2, [r3, #0]
}
 8000690:	bf00      	nop
 8000692:	370c      	adds	r7, #12
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800069c:	b480      	push	{r7}
 800069e:	b083      	sub	sp, #12
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	460b      	mov	r3, r1
 80006a6:	807b      	strh	r3, [r7, #2]
 80006a8:	4613      	mov	r3, r2
 80006aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80006ac:	787b      	ldrb	r3, [r7, #1]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d008      	beq.n	80006c4 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	899b      	ldrh	r3, [r3, #12]
 80006b6:	b29a      	uxth	r2, r3
 80006b8:	887b      	ldrh	r3, [r7, #2]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	b29a      	uxth	r2, r3
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80006c2:	e009      	b.n	80006d8 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	899b      	ldrh	r3, [r3, #12]
 80006c8:	b29a      	uxth	r2, r3
 80006ca:	887b      	ldrh	r3, [r7, #2]
 80006cc:	43db      	mvns	r3, r3
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	4013      	ands	r3, r2
 80006d2:	b29a      	uxth	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	819a      	strh	r2, [r3, #12]
}
 80006d8:	bf00      	nop
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	460b      	mov	r3, r1
 80006ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	43db      	mvns	r3, r3
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	821a      	strh	r2, [r3, #16]
}
 80006fa:	bf00      	nop
 80006fc:	370c      	adds	r7, #12
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
	...

08000708 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800070c:	4b16      	ldr	r3, [pc, #88]	; (8000768 <SystemInit+0x60>)
 800070e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000712:	4a15      	ldr	r2, [pc, #84]	; (8000768 <SystemInit+0x60>)
 8000714:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000718:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800071c:	4b13      	ldr	r3, [pc, #76]	; (800076c <SystemInit+0x64>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a12      	ldr	r2, [pc, #72]	; (800076c <SystemInit+0x64>)
 8000722:	f043 0301 	orr.w	r3, r3, #1
 8000726:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000728:	4b10      	ldr	r3, [pc, #64]	; (800076c <SystemInit+0x64>)
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800072e:	4b0f      	ldr	r3, [pc, #60]	; (800076c <SystemInit+0x64>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a0e      	ldr	r2, [pc, #56]	; (800076c <SystemInit+0x64>)
 8000734:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000738:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800073c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800073e:	4b0b      	ldr	r3, [pc, #44]	; (800076c <SystemInit+0x64>)
 8000740:	4a0b      	ldr	r2, [pc, #44]	; (8000770 <SystemInit+0x68>)
 8000742:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <SystemInit+0x64>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a08      	ldr	r2, [pc, #32]	; (800076c <SystemInit+0x64>)
 800074a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800074e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <SystemInit+0x64>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000756:	f000 f80d 	bl	8000774 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800075a:	4b03      	ldr	r3, [pc, #12]	; (8000768 <SystemInit+0x60>)
 800075c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000760:	609a      	str	r2, [r3, #8]
#endif
}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	e000ed00 	.word	0xe000ed00
 800076c:	40023800 	.word	0x40023800
 8000770:	24003010 	.word	0x24003010

08000774 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)|| defined(STM32F469_479xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	2300      	movs	r3, #0
 8000780:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000782:	4b36      	ldr	r3, [pc, #216]	; (800085c <SetSysClock+0xe8>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4a35      	ldr	r2, [pc, #212]	; (800085c <SetSysClock+0xe8>)
 8000788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800078c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800078e:	4b33      	ldr	r3, [pc, #204]	; (800085c <SetSysClock+0xe8>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000796:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3301      	adds	r3, #1
 800079c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d103      	bne.n	80007ac <SetSysClock+0x38>
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80007aa:	d1f0      	bne.n	800078e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80007ac:	4b2b      	ldr	r3, [pc, #172]	; (800085c <SetSysClock+0xe8>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d002      	beq.n	80007be <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80007b8:	2301      	movs	r3, #1
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	e001      	b.n	80007c2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80007be:	2300      	movs	r3, #0
 80007c0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d142      	bne.n	800084e <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80007c8:	4b24      	ldr	r3, [pc, #144]	; (800085c <SetSysClock+0xe8>)
 80007ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007cc:	4a23      	ldr	r2, [pc, #140]	; (800085c <SetSysClock+0xe8>)
 80007ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d2:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80007d4:	4b22      	ldr	r3, [pc, #136]	; (8000860 <SetSysClock+0xec>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a21      	ldr	r2, [pc, #132]	; (8000860 <SetSysClock+0xec>)
 80007da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007de:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80007e0:	4b1e      	ldr	r3, [pc, #120]	; (800085c <SetSysClock+0xe8>)
 80007e2:	4a1e      	ldr	r2, [pc, #120]	; (800085c <SetSysClock+0xe8>)
 80007e4:	689b      	ldr	r3, [r3, #8]
 80007e6:	6093      	str	r3, [r2, #8]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM32F412xG) || defined(STM32F446xx) || defined(STM32F469_479xx)    
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80007e8:	4b1c      	ldr	r3, [pc, #112]	; (800085c <SetSysClock+0xe8>)
 80007ea:	689b      	ldr	r3, [r3, #8]
 80007ec:	4a1b      	ldr	r2, [pc, #108]	; (800085c <SetSysClock+0xe8>)
 80007ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80007f2:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80007f4:	4b19      	ldr	r3, [pc, #100]	; (800085c <SetSysClock+0xe8>)
 80007f6:	689b      	ldr	r3, [r3, #8]
 80007f8:	4a18      	ldr	r2, [pc, #96]	; (800085c <SetSysClock+0xe8>)
 80007fa:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80007fe:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx || STM32F413_423xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F469_479xx)    
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000800:	4b16      	ldr	r3, [pc, #88]	; (800085c <SetSysClock+0xe8>)
 8000802:	4a18      	ldr	r2, [pc, #96]	; (8000864 <SetSysClock+0xf0>)
 8000804:	605a      	str	r2, [r3, #4]
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
    
    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <SetSysClock+0xe8>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a14      	ldr	r2, [pc, #80]	; (800085c <SetSysClock+0xe8>)
 800080c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000810:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000812:	bf00      	nop
 8000814:	4b11      	ldr	r3, [pc, #68]	; (800085c <SetSysClock+0xe8>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800081c:	2b00      	cmp	r3, #0
 800081e:	d0f9      	beq.n	8000814 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */

#if defined(STM32F40_41xxx)  || defined(STM32F412xG)  
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000820:	4b11      	ldr	r3, [pc, #68]	; (8000868 <SetSysClock+0xf4>)
 8000822:	f240 7205 	movw	r2, #1797	; 0x705
 8000826:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <SetSysClock+0xe8>)
 800082a:	689b      	ldr	r3, [r3, #8]
 800082c:	4a0b      	ldr	r2, [pc, #44]	; (800085c <SetSysClock+0xe8>)
 800082e:	f023 0303 	bic.w	r3, r3, #3
 8000832:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <SetSysClock+0xe8>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	4a08      	ldr	r2, [pc, #32]	; (800085c <SetSysClock+0xe8>)
 800083a:	f043 0302 	orr.w	r3, r3, #2
 800083e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000840:	bf00      	nop
 8000842:	4b06      	ldr	r3, [pc, #24]	; (800085c <SetSysClock+0xe8>)
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	f003 030c 	and.w	r3, r3, #12
 800084a:	2b08      	cmp	r3, #8
 800084c:	d1f9      	bne.n	8000842 <SetSysClock+0xce>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */  
}
 800084e:	bf00      	nop
 8000850:	370c      	adds	r7, #12
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	40023800 	.word	0x40023800
 8000860:	40007000 	.word	0x40007000
 8000864:	07405419 	.word	0x07405419
 8000868:	40023c00 	.word	0x40023c00

0800086c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800086c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000870:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000872:	e003      	b.n	800087c <LoopCopyDataInit>

08000874 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000874:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000876:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000878:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800087a:	3104      	adds	r1, #4

0800087c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800087c:	480b      	ldr	r0, [pc, #44]	; (80008ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800087e:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000880:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000882:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000884:	d3f6      	bcc.n	8000874 <CopyDataInit>
  ldr  r2, =_sbss
 8000886:	4a0b      	ldr	r2, [pc, #44]	; (80008b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000888:	e002      	b.n	8000890 <LoopFillZerobss>

0800088a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800088a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800088c:	f842 3b04 	str.w	r3, [r2], #4

08000890 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000892:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000894:	d3f9      	bcc.n	800088a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000896:	f7ff ff37 	bl	8000708 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800089a:	f000 f811 	bl	80008c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800089e:	f7ff fc93 	bl	80001c8 <main>
  bx  lr    
 80008a2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008a4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80008a8:	08000928 	.word	0x08000928
  ldr  r0, =_sdata
 80008ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80008b0:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 80008b4:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 80008b8:	2000001c 	.word	0x2000001c

080008bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80008bc:	e7fe      	b.n	80008bc <ADC_IRQHandler>
	...

080008c0 <__libc_init_array>:
 80008c0:	b570      	push	{r4, r5, r6, lr}
 80008c2:	4d0d      	ldr	r5, [pc, #52]	; (80008f8 <__libc_init_array+0x38>)
 80008c4:	4c0d      	ldr	r4, [pc, #52]	; (80008fc <__libc_init_array+0x3c>)
 80008c6:	1b64      	subs	r4, r4, r5
 80008c8:	10a4      	asrs	r4, r4, #2
 80008ca:	2600      	movs	r6, #0
 80008cc:	42a6      	cmp	r6, r4
 80008ce:	d109      	bne.n	80008e4 <__libc_init_array+0x24>
 80008d0:	4d0b      	ldr	r5, [pc, #44]	; (8000900 <__libc_init_array+0x40>)
 80008d2:	4c0c      	ldr	r4, [pc, #48]	; (8000904 <__libc_init_array+0x44>)
 80008d4:	f000 f818 	bl	8000908 <_init>
 80008d8:	1b64      	subs	r4, r4, r5
 80008da:	10a4      	asrs	r4, r4, #2
 80008dc:	2600      	movs	r6, #0
 80008de:	42a6      	cmp	r6, r4
 80008e0:	d105      	bne.n	80008ee <__libc_init_array+0x2e>
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80008e8:	4798      	blx	r3
 80008ea:	3601      	adds	r6, #1
 80008ec:	e7ee      	b.n	80008cc <__libc_init_array+0xc>
 80008ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80008f2:	4798      	blx	r3
 80008f4:	3601      	adds	r6, #1
 80008f6:	e7f2      	b.n	80008de <__libc_init_array+0x1e>
 80008f8:	08000920 	.word	0x08000920
 80008fc:	08000920 	.word	0x08000920
 8000900:	08000920 	.word	0x08000920
 8000904:	08000924 	.word	0x08000924

08000908 <_init>:
 8000908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800090a:	bf00      	nop
 800090c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800090e:	bc08      	pop	{r3}
 8000910:	469e      	mov	lr, r3
 8000912:	4770      	bx	lr

08000914 <_fini>:
 8000914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000916:	bf00      	nop
 8000918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800091a:	bc08      	pop	{r3}
 800091c:	469e      	mov	lr, r3
 800091e:	4770      	bx	lr
