INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivaldo Calismalar/SPI/SPI_Slave/SPI_Slave.srcs/sim_1/new/test_bench_SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench_SPI_Slave'
