

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:33:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.218 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      9|        -|        -|    -|
|Expression           |        -|      6|        0|      794|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      473|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     15|      473|      830|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+------------------------------------------+--------------+
    |                   Instance                  |                  Module                  |  Expression  |
    +---------------------------------------------+------------------------------------------+--------------+
    |myproject_mac_mulsub_11s_11s_16s_21_1_1_U1   |myproject_mac_mulsub_11s_11s_16s_21_1_1   | i0 - i1 * i2 |
    |myproject_mac_mulsub_22s_17s_31ns_31_1_1_U7  |myproject_mac_mulsub_22s_17s_31ns_31_1_1  | i0 - i1 * i2 |
    |myproject_mul_mul_11s_11s_22_1_1_U2          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_11s_11s_22_1_1_U3          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_11s_6s_16_1_1_U5           |myproject_mul_mul_11s_6s_16_1_1           |    i0 * i1   |
    |myproject_mul_mul_13s_13s_26_1_1_U4          |myproject_mul_mul_13s_13s_26_1_1          |    i0 * i0   |
    |myproject_mul_mul_14s_11ns_25_1_1_U6         |myproject_mul_mul_14s_11ns_25_1_1         |    i0 * i1   |
    |myproject_mul_mul_21s_6ns_27_1_1_U8          |myproject_mul_mul_21s_6ns_27_1_1          |    i0 * i1   |
    |myproject_mul_mul_27s_11ns_35_1_1_U9         |myproject_mul_mul_27s_11ns_35_1_1         |    i0 * i1   |
    +---------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_1_fu_523_p2             |     *    |      2|  0|  50|          22|          26|
    |mul_ln700_2_fu_583_p2             |     *    |      2|  0|  29|          41|          11|
    |r_V_19_fu_546_p2                  |     *    |      2|  0|  40|          28|          10|
    |add_ln1116_fu_498_p2              |     +    |      0|  0|  43|          36|          36|
    |add_ln1192_fu_292_p2              |     +    |      0|  0|  20|          13|          12|
    |add_ln700_1_fu_588_p2             |     +    |      0|  0|  41|          41|          41|
    |add_ln700_fu_344_p2               |     +    |      0|  0|  41|          21|          21|
    |add_ln703_fu_468_p2               |     +    |      0|  0|  41|          14|          14|
    |r_V_15_fu_208_p2                  |     +    |      0|  0|  21|          14|          14|
    |r_V_16_fu_240_p2                  |     +    |      0|  0|  21|          14|          14|
    |ret_V_10_fu_536_p2                |     +    |      0|  0|  28|          21|          16|
    |ret_V_13_fu_350_p2                |     +    |      0|  0|  41|          21|          15|
    |ret_V_15_fu_555_p2                |     +    |      0|  0|  44|          37|          36|
    |ret_V_17_fu_594_p2                |     +    |      0|  0|  41|          41|          36|
    |ret_V_18_fu_617_p2                |     +    |      0|  0|  53|          46|          46|
    |ret_V_4_fu_474_p2                 |     +    |      0|  0|  41|          14|          10|
    |ret_V_6_fu_424_p2                 |     +    |      0|  0|  24|          17|          17|
    |ret_V_8_fu_448_p2                 |     +    |      0|  0|  20|          13|           5|
    |ret_V_fu_376_p2                   |     +    |      0|  0|  41|          12|           7|
    |r_V_18_fu_322_p2                  |     -    |      0|  0|  26|          19|          19|
    |ret_V_12_fu_254_p2                |     -    |      0|  0|  22|          15|          15|
    |ret_V_14_fu_370_p2                |     -    |      0|  0|  41|           4|          12|
    |ret_V_16_fu_438_p2                |     -    |      0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      6|  0| 794|         519|         449|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  176|        352|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  179|        358|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln1116_reg_740              |   36|   0|   36|          0|
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |mul_ln700_1_reg_750             |   41|   0|   41|          0|
    |mul_ln728_reg_735               |   16|   0|   16|          0|
    |r_V_10_reg_725                  |   22|   0|   22|          0|
    |r_V_12_reg_730                  |   26|   0|   26|          0|
    |r_V_13_reg_755                  |   27|   0|   27|          0|
    |r_V_8_reg_710                   |   22|   0|   22|          0|
    |ret_V_6_reg_715                 |   17|   0|   17|          0|
    |ret_V_reg_704                   |   12|   0|   12|          0|
    |sub_ln700_1_reg_720             |   21|   0|   21|          0|
    |sub_ln700_reg_745               |   31|   0|   31|          0|
    |trunc_ln_reg_699                |   11|   0|   11|          0|
    |trunc_ln_reg_699_pp0_iter1_reg  |   11|   0|   11|          0|
    |x_V_ap_vld_preg                 |    1|   0|    1|          0|
    |x_V_preg                        |  176|   0|  176|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  473|   0|  473|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  176|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   11|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   11|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   11|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   11|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   11|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 4 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 5 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %p_Val2_8 to i14" [firmware/myproject.cpp:50]   --->   Operation 6 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_8, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "%r_V_15 = add i14 %sext_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 9 'add' 'r_V_15' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 10 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %p_Val2_3 to i14" [firmware/myproject.cpp:50]   --->   Operation 11 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_3, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 12 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %shl_ln1118_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 13 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "%r_V_16 = add i14 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 14 'add' 'r_V_16' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %r_V_15 to i15" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i14 %r_V_16 to i15" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%ret_V_12 = sub i15 %sext_ln703, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 17 'sub' 'ret_V_12' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V_17 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %p_Val2_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i12 %r_V_17 to i13" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.74ns)   --->   "%add_ln1192 = add i13 %sext_ln703_2, -1320" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'add_ln1192' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i11 %p_Val2_2 to i16" [firmware/myproject.cpp:53]   --->   Operation 23 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_7 = sext i11 %p_Val2_5 to i22" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i13 %add_ln1192 to i19" [firmware/myproject.cpp:50]   --->   Operation 25 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i18 @_ssdm_op_BitConcatenate.i18.i13.i5(i13 %add_ln1192, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 26 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i18 %tmp_3 to i19" [firmware/myproject.cpp:50]   --->   Operation 27 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%r_V_18 = sub i19 %sext_ln1118_5, %sext_ln1118_6" [firmware/myproject.cpp:50]   --->   Operation 28 'sub' 'r_V_18' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i19 %r_V_18 to i21" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %ret_V_12, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %lhs_V to i21" [firmware/myproject.cpp:50]   --->   Operation 31 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i21 %sext_ln1118_7, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 32 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_13 = add i21 %add_ln700, 30752" [firmware/myproject.cpp:50]   --->   Operation 33 'add' 'ret_V_13' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_13, i32 10, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_V = sext i11 %p_Val2_2 to i12" [firmware/myproject.cpp:51]   --->   Operation 35 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_14 = sub i12 -5, %r_V" [firmware/myproject.cpp:51]   --->   Operation 36 'sub' 'ret_V_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V = add i12 %ret_V_14, 103" [firmware/myproject.cpp:51]   --->   Operation 37 'add' 'ret_V' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 33, i32 43)" [firmware/myproject.cpp:51]   --->   Operation 38 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i11 %p_Val2_8 to i12" [firmware/nnet_utils/nnet_types.h:54->firmware/myproject.cpp:51]   --->   Operation 39 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i11 %p_Val2_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 40 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %p_Val2_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_2, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 42 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %rhs_V_2 to i21" [firmware/myproject.cpp:52]   --->   Operation 43 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700_1)   --->   "%mul_ln1192 = mul i21 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 44 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i22 %r_V_7, %r_V_7" [firmware/myproject.cpp:52]   --->   Operation 45 'mul' 'r_V_8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i16 %rhs_V_2 to i17" [firmware/myproject.cpp:52]   --->   Operation 46 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i14 %r_V_16 to i17" [firmware/myproject.cpp:52]   --->   Operation 47 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%ret_V_6 = add i17 %sext_ln703_6, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 48 'add' 'ret_V_6' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700_1 = sub i21 %sext_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:52]   --->   Operation 49 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_9 = sext i11 %p_Val2_11 to i22" [firmware/myproject.cpp:52]   --->   Operation 50 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i22 %r_V_9, %r_V_9" [firmware/myproject.cpp:52]   --->   Operation 51 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_V = sext i11 %p_Val2_3 to i12" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.73ns)   --->   "%ret_V_16 = sub i12 %lhs_V_1, %rhs_V" [firmware/myproject.cpp:52]   --->   Operation 53 'sub' 'ret_V_16' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i12 %ret_V_16 to i13" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.74ns)   --->   "%ret_V_8 = add nsw i13 %lhs_V_3, 17" [firmware/myproject.cpp:52]   --->   Operation 55 'add' 'ret_V_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_11 = sext i13 %ret_V_8 to i26" [firmware/myproject.cpp:52]   --->   Operation 56 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i26 %r_V_11, %r_V_11" [firmware/myproject.cpp:52]   --->   Operation 57 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i16 %sext_ln728, -21" [firmware/myproject.cpp:53]   --->   Operation 58 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %ret_V to i14" [firmware/myproject.cpp:51]   --->   Operation 59 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl5 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %ret_V, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 60 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i14 %sext_ln703_4, %p_shl5" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_4 = add i14 %add_ln703, 992" [firmware/myproject.cpp:51]   --->   Operation 62 'add' 'ret_V_4' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %ret_V_4 to i25" [firmware/myproject.cpp:51]   --->   Operation 63 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i25 %sext_ln1118_8, 1017" [firmware/myproject.cpp:51]   --->   Operation 64 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i25 %r_V_5 to i36" [firmware/myproject.cpp:51]   --->   Operation 65 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i27 @_ssdm_op_BitConcatenate.i27.i25.i2(i25 %r_V_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i27 %tmp to i36" [firmware/myproject.cpp:51]   --->   Operation 67 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.85ns)   --->   "%add_ln1116 = add i36 %sext_ln1116, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 68 'add' 'add_ln1116' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i22 %r_V_8 to i31" [firmware/myproject.cpp:52]   --->   Operation 69 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i17 %ret_V_6 to i31" [firmware/myproject.cpp:52]   --->   Operation 70 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700)   --->   "%mul_ln700 = mul i31 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 71 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = call i31 @_ssdm_op_BitConcatenate.i31.i21.i10(i21 %sub_ln700_1, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700 = sub i31 %shl_ln1, %mul_ln700" [firmware/myproject.cpp:52]   --->   Operation 73 'sub' 'sub_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i22 %r_V_10 to i41" [firmware/myproject.cpp:52]   --->   Operation 74 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i26 %r_V_12 to i41" [firmware/myproject.cpp:52]   --->   Operation 75 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.73ns)   --->   "%mul_ln700_1 = mul i41 %sext_ln700_3, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 76 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 77 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.81ns)   --->   "%ret_V_10 = add i21 %lhs_V_4, 47468" [firmware/myproject.cpp:53]   --->   Operation 78 'add' 'ret_V_10' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i21 %ret_V_10 to i27" [firmware/myproject.cpp:53]   --->   Operation 79 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_13 = mul i27 %sext_ln1118_11, 25" [firmware/myproject.cpp:53]   --->   Operation 80 'mul' 'r_V_13' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !282"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !288"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !294"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !300"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !306"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !312"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 87 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 90 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.87ns)   --->   "%r_V_19 = mul i36 %add_ln1116, 961" [firmware/myproject.cpp:51]   --->   Operation 92 'mul' 'r_V_19' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i36 %r_V_19 to i37" [firmware/myproject.cpp:51]   --->   Operation 93 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.92ns)   --->   "%ret_V_15 = add i37 %sext_ln1192, -30064771072" [firmware/myproject.cpp:51]   --->   Operation 94 'add' 'ret_V_15' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i37.i32.i32(i37 %ret_V_15, i32 30, i32 36)" [firmware/myproject.cpp:51]   --->   Operation 95 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i7 %tmp_1 to i11" [firmware/myproject.cpp:51]   --->   Operation 96 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %sext_ln708)" [firmware/myproject.cpp:51]   --->   Operation 97 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i41 @_ssdm_op_BitConcatenate.i41.i31.i10(i31 %sub_ln700, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 98 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (3.45ns)   --->   "%mul_ln700_2 = mul i41 %mul_ln700_1, -961" [firmware/myproject.cpp:52]   --->   Operation 99 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i41 %mul_ln700_2, %shl_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 100 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%ret_V_17 = add i41 %add_ln700_1, -33285996544" [firmware/myproject.cpp:52]   --->   Operation 101 'add' 'ret_V_17' <Predicate = true> <Delay = 0.76> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i11 @_ssdm_op_PartSelect.i11.i41.i32.i32(i41 %ret_V_17, i32 30, i32 40)" [firmware/myproject.cpp:52]   --->   Operation 102 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_4)" [firmware/myproject.cpp:52]   --->   Operation 103 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i27 %r_V_13 to i35" [firmware/myproject.cpp:53]   --->   Operation 104 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_20 = mul i35 %sext_ln1116_4, 625" [firmware/myproject.cpp:53]   --->   Operation 105 'mul' 'r_V_20' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i35 %r_V_20 to i46" [firmware/myproject.cpp:53]   --->   Operation 106 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.95ns)   --->   "%ret_V_18 = add i46 %sext_ln1192_2, -34084860461056" [firmware/myproject.cpp:53]   --->   Operation 107 'add' 'ret_V_18' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i46.i32.i32(i46 %ret_V_18, i32 40, i32 45)" [firmware/myproject.cpp:53]   --->   Operation 108 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i6 %tmp_2 to i11" [firmware/myproject.cpp:53]   --->   Operation 109 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 110 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 -32)" [firmware/myproject.cpp:54]   --->   Operation 111 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 112 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000]
p_Val2_8           (partselect    ) [ 0000]
sext_ln1118        (sext          ) [ 0000]
shl_ln             (bitconcatenate) [ 0000]
sext_ln1118_1      (sext          ) [ 0000]
r_V_15             (add           ) [ 0000]
p_Val2_3           (partselect    ) [ 0000]
sext_ln1118_2      (sext          ) [ 0000]
shl_ln1118_1       (bitconcatenate) [ 0000]
sext_ln1118_3      (sext          ) [ 0000]
r_V_16             (add           ) [ 0000]
sext_ln703         (sext          ) [ 0000]
sext_ln703_1       (sext          ) [ 0000]
ret_V_12           (sub           ) [ 0000]
p_Val2_2           (partselect    ) [ 0000]
r_V_17             (bitconcatenate) [ 0000]
sext_ln703_2       (sext          ) [ 0000]
p_Val2_5           (partselect    ) [ 0000]
add_ln1192         (add           ) [ 0000]
sext_ln728         (sext          ) [ 0000]
r_V_7              (sext          ) [ 0000]
sext_ln1118_5      (sext          ) [ 0000]
tmp_3              (bitconcatenate) [ 0000]
sext_ln1118_6      (sext          ) [ 0000]
r_V_18             (sub           ) [ 0000]
sext_ln1118_7      (sext          ) [ 0000]
lhs_V              (bitconcatenate) [ 0000]
sext_ln700         (sext          ) [ 0000]
add_ln700          (add           ) [ 0000]
ret_V_13           (add           ) [ 0000]
trunc_ln           (partselect    ) [ 0111]
r_V                (sext          ) [ 0000]
ret_V_14           (sub           ) [ 0000]
ret_V              (add           ) [ 0110]
p_Val2_11          (partselect    ) [ 0000]
lhs_V_1            (sext          ) [ 0000]
sext_ln1118_9      (sext          ) [ 0000]
sext_ln1118_10     (sext          ) [ 0000]
rhs_V_2            (bitconcatenate) [ 0000]
sext_ln1192_1      (sext          ) [ 0000]
mul_ln1192         (mul           ) [ 0000]
r_V_8              (mul           ) [ 0110]
sext_ln728_1       (sext          ) [ 0000]
sext_ln703_6       (sext          ) [ 0000]
ret_V_6            (add           ) [ 0110]
sub_ln700_1        (sub           ) [ 0110]
r_V_9              (sext          ) [ 0000]
r_V_10             (mul           ) [ 0110]
rhs_V              (sext          ) [ 0000]
ret_V_16           (sub           ) [ 0000]
lhs_V_3            (sext          ) [ 0000]
ret_V_8            (add           ) [ 0000]
r_V_11             (sext          ) [ 0000]
r_V_12             (mul           ) [ 0110]
mul_ln728          (mul           ) [ 0110]
sext_ln703_4       (sext          ) [ 0000]
p_shl5             (bitconcatenate) [ 0000]
add_ln703          (add           ) [ 0000]
ret_V_4            (add           ) [ 0000]
sext_ln1118_8      (sext          ) [ 0000]
r_V_5              (mul           ) [ 0000]
sext_ln1116        (sext          ) [ 0000]
tmp                (bitconcatenate) [ 0000]
sext_ln1116_1      (sext          ) [ 0000]
add_ln1116         (add           ) [ 0101]
sext_ln700_1       (sext          ) [ 0000]
sext_ln700_2       (sext          ) [ 0000]
mul_ln700          (mul           ) [ 0000]
shl_ln1            (bitconcatenate) [ 0000]
sub_ln700          (sub           ) [ 0101]
sext_ln700_3       (sext          ) [ 0000]
sext_ln700_4       (sext          ) [ 0000]
mul_ln700_1        (mul           ) [ 0101]
lhs_V_4            (bitconcatenate) [ 0000]
ret_V_10           (add           ) [ 0000]
sext_ln1118_11     (sext          ) [ 0000]
r_V_13             (mul           ) [ 0101]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
spectopmodule_ln0  (spectopmodule ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specinterface_ln32 (specinterface ) [ 0000]
specpipeline_ln33  (specpipeline  ) [ 0000]
write_ln50         (write         ) [ 0000]
r_V_19             (mul           ) [ 0000]
sext_ln1192        (sext          ) [ 0000]
ret_V_15           (add           ) [ 0000]
tmp_1              (partselect    ) [ 0000]
sext_ln708         (sext          ) [ 0000]
write_ln51         (write         ) [ 0000]
shl_ln700_1        (bitconcatenate) [ 0000]
mul_ln700_2        (mul           ) [ 0000]
add_ln700_1        (add           ) [ 0000]
ret_V_17           (add           ) [ 0000]
trunc_ln708_4      (partselect    ) [ 0000]
write_ln52         (write         ) [ 0000]
sext_ln1116_4      (sext          ) [ 0000]
r_V_20             (mul           ) [ 0000]
sext_ln1192_2      (sext          ) [ 0000]
ret_V_18           (add           ) [ 0000]
tmp_2              (partselect    ) [ 0000]
sext_ln708_1       (sext          ) [ 0000]
write_ln53         (write         ) [ 0000]
write_ln54         (write         ) [ 0000]
ret_ln56           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i176P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i13.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i15.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i21.i10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i11P"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i31.i10"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="x_V_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="176" slack="0"/>
<pin id="142" dir="0" index="1" bw="176" slack="0"/>
<pin id="143" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln50_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="11" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="2"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln51_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln52_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln53_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln54_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="0"/>
<pin id="177" dir="0" index="2" bw="6" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Val2_8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="176" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="0" index="3" bw="9" slack="0"/>
<pin id="187" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln1118_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln1118_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="13" slack="0"/>
<pin id="206" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="r_V_15_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="13" slack="0"/>
<pin id="211" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_15/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Val2_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="176" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="0" index="3" bw="7" slack="0"/>
<pin id="219" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln1118_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shl_ln1118_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln1118_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="0"/>
<pin id="238" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="r_V_16_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="13" slack="0"/>
<pin id="243" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln703_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="0"/>
<pin id="248" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln703_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ret_V_12_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="0" index="1" bw="14" slack="0"/>
<pin id="257" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_12/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Val2_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="176" slack="0"/>
<pin id="263" dir="0" index="2" bw="9" slack="0"/>
<pin id="264" dir="0" index="3" bw="9" slack="0"/>
<pin id="265" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="r_V_17_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="11" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_17/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln703_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_Val2_5_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="176" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln1192_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="12" slack="0"/>
<pin id="295" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln728_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="r_V_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1118_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="0"/>
<pin id="308" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="18" slack="0"/>
<pin id="312" dir="0" index="1" bw="13" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln1118_6_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="0"/>
<pin id="320" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_V_18_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="13" slack="0"/>
<pin id="324" dir="0" index="1" bw="18" slack="0"/>
<pin id="325" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_18/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln1118_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="19" slack="0"/>
<pin id="330" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lhs_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="20" slack="0"/>
<pin id="334" dir="0" index="1" bw="15" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln700_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="20" slack="0"/>
<pin id="342" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln700_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="19" slack="0"/>
<pin id="346" dir="0" index="1" bw="20" slack="0"/>
<pin id="347" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="ret_V_13_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="21" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="21" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="r_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="ret_V_14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_14/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ret_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_Val2_11_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="176" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="0" index="3" bw="7" slack="0"/>
<pin id="387" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="lhs_V_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln1118_9_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln1118_10_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="rhs_V_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1192_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln728_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sext_ln703_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="0"/>
<pin id="422" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="ret_V_6_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="14" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="r_V_9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="rhs_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="11" slack="0"/>
<pin id="436" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="ret_V_16_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="11" slack="0"/>
<pin id="441" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_16/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lhs_V_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="ret_V_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="12" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="r_V_11_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_11/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln703_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="12" slack="1"/>
<pin id="460" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_shl5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="0"/>
<pin id="463" dir="0" index="1" bw="12" slack="1"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln703_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="14" slack="0"/>
<pin id="471" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="ret_V_4_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="0"/>
<pin id="476" dir="0" index="1" bw="11" slack="0"/>
<pin id="477" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln1118_8_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="14" slack="0"/>
<pin id="482" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln1116_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="25" slack="0"/>
<pin id="486" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="27" slack="0"/>
<pin id="489" dir="0" index="1" bw="25" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln1116_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="27" slack="0"/>
<pin id="496" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln1116_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="25" slack="0"/>
<pin id="500" dir="0" index="1" bw="27" slack="0"/>
<pin id="501" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln700_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="22" slack="1"/>
<pin id="506" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln700_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="17" slack="1"/>
<pin id="509" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="shl_ln1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="31" slack="0"/>
<pin id="512" dir="0" index="1" bw="21" slack="1"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln700_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="22" slack="1"/>
<pin id="519" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln700_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="26" slack="1"/>
<pin id="522" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="mul_ln700_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="22" slack="0"/>
<pin id="525" dir="0" index="1" bw="26" slack="0"/>
<pin id="526" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="lhs_V_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="21" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="1"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="ret_V_10_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="21" slack="0"/>
<pin id="538" dir="0" index="1" bw="17" slack="0"/>
<pin id="539" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln1118_11_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="21" slack="0"/>
<pin id="544" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="r_V_19_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="28" slack="1"/>
<pin id="548" dir="0" index="1" bw="11" slack="0"/>
<pin id="549" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln1192_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="36" slack="0"/>
<pin id="553" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="ret_V_15_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="36" slack="0"/>
<pin id="557" dir="0" index="1" bw="36" slack="0"/>
<pin id="558" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="7" slack="0"/>
<pin id="563" dir="0" index="1" bw="37" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="0" index="3" bw="7" slack="0"/>
<pin id="566" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln708_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="shl_ln700_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="41" slack="0"/>
<pin id="578" dir="0" index="1" bw="31" slack="1"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="mul_ln700_2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="41" slack="1"/>
<pin id="585" dir="0" index="1" bw="11" slack="0"/>
<pin id="586" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln700_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="41" slack="0"/>
<pin id="590" dir="0" index="1" bw="41" slack="0"/>
<pin id="591" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="ret_V_17_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="41" slack="0"/>
<pin id="596" dir="0" index="1" bw="36" slack="0"/>
<pin id="597" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln708_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="0"/>
<pin id="602" dir="0" index="1" bw="41" slack="0"/>
<pin id="603" dir="0" index="2" bw="6" slack="0"/>
<pin id="604" dir="0" index="3" bw="7" slack="0"/>
<pin id="605" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln1116_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="27" slack="1"/>
<pin id="613" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln1192_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="35" slack="0"/>
<pin id="616" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="ret_V_18_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="35" slack="0"/>
<pin id="619" dir="0" index="1" bw="46" slack="0"/>
<pin id="620" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="0" index="1" bw="46" slack="0"/>
<pin id="626" dir="0" index="2" bw="7" slack="0"/>
<pin id="627" dir="0" index="3" bw="7" slack="0"/>
<pin id="628" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln708_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/3 "/>
</bind>
</comp>

<comp id="638" class="1007" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="11" slack="0"/>
<pin id="640" dir="0" index="1" bw="11" slack="0"/>
<pin id="641" dir="0" index="2" bw="16" slack="0"/>
<pin id="642" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192/1 sub_ln700_1/1 "/>
</bind>
</comp>

<comp id="646" class="1007" name="r_V_8_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="0" index="1" bw="11" slack="0"/>
<pin id="649" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="652" class="1007" name="r_V_10_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="0"/>
<pin id="654" dir="0" index="1" bw="11" slack="0"/>
<pin id="655" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/1 "/>
</bind>
</comp>

<comp id="658" class="1007" name="r_V_12_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="13" slack="0"/>
<pin id="660" dir="0" index="1" bw="13" slack="0"/>
<pin id="661" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="664" class="1007" name="mul_ln728_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="0" index="1" bw="16" slack="0"/>
<pin id="667" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/1 "/>
</bind>
</comp>

<comp id="670" class="1007" name="r_V_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="14" slack="0"/>
<pin id="672" dir="0" index="1" bw="25" slack="0"/>
<pin id="673" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="678" class="1007" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="22" slack="0"/>
<pin id="680" dir="0" index="1" bw="17" slack="0"/>
<pin id="681" dir="0" index="2" bw="31" slack="0"/>
<pin id="682" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln700/2 sub_ln700/2 "/>
</bind>
</comp>

<comp id="686" class="1007" name="r_V_13_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="21" slack="0"/>
<pin id="688" dir="0" index="1" bw="27" slack="0"/>
<pin id="689" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/2 "/>
</bind>
</comp>

<comp id="692" class="1007" name="r_V_20_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="27" slack="0"/>
<pin id="694" dir="0" index="1" bw="35" slack="0"/>
<pin id="695" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/3 "/>
</bind>
</comp>

<comp id="699" class="1005" name="trunc_ln_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="2"/>
<pin id="701" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="704" class="1005" name="ret_V_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="1"/>
<pin id="706" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="710" class="1005" name="r_V_8_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="22" slack="1"/>
<pin id="712" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="715" class="1005" name="ret_V_6_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="17" slack="1"/>
<pin id="717" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="720" class="1005" name="sub_ln700_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="21" slack="1"/>
<pin id="722" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="r_V_10_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="22" slack="1"/>
<pin id="727" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="730" class="1005" name="r_V_12_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="26" slack="1"/>
<pin id="732" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="735" class="1005" name="mul_ln728_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="740" class="1005" name="add_ln1116_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="36" slack="1"/>
<pin id="742" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="745" class="1005" name="sub_ln700_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="31" slack="1"/>
<pin id="747" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="750" class="1005" name="mul_ln700_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="41" slack="1"/>
<pin id="752" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="r_V_13_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="27" slack="1"/>
<pin id="757" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="144"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="108" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="108" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="108" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="108" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="108" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="138" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="140" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="182" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="192" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="140" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="214" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="214" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="224" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="208" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="240" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="246" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="140" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="260" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="14" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="140" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="278" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="260" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="282" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="292" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="292" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="306" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="254" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="328" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="48" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="50" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="52" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="260" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="140" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="395"><net_src comp="182" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="260" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="260" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="260" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="44" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="404" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="240" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="416" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="382" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="214" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="392" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="66" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="466"><net_src comp="70" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="22" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="458" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="492"><net_src comp="76" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="22" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="484" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="515"><net_src comp="78" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="80" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="82" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="44" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="84" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="110" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="112" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="114" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="116" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="118" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="574"><net_src comp="561" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="581"><net_src comp="120" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="80" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="122" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="576" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="124" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="126" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="594" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="116" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="128" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="610"><net_src comp="600" pin="4"/><net_sink comp="160" pin=2"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="132" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="134" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="617" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="128" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="136" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="636"><net_src comp="623" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="643"><net_src comp="396" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="400" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="412" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="302" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="302" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="430" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="430" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="454" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="454" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="298" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="68" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="480" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="74" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="676"><net_src comp="670" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="677"><net_src comp="670" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="683"><net_src comp="504" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="507" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="510" pin="3"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="542" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="86" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="611" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="130" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="692" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="702"><net_src comp="356" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="707"><net_src comp="376" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="713"><net_src comp="646" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="718"><net_src comp="424" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="723"><net_src comp="638" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="728"><net_src comp="652" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="733"><net_src comp="658" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="738"><net_src comp="664" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="743"><net_src comp="498" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="748"><net_src comp="678" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="753"><net_src comp="523" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="758"><net_src comp="686" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="611" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {3 }
	Port: y_1_V | {3 }
	Port: y_2_V | {3 }
	Port: y_3_V | {3 }
	Port: y_4_V | {3 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1118 : 1
		shl_ln : 1
		sext_ln1118_1 : 2
		r_V_15 : 3
		sext_ln1118_2 : 1
		shl_ln1118_1 : 1
		sext_ln1118_3 : 2
		r_V_16 : 3
		sext_ln703 : 4
		sext_ln703_1 : 4
		ret_V_12 : 5
		r_V_17 : 1
		sext_ln703_2 : 2
		add_ln1192 : 3
		sext_ln728 : 1
		r_V_7 : 1
		sext_ln1118_5 : 4
		tmp_3 : 4
		sext_ln1118_6 : 5
		r_V_18 : 6
		sext_ln1118_7 : 7
		lhs_V : 6
		sext_ln700 : 7
		add_ln700 : 8
		ret_V_13 : 9
		trunc_ln : 10
		r_V : 1
		ret_V_14 : 2
		ret_V : 3
		lhs_V_1 : 1
		sext_ln1118_9 : 1
		sext_ln1118_10 : 1
		rhs_V_2 : 1
		sext_ln1192_1 : 2
		mul_ln1192 : 2
		r_V_8 : 2
		sext_ln728_1 : 2
		sext_ln703_6 : 4
		ret_V_6 : 5
		sub_ln700_1 : 3
		r_V_9 : 1
		r_V_10 : 2
		rhs_V : 1
		ret_V_16 : 2
		lhs_V_3 : 3
		ret_V_8 : 4
		r_V_11 : 5
		r_V_12 : 6
		mul_ln728 : 2
	State 2
		add_ln703 : 1
		ret_V_4 : 2
		sext_ln1118_8 : 3
		r_V_5 : 4
		sext_ln1116 : 5
		tmp : 5
		sext_ln1116_1 : 6
		add_ln1116 : 7
		mul_ln700 : 1
		sub_ln700 : 2
		mul_ln700_1 : 1
		ret_V_10 : 1
		sext_ln1118_11 : 2
		r_V_13 : 3
	State 3
		sext_ln1192 : 1
		ret_V_15 : 2
		tmp_1 : 3
		sext_ln708 : 4
		write_ln51 : 5
		add_ln700_1 : 1
		ret_V_17 : 2
		trunc_ln708_4 : 3
		write_ln52 : 4
		r_V_20 : 1
		sext_ln1192_2 : 2
		ret_V_18 : 3
		tmp_2 : 4
		sext_ln708_1 : 5
		write_ln53 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      r_V_15_fu_208      |    0    |    0    |    20   |
|          |      r_V_16_fu_240      |    0    |    0    |    20   |
|          |    add_ln1192_fu_292    |    0    |    0    |    19   |
|          |     add_ln700_fu_344    |    0    |    0    |    41   |
|          |     ret_V_13_fu_350     |    0    |    0    |    41   |
|          |       ret_V_fu_376      |    0    |    0    |    41   |
|          |      ret_V_6_fu_424     |    0    |    0    |    23   |
|    add   |      ret_V_8_fu_448     |    0    |    0    |    19   |
|          |     add_ln703_fu_468    |    0    |    0    |    41   |
|          |      ret_V_4_fu_474     |    0    |    0    |    41   |
|          |    add_ln1116_fu_498    |    0    |    0    |    34   |
|          |     ret_V_10_fu_536     |    0    |    0    |    28   |
|          |     ret_V_15_fu_555     |    0    |    0    |    43   |
|          |    add_ln700_1_fu_588   |    0    |    0    |    41   |
|          |     ret_V_17_fu_594     |    0    |    0    |    41   |
|          |     ret_V_18_fu_617     |    0    |    0    |    53   |
|----------|-------------------------|---------|---------|---------|
|          |    mul_ln700_1_fu_523   |    2    |    0    |    50   |
|          |      r_V_19_fu_546      |    2    |    0    |    40   |
|          |    mul_ln700_2_fu_583   |    2    |    0    |    29   |
|          |       r_V_8_fu_646      |    1    |    0    |    0    |
|    mul   |      r_V_10_fu_652      |    1    |    0    |    0    |
|          |      r_V_12_fu_658      |    1    |    0    |    0    |
|          |     mul_ln728_fu_664    |    1    |    0    |    0    |
|          |       r_V_5_fu_670      |    1    |    0    |    0    |
|          |      r_V_13_fu_686      |    1    |    0    |    0    |
|          |      r_V_20_fu_692      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     ret_V_12_fu_254     |    0    |    0    |    21   |
|    sub   |      r_V_18_fu_322      |    0    |    0    |    25   |
|          |     ret_V_14_fu_370     |    0    |    0    |    41   |
|          |     ret_V_16_fu_438     |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |        grp_fu_638       |    1    |    0    |    0    |
|          |        grp_fu_678       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_140  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_146 |    0    |    0    |    0    |
|          | write_ln51_write_fu_153 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_160 |    0    |    0    |    0    |
|          | write_ln53_write_fu_167 |    0    |    0    |    0    |
|          | write_ln54_write_fu_174 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_8_fu_182     |    0    |    0    |    0    |
|          |     p_Val2_3_fu_214     |    0    |    0    |    0    |
|          |     p_Val2_2_fu_260     |    0    |    0    |    0    |
|          |     p_Val2_5_fu_282     |    0    |    0    |    0    |
|partselect|     trunc_ln_fu_356     |    0    |    0    |    0    |
|          |     p_Val2_11_fu_382    |    0    |    0    |    0    |
|          |       tmp_1_fu_561      |    0    |    0    |    0    |
|          |   trunc_ln708_4_fu_600  |    0    |    0    |    0    |
|          |       tmp_2_fu_623      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1118_fu_192   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_204  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_224  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_236  |    0    |    0    |    0    |
|          |    sext_ln703_fu_246    |    0    |    0    |    0    |
|          |   sext_ln703_1_fu_250   |    0    |    0    |    0    |
|          |   sext_ln703_2_fu_278   |    0    |    0    |    0    |
|          |    sext_ln728_fu_298    |    0    |    0    |    0    |
|          |       r_V_7_fu_302      |    0    |    0    |    0    |
|          |   sext_ln1118_5_fu_306  |    0    |    0    |    0    |
|          |   sext_ln1118_6_fu_318  |    0    |    0    |    0    |
|          |   sext_ln1118_7_fu_328  |    0    |    0    |    0    |
|          |    sext_ln700_fu_340    |    0    |    0    |    0    |
|          |        r_V_fu_366       |    0    |    0    |    0    |
|          |      lhs_V_1_fu_392     |    0    |    0    |    0    |
|          |   sext_ln1118_9_fu_396  |    0    |    0    |    0    |
|          |  sext_ln1118_10_fu_400  |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_412  |    0    |    0    |    0    |
|   sext   |   sext_ln728_1_fu_416   |    0    |    0    |    0    |
|          |   sext_ln703_6_fu_420   |    0    |    0    |    0    |
|          |       r_V_9_fu_430      |    0    |    0    |    0    |
|          |       rhs_V_fu_434      |    0    |    0    |    0    |
|          |      lhs_V_3_fu_444     |    0    |    0    |    0    |
|          |      r_V_11_fu_454      |    0    |    0    |    0    |
|          |   sext_ln703_4_fu_458   |    0    |    0    |    0    |
|          |   sext_ln1118_8_fu_480  |    0    |    0    |    0    |
|          |    sext_ln1116_fu_484   |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_494  |    0    |    0    |    0    |
|          |   sext_ln700_1_fu_504   |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_507   |    0    |    0    |    0    |
|          |   sext_ln700_3_fu_517   |    0    |    0    |    0    |
|          |   sext_ln700_4_fu_520   |    0    |    0    |    0    |
|          |  sext_ln1118_11_fu_542  |    0    |    0    |    0    |
|          |    sext_ln1192_fu_551   |    0    |    0    |    0    |
|          |    sext_ln708_fu_571    |    0    |    0    |    0    |
|          |   sext_ln1116_4_fu_611  |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_614  |    0    |    0    |    0    |
|          |   sext_ln708_1_fu_633   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_196      |    0    |    0    |    0    |
|          |   shl_ln1118_1_fu_228   |    0    |    0    |    0    |
|          |      r_V_17_fu_270      |    0    |    0    |    0    |
|          |       tmp_3_fu_310      |    0    |    0    |    0    |
|          |       lhs_V_fu_332      |    0    |    0    |    0    |
|bitconcatenate|      rhs_V_2_fu_404     |    0    |    0    |    0    |
|          |      p_shl5_fu_461      |    0    |    0    |    0    |
|          |        tmp_fu_487       |    0    |    0    |    0    |
|          |      shl_ln1_fu_510     |    0    |    0    |    0    |
|          |      lhs_V_4_fu_529     |    0    |    0    |    0    |
|          |    shl_ln700_1_fu_576   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    15   |    0    |   770   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln1116_reg_740|   36   |
|mul_ln700_1_reg_750|   41   |
| mul_ln728_reg_735 |   16   |
|   r_V_10_reg_725  |   22   |
|   r_V_12_reg_730  |   26   |
|   r_V_13_reg_755  |   27   |
|   r_V_8_reg_710   |   22   |
|  ret_V_6_reg_715  |   17   |
|   ret_V_reg_704   |   12   |
|sub_ln700_1_reg_720|   21   |
| sub_ln700_reg_745 |   31   |
|  trunc_ln_reg_699 |   11   |
+-------------------+--------+
|       Total       |   282  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   770  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   282  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   282  |   770  |
+-----------+--------+--------+--------+
