# Netlist Viewer TCL File
set_family -name PolarFire
top_module -name Top
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Clock_gen.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Rx_async.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Tx_async.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_54sxa.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREUART_C0/COREUART_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/Synchronizer.vhd}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/Clock_Reset/Clock_Reset.v}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd}
addfile -view RTL -lib work -type VLOG -mode system_verilog -name {C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/Top/Top.v}