// Seed: 2990456927
module module_0 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply1 id_4,
    input wor id_5,
    input tri1 id_6
    , id_22,
    input uwire id_7,
    input tri id_8,
    input tri1 module_0,
    input tri1 id_10
    , id_23,
    input wor id_11,
    output supply1 id_12,
    input wor id_13,
    input wor id_14,
    input tri1 id_15,
    input wor id_16,
    output tri id_17,
    output supply1 id_18,
    input supply0 id_19,
    output uwire id_20
);
  assign id_20 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    input wire id_5,
    output uwire id_6
);
  assign id_6 = 1;
  module_0(
      id_3,
      id_5,
      id_5,
      id_2,
      id_6,
      id_0,
      id_5,
      id_0,
      id_2,
      id_5,
      id_3,
      id_2,
      id_6,
      id_0,
      id_2,
      id_5,
      id_2,
      id_6,
      id_1,
      id_3,
      id_1
  );
endmodule
