#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed May 29 16:48:20 2024
# Process ID: 2469119
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_bessel_filter_0_0_synth_1
# Command line: vivado -log system_bessel_filter_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_bessel_filter_0_0.tcl
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_bessel_filter_0_0_synth_1/system_bessel_filter_0_0.vds
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_bessel_filter_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_bessel_filter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top system_bessel_filter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_bessel_filter_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2469146
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2089.227 ; gain = 0.000 ; free physical = 15755 ; free virtual = 24777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_bessel_filter_0_0' [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_bessel_filter_0_0/synth/system_bessel_filter_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bessel_filter' [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter.v:4]
	Parameter ADC_WIDTH bound to: 14 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter B bound to: 2158 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bessel_filter2' [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:22]
	Parameter ADC_WIDTH bound to: 14 - type: integer 
	Parameter AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter B bound to: 2158 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bessel_filter2' (1#1) [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'bessel_filter' (2#1) [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_bessel_filter_0_0' (3#1) [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.srcs/sources_1/bd/system/ip/system_bessel_filter_0_0/synth/system_bessel_filter_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2089.227 ; gain = 0.000 ; free physical = 15989 ; free virtual = 25012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.227 ; gain = 0.000 ; free physical = 16063 ; free virtual = 25087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2089.227 ; gain = 0.000 ; free physical = 16063 ; free virtual = 25087
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.227 ; gain = 0.000 ; free physical = 16057 ; free virtual = 25080
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.094 ; gain = 0.000 ; free physical = 15868 ; free virtual = 24891
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2175.094 ; gain = 0.000 ; free physical = 15860 ; free virtual = 24883
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15932 ; free virtual = 24956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15936 ; free virtual = 24959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15935 ; free virtual = 24959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15946 ; free virtual = 24971
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 2     
	               14 Bit    Registers := 4     
+---Multipliers : 
	              14x46  Multipliers := 1     
+---Muxes : 
	   2 Input   46 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP inst/bessel_filter_inst/reg_x0_reg, operation Mode is: (A2*(B:0x86e))'.
DSP Report: register inst/bessel_filter_inst/x_reg is absorbed into DSP inst/bessel_filter_inst/reg_x0_reg.
DSP Report: register inst/bessel_filter_inst/reg_x0_reg is absorbed into DSP inst/bessel_filter_inst/reg_x0_reg.
DSP Report: operator inst/bessel_filter_inst/reg_x00 is absorbed into DSP inst/bessel_filter_inst/reg_x0_reg.
DSP Report: Generating DSP inst/bessel_filter_inst/reg_xadd_reg, operation Mode is: (PCIN+(A2*(B:0x86e))')'.
DSP Report: register inst/bessel_filter_inst/x1_reg is absorbed into DSP inst/bessel_filter_inst/reg_xadd_reg.
DSP Report: register inst/bessel_filter_inst/reg_xadd_reg is absorbed into DSP inst/bessel_filter_inst/reg_xadd_reg.
DSP Report: register inst/bessel_filter_inst/reg_x1_reg is absorbed into DSP inst/bessel_filter_inst/reg_xadd_reg.
DSP Report: operator inst/bessel_filter_inst/reg_xadd0 is absorbed into DSP inst/bessel_filter_inst/reg_xadd_reg.
DSP Report: operator inst/bessel_filter_inst/reg_x10 is absorbed into DSP inst/bessel_filter_inst/reg_xadd_reg.
DSP Report: Generating DSP inst/bessel_filter_inst/y_stage0, operation Mode is: PCIN+A2:B2.
DSP Report: register inst/bessel_filter_inst/y_stage0 is absorbed into DSP inst/bessel_filter_inst/y_stage0.
DSP Report: register inst/bessel_filter_inst/y_stage0 is absorbed into DSP inst/bessel_filter_inst/y_stage0.
DSP Report: operator inst/bessel_filter_inst/y_stage0 is absorbed into DSP inst/bessel_filter_inst/y_stage0.
DSP Report: Generating DSP inst/bessel_filter_inst/y_stage1, operation Mode is: (A:0x10dc)*B2.
DSP Report: register inst/bessel_filter_inst/y_stage1 is absorbed into DSP inst/bessel_filter_inst/y_stage1.
DSP Report: operator inst/bessel_filter_inst/y_stage1 is absorbed into DSP inst/bessel_filter_inst/y_stage1.
DSP Report: Generating DSP inst/bessel_filter_inst/y_stage_reg, operation Mode is: (PCIN-A:B)'.
DSP Report: register inst/bessel_filter_inst/y_stage_reg is absorbed into DSP inst/bessel_filter_inst/y_stage_reg.
DSP Report: operator inst/bessel_filter_inst/y_stage0 is absorbed into DSP inst/bessel_filter_inst/y_stage_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15964 ; free virtual = 24999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bessel_filter2           | (A2*(B:0x86e))'         | 14     | 13     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|bessel_filter2           | (PCIN+(A2*(B:0x86e))')' | 14     | 13     | -      | -      | 46     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|system_bessel_filter_0_0 | PCIN+A2:B2              | 28     | 18     | -      | -      | -1     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|system_bessel_filter_0_0 | (A:0x10dc)*B2           | 14     | 14     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|bessel_filter2           | (PCIN-A:B)'             | 10     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15492 ; free virtual = 24527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15490 ; free virtual = 24524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[45]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[45] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[44]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[44] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[43]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[43] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[42]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[42] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[41]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[41] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[40]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[40] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[39]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[39] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[38]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[38] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[37]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[37] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[36]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[36] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[35]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[35] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[34]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[34] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[33]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[33] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[32]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[32] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[31]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[31] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[30]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[30] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[29]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[29] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[28]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[28] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[27]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[27] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[26]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[26] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[25]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[25] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[24]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[24] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[23]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[23] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[22]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[22] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[21]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[21] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[20]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[20] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[19]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[19] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[18]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[18] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[17]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[17] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[16]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[16] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[15]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[15] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[14]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[14] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[13]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[13] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[12]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[12] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[11]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[11] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[10]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[10] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[9]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[9] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[8]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[8] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[7]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[7] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[6]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[6] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[5]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[5] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[4]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[4] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[3]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[3] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[2]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[2] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[1]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[1] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
INFO: [Synth 8-5966] Removing register instance (\inst/bessel_filter_inst/y_reg[0]__0 ) from module (system_bessel_filter_0_0) as it has self-loop and (\inst/bessel_filter_inst/y_reg[0] ) is actual driver [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/verilog/bessel_filter2.sv:63]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2175.094 ; gain = 85.867 ; free physical = 15452 ; free virtual = 24486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 90.766 ; free physical = 15417 ; free virtual = 24453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 90.766 ; free physical = 15417 ; free virtual = 24453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 90.766 ; free physical = 15417 ; free virtual = 24453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 90.766 ; free physical = 15417 ; free virtual = 24453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 90.766 ; free physical = 15417 ; free virtual = 24453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 90.766 ; free physical = 15417 ; free virtual = 24453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     5|
|6     |LUT1    |     1|
|7     |LUT2    |    46|
|8     |FDRE    |    74|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 90.766 ; free physical = 15417 ; free virtual = 24453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2179.992 ; gain = 4.898 ; free physical = 15524 ; free virtual = 24559
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2180.000 ; gain = 90.766 ; free physical = 15524 ; free virtual = 24559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.000 ; gain = 0.000 ; free physical = 15686 ; free virtual = 24721
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.000 ; gain = 0.000 ; free physical = 15717 ; free virtual = 24752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2180.000 ; gain = 90.773 ; free physical = 15961 ; free virtual = 24996
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_bessel_filter_0_0_synth_1/system_bessel_filter_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Data_Splitter/tmp/Data_Splitter/Data_Splitter.runs/system_bessel_filter_0_0_synth_1/system_bessel_filter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_bessel_filter_0_0_utilization_synth.rpt -pb system_bessel_filter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 29 16:48:41 2024...
