Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 10 12:02:37 2020
| Host         : moncomet01 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (38)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (74)
6. checking no_output_delay (5)
7. checking multiple_clock (282)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (38)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (74)
-------------------------------
 There are 74 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (282)
--------------------------------
 There are 282 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.941    -6700.145                   5904                34987       -0.222       -0.222                      1                34971        1.100        0.000                       0                  9544  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M_1                                                                                {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_1                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M                                                                                         -2.402    -6548.044                   5821                31909        0.066        0.000                      0                31909        1.100        0.000                       0                  8430  
  CLK_125M_1                                                                                      3.902        0.000                      0                  415        0.299        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB_1                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.321        0.000                      0                  634        0.097        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK                                                                                      35.931        0.000                      0                  415        0.299        0.000                      0                  415       19.358        0.000                       0                   283  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.018        0.000                      0                  928        0.060        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.512        0.000                      0                    2  
CLK_125M_1                                                                                  CLK_200M                                                                                         -2.886       -8.474                      3                    3        1.071        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.941      -37.571                     13                   13        1.428        0.000                      0                   13  
GMII_TX_CLK                                                                                 CLK_200M                                                                                          1.305        0.000                      0                    3        1.319        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.261        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M_1                                                                                       -1.949      -42.714                     25                   25        0.102        0.000                      0                   25  
GMII_RX_CLK                                                                                 CLK_125M_1                                                                                        5.522        0.000                      0                   19        0.097        0.000                      0                   19  
GMII_TX_CLK                                                                                 CLK_125M_1                                                                                        3.604        0.000                      0                  415       -0.008       -0.008                      1                  415  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -1.943      -59.932                     35                   35        0.284        0.000                      0                   35  
CLK_200M                                                                                    GMII_TX_CLK                                                                                       2.144        0.000                      0                   25        0.294        0.000                      0                   25  
CLK_125M_1                                                                                  GMII_TX_CLK                                                                                       3.505        0.000                      0                  415       -0.222       -0.222                      1                  415  
GMII_RX_CLK                                                                                 GMII_TX_CLK                                                                                       5.614        0.000                      0                   19        0.132        0.000                      0                   19  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.336        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.183        0.000                      0                  924        0.122        0.000                      0                  924  
**async_default**                                                                           CLK_200M                                                                                    GMII_RX_CLK                                                                                      -0.630       -3.409                      7                    7        0.116        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.470        0.000                      0                  100        0.118        0.000                      0                  100  
**default**                                                                                 GMII_TX_CLK                                                                                                                                                                                  22.444        0.000                      0                    9        3.576        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         5821  Failing Endpoints,  Worst Slack       -2.402ns,  Total Violation    -6548.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.183ns  (logic 0.223ns (3.105%)  route 6.960ns (96.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 6.647 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.384     1.384    top_tdc/DATA_BUF/CLK_200M
    SLICE_X60Y117        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.223     1.607 r  top_tdc/DATA_BUF/DIN_reg[74]/Q
                         net (fo=128, routed)         6.960     8.567    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/din[10]
    RAMB36_X3Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.647     6.647    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.015     6.662    
                         clock uncertainty           -0.035     6.626    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[16])
                                                     -0.462     6.164    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                 -2.402    

Slack (VIOLATED) :        -2.386ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 0.223ns (3.117%)  route 6.932ns (96.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 6.639 - 5.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.387     1.387    top_tdc/DATA_BUF/CLK_200M
    SLICE_X59Y114        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        FDRE (Prop_fdre_C_Q)         0.223     1.610 r  top_tdc/DATA_BUF/DIN_reg[94]/Q
                         net (fo=128, routed)         6.932     8.542    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/din[30]
    RAMB36_X3Y4          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.639     6.639    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y4          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.015     6.654    
                         clock uncertainty           -0.035     6.618    
    RAMB36_X3Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                     -0.462     6.156    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.156    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                 -2.386    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 0.223ns (3.385%)  route 6.365ns (96.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 6.101 - 5.000 ) 
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.380     1.380    top_tdc/DATA_BUF/CLK_200M
    SLICE_X71Y119        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.223     1.603 r  top_tdc/DATA_BUF/DIN_reg[23]/Q
                         net (fo=128, routed)         6.365     7.968    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/din[23]
    RAMB36_X2Y42         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.101     6.101    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y42         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     6.101    
                         clock uncertainty           -0.035     6.065    
    RAMB36_X2Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[23])
                                                     -0.462     5.603    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.350ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 0.223ns (3.391%)  route 6.354ns (96.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 6.105 - 5.000 ) 
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.380     1.380    top_tdc/DATA_BUF/CLK_200M
    SLICE_X71Y119        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.223     1.603 r  top_tdc/DATA_BUF/DIN_reg[23]/Q
                         net (fo=128, routed)         6.354     7.957    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/din[23]
    RAMB36_X2Y40         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.105     6.105    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y40         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     6.105    
                         clock uncertainty           -0.035     6.069    
    RAMB36_X2Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[23])
                                                     -0.462     5.607    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.607    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 -2.350    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.575ns  (logic 0.223ns (3.391%)  route 6.352ns (96.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 6.104 - 5.000 ) 
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.380     1.380    top_tdc/DATA_BUF/CLK_200M
    SLICE_X71Y119        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.223     1.603 r  top_tdc/DATA_BUF/DIN_reg[23]/Q
                         net (fo=128, routed)         6.352     7.955    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/din[23]
    RAMB36_X2Y41         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.104     6.104    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y41         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     6.104    
                         clock uncertainty           -0.035     6.068    
    RAMB36_X2Y41         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[23])
                                                     -0.462     5.606    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.606    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.204ns (3.147%)  route 6.279ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 6.101 - 5.000 ) 
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.380     1.380    top_tdc/DATA_BUF/CLK_200M
    SLICE_X65Y120        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y120        FDRE (Prop_fdre_C_Q)         0.204     1.584 r  top_tdc/DATA_BUF/DIN_reg[59]/Q
                         net (fo=128, routed)         6.279     7.863    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/din[59]
    RAMB36_X2Y42         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.101     6.101    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y42         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.000     6.101    
                         clock uncertainty           -0.035     6.065    
    RAMB36_X2Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                     -0.545     5.520    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.520    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.340ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 0.259ns (3.928%)  route 6.334ns (96.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 6.121 - 5.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.383     1.383    top_tdc/DATA_BUF/CLK_200M
    SLICE_X62Y117        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDRE (Prop_fdre_C_Q)         0.259     1.642 r  top_tdc/DATA_BUF/DIN_reg[43]/Q
                         net (fo=128, routed)         6.334     7.976    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/din[43]
    RAMB36_X2Y39         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.121     6.121    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y39         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.013     6.134    
                         clock uncertainty           -0.035     6.098    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.462     5.636    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.636    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 -2.340    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 0.223ns (3.108%)  route 6.952ns (96.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 6.699 - 5.000 ) 
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.378     1.378    top_tdc/DATA_BUF/CLK_200M
    SLICE_X60Y122        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y122        FDRE (Prop_fdre_C_Q)         0.223     1.601 r  top_tdc/DATA_BUF/DIN_reg[85]/Q
                         net (fo=128, routed)         6.952     8.553    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/din[21]
    RAMB36_X4Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.699     6.699    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.015     6.714    
                         clock uncertainty           -0.035     6.678    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                     -0.462     6.216    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.216    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 -2.337    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 0.223ns (3.384%)  route 6.367ns (96.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 6.134 - 5.000 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.381     1.381    top_tdc/DATA_BUF/CLK_200M
    SLICE_X61Y120        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y120        FDRE (Prop_fdre_C_Q)         0.223     1.604 r  top_tdc/DATA_BUF/DIN_reg[38]/Q
                         net (fo=128, routed)         6.367     7.971    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/din[38]
    RAMB36_X3Y33         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.134     6.134    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y33         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.013     6.147    
                         clock uncertainty           -0.035     6.111    
    RAMB36_X3Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.462     5.649    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/DIN_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.223ns (3.122%)  route 6.921ns (96.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 6.699 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.384     1.384    top_tdc/DATA_BUF/CLK_200M
    SLICE_X60Y117        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.223     1.607 r  top_tdc/DATA_BUF/DIN_reg[81]/Q
                         net (fo=128, routed)         6.921     8.528    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/din[17]
    RAMB36_X4Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.699     6.699    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism              0.015     6.714    
                         clock uncertainty           -0.035     6.678    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[26])
                                                     -0.462     6.216    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.216    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 -2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.297%)  route 0.106ns (49.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.631     0.631    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/DESIGN_CLK_I
    SLICE_X42Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y149        FDRE (Prop_fdre_C_Q)         0.107     0.738 r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/yes_output_reg.dout_reg_reg/Q
                         net (fo=3, routed)           0.106     0.844    ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/D[5]
    SLICE_X43Y151        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.778     0.778    ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X43Y151        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.008     0.770    
    SLICE_X43Y151        FDRE (Hold_fdre_C_D)         0.008     0.778    ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.540     0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X70Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y153        FDRE (Prop_fdre_C_Q)         0.118     0.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.095     0.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X70Y154        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.740     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y154        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.186     0.554    
    SLICE_X70Y154        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.523%)  route 0.198ns (66.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.595     0.595    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y109        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.100     0.695 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[2]_rep__5/Q
                         net (fo=16, routed)          0.198     0.893    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram_1[2]
    RAMB36_X2Y22         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.843     0.843    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.205     0.638    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.821    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[5]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.915%)  route 0.204ns (67.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.592     0.592    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y114        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[5]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.100     0.692 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[5]_rep__5/Q
                         net (fo=16, routed)          0.204     0.896    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram_1[5]
    RAMB36_X2Y22         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.843     0.843    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y22         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.205     0.638    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.821    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[181].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.751%)  route 0.143ns (57.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.588     0.588    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y187        FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y187        FDRE (Prop_fdre_C_Q)         0.107     0.695 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.143     0.838    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2[19]
    RAMB36_X0Y37         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.820     0.820    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X0Y37         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.652    
    RAMB36_X0Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.111     0.763    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.534     0.534    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X63Y180        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y180        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_1/Q
                         net (fo=1, routed)           0.095     0.729    nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/D
    SLICE_X62Y179        RAMS32                                       r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.730     0.730    nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/WCLK
    SLICE_X62Y179        RAMS32                                       r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
                         clock pessimism             -0.185     0.545    
    SLICE_X62Y179        RAMS32 (Hold_rams32_CLK_I)
                                                      0.108     0.653    nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.534     0.534    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X63Y180        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y180        FDRE (Prop_fdre_C_Q)         0.100     0.634 r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_3/Q
                         net (fo=1, routed)           0.096     0.730    nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/D
    SLICE_X62Y179        RAMS32                                       r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.730     0.730    nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/WCLK
    SLICE_X62Y179        RAMS32                                       r  nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
                         clock pessimism             -0.185     0.545    
    SLICE_X62Y179        RAMS32 (Hold_rams32_CLK_I)
                                                      0.106     0.651    nolabel_line138/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.901%)  route 0.113ns (53.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.544     0.544    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X61Y198        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y198        FDCE (Prop_fdce_C_Q)         0.100     0.644 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb/Q
                         net (fo=13, routed)          0.113     0.757    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb
    SLICE_X62Y197        SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.742     0.742    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X62Y197        SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1/CLK
                         clock pessimism             -0.168     0.574    
    SLICE_X62Y197        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.676    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.835%)  route 0.224ns (69.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.638     0.638    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y71         FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.100     0.738 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[0]_rep__10/Q
                         net (fo=16, routed)          0.224     0.962    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram_3[0]
    RAMB36_X2Y14         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.905     0.905    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y14         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.697    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.880    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[239].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_4/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.583     0.583    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y180        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y180        FDRE (Prop_fdre_C_Q)         0.100     0.683 r  nolabel_line138/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr_4/Q
                         net (fo=1, routed)           0.096     0.779    nolabel_line138/SiTCP/SiTCP/SiTCP/ECIF_TX/orAddr[4]
    SLICE_X12Y180        SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.781     0.781    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X12Y180        SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_4/CLK
                         clock pessimism             -0.187     0.594    
    SLICE_X12Y180        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.696    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_stsAddr_4
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line138/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.321         5.000       2.679      RAMB36_X4Y20    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.321         5.000       2.679      RAMB36_X4Y20    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.321         5.000       2.679      RAMB36_X5Y10    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.321         5.000       2.679      RAMB36_X5Y10    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.321         5.000       2.679      RAMB36_X5Y42    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.321         5.000       2.679      RAMB36_X5Y42    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[152].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.321         5.000       2.679      RAMB36_X3Y6     top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.321         5.000       2.679      RAMB36_X3Y6     top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.321         5.000       2.679      RAMB36_X2Y28    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.321         5.000       2.679      RAMB36_X2Y28    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.gecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[190].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_WITH_ECC.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y156   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        3.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.319ns (8.619%)  route 3.382ns (91.381%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.293     4.368    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y185         FDRE (Prop_fdre_C_Q)         0.223     4.591 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.488     6.079    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X10Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.122 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           1.069     7.190    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X10Y189        LUT4 (Prop_lut4_I3_O)        0.053     7.243 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.826     8.069    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.390    12.373    
                         clock uncertainty           -0.064    12.309    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    11.971    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.345ns (10.051%)  route 3.088ns (89.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.297     4.372    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y189        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDCE (Prop_fdce_C_Q)         0.259     4.631 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.306     5.937    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043     5.980 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.860     6.840    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043     6.883 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.922     7.805    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.350    
                         clock uncertainty           -0.064    12.286    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    12.043    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.345ns (9.867%)  route 3.152ns (90.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.960ns = ( 11.960 - 8.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.373    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.632 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.880    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.923 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.904     7.827    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I2_O)        0.043     7.870 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000     7.870    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    11.960    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.367    12.327    
                         clock uncertainty           -0.064    12.263    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.034    12.297    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.271ns (8.921%)  route 2.767ns (91.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.221     4.296    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y194        FDRE (Prop_fdre_C_Q)         0.223     4.519 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.562     6.081    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.048     6.129 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           1.205     7.334    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.251    
                         clock uncertainty           -0.064    12.187    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    11.855    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.855    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.345ns (10.170%)  route 3.047ns (89.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259     4.687 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523     6.210    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043     6.253 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.524     7.777    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y191         LUT6 (Prop_lut6_I1_O)        0.043     7.820 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000     7.820    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    12.013    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.390    12.403    
                         clock uncertainty           -0.064    12.339    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    12.373    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.313ns (11.420%)  route 2.428ns (88.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.430    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y195         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_fdre_C_Q)         0.259     4.689 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=6, routed)           1.455     6.144    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X7Y193         LUT4 (Prop_lut4_I0_O)        0.054     6.198 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_21_LOPT_REMAP/O
                         net (fo=1, routed)           0.972     7.171    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.281    12.251    
                         clock uncertainty           -0.064    12.187    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.422    11.765    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.765    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.345ns (10.356%)  route 2.986ns (89.644%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 11.959 - 8.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.373    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.632 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.880    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.923 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.739     7.661    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X9Y192         LUT6 (Prop_lut6_I3_O)        0.043     7.704 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271/O
                         net (fo=1, routed)           0.000     7.704    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[4]
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    11.959    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/C
                         clock pessimism              0.390    12.349    
                         clock uncertainty           -0.064    12.285    
    SLICE_X9Y192         FDCE (Setup_fdce_C_D)        0.034    12.319    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.345ns (10.485%)  route 2.946ns (89.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.960ns = ( 11.960 - 8.000 ) 
    Source Clock Delay      (SCD):    4.373ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.373    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.632 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.880    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.923 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.698     7.621    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I3_O)        0.043     7.664 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     7.664    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    11.960    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.367    12.327    
                         clock uncertainty           -0.064    12.263    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.033    12.296    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.309ns (9.509%)  route 2.941ns (90.491%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223     4.651 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           1.304     5.955    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X7Y190         LUT2 (Prop_lut2_I1_O)        0.043     5.998 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1/O
                         net (fo=7, routed)           1.637     7.635    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[0]
    SLICE_X5Y191         LUT6 (Prop_lut6_I2_O)        0.043     7.678 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000     7.678    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    12.013    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism              0.390    12.403    
                         clock uncertainty           -0.064    12.339    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    12.373    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         12.373    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.345ns (10.842%)  route 2.837ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 11.959 - 8.000 ) 
    Source Clock Delay      (SCD):    4.428ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259     4.687 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523     6.210    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043     6.253 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.314     7.567    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X8Y192         LUT6 (Prop_lut6_I3_O)        0.043     7.610 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     7.610    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    11.959    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism              0.367    12.326    
                         clock uncertainty           -0.064    12.262    
    SLICE_X8Y192         FDCE (Setup_fdce_C_D)        0.064    12.326    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  4.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.621     1.899    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.294 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.294    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.484     1.899    
    SLICE_X6Y192         FDRE (Hold_fdre_C_D)         0.096     1.995    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.232ns (27.217%)  route 0.620ns (72.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[3]
                         net (fo=1, routed)           0.620     2.707    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[3]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.735 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT41/O
                         net (fo=1, routed)           0.000     2.735    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[3]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.380    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
                         clock pessimism             -0.283     2.097    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.061     2.158    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.232ns (26.900%)  route 0.630ns (73.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[0]
                         net (fo=1, routed)           0.630     2.717    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[0]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.745 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT11/O
                         net (fo=1, routed)           0.000     2.745    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[0]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.380    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
                         clock pessimism             -0.283     2.097    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.060     2.157    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.128ns (17.153%)  route 0.618ns (82.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.863    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     1.963 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.618     2.581    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.028     2.609 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.609    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.377    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.451     1.926    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.087     2.013    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.232ns (25.733%)  route 0.670ns (74.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[4]
                         net (fo=1, routed)           0.670     2.756    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[4]
    SLICE_X2Y185         LUT2 (Prop_lut2_I1_O)        0.028     2.784 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT51/O
                         net (fo=1, routed)           0.000     2.784    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[4]
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.380    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
                         clock pessimism             -0.283     2.097    
    SLICE_X2Y185         FDRE (Hold_fdre_C_D)         0.087     2.184    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.232ns (26.268%)  route 0.651ns (73.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[6]
                         net (fo=1, routed)           0.651     2.737    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[6]
    SLICE_X1Y190         LUT2 (Prop_lut2_I1_O)        0.028     2.765 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT71/O
                         net (fo=1, routed)           0.000     2.765    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[6]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.384    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
                         clock pessimism             -0.283     2.101    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.161    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.232ns (26.251%)  route 0.652ns (73.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[2]
                         net (fo=1, routed)           0.652     2.738    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[2]
    SLICE_X1Y190         LUT3 (Prop_lut3_I2_O)        0.028     2.766 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT31/O
                         net (fo=1, routed)           0.000     2.766    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[2]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.384    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
                         clock pessimism             -0.283     2.101    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.161    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.146ns (20.911%)  route 0.552ns (79.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.868    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y190        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDCE (Prop_fdce_C_Q)         0.118     1.986 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.552     2.538    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X9Y191         LUT6 (Prop_lut6_I1_O)        0.028     2.566 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.566    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.352    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.451     1.901    
    SLICE_X9Y191         FDCE (Hold_fdce_C_D)         0.060     1.961    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.540%)  route 0.602ns (82.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.863    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     1.963 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.602     2.565    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X5Y183         LUT3 (Prop_lut3_I0_O)        0.028     2.593 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<2>11/O
                         net (fo=1, routed)           0.000     2.593    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[2]
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.377    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/C
                         clock pessimism             -0.451     1.926    
    SLICE_X5Y183         FDCE (Hold_fdce_C_D)         0.060     1.986    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.157ns (21.582%)  route 0.570ns (78.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.868    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.091     1.959 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/Q
                         net (fo=33, routed)          0.570     2.529    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl
    SLICE_X10Y192        LUT6 (Prop_lut6_I0_O)        0.066     2.595 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161/O
                         net (fo=1, routed)           0.000     2.595    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[23]
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.352    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                         clock pessimism             -0.451     1.901    
    SLICE_X10Y192        FDCE (Hold_fdce_C_D)         0.087     1.988    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.607    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line138/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y81    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y76    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y77    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y81    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line138/GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y192    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y192    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y193    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y193    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X8Y193    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X10Y189   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y190    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X77Y196   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X78Y192   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X14Y189   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y192    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y192    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y181    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X6Y181    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X9Y182    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X9Y182    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y181    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X6Y181    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X7Y181    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X7Y181    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_1
  To Clock:  PLL_CLKFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line138/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  nolabel_line138/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.262ns (19.801%)  route 5.110ns (80.199%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 12.230 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           5.110    11.872    nolabel_line138/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X20Y170        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.155    12.230    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y170        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.230    
                         clock uncertainty           -0.035    12.195    
    SLICE_X20Y170        FDRE (Setup_fdre_C_D)       -0.002    12.193    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.254ns (19.171%)  route 5.287ns (80.829%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           5.287    12.042    nolabel_line138/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X18Y147        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    12.411    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y147        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.035    12.376    
    SLICE_X18Y147        FDRE (Setup_fdre_C_D)       -0.002    12.374    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.203ns (19.116%)  route 5.091ns (80.884%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 12.219 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           5.091    11.794    nolabel_line138/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X36Y171        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.144    12.219    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y171        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.219    
                         clock uncertainty           -0.035    12.184    
    SLICE_X36Y171        FDRE (Setup_fdre_C_D)       -0.022    12.162    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                         -11.794    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.266ns (19.485%)  route 5.232ns (80.515%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           5.232    11.998    nolabel_line138/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X18Y148        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    12.411    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y148        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.035    12.376    
    SLICE_X18Y148        FDRE (Setup_fdre_C_D)       -0.010    12.366    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 1.239ns (19.620%)  route 5.077ns (80.380%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 12.241 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           5.077    11.816    nolabel_line138/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X18Y153        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.166    12.241    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y153        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.241    
                         clock uncertainty           -0.035    12.206    
    SLICE_X18Y153        FDRE (Setup_fdre_C_D)       -0.002    12.204    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 1.240ns (19.188%)  route 5.221ns (80.812%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           5.221    11.960    nolabel_line138/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X14Y140        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    12.409    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y140        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.035    12.374    
    SLICE_X14Y140        FDRE (Setup_fdre_C_D)       -0.002    12.372    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 1.255ns (19.969%)  route 5.028ns (80.031%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 12.232 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           5.028    11.782    nolabel_line138/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X18Y169        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.157    12.232    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y169        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.232    
                         clock uncertainty           -0.035    12.197    
    SLICE_X18Y169        FDRE (Setup_fdre_C_D)       -0.002    12.195    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.251ns (19.501%)  route 5.163ns (80.499%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           5.163    11.914    nolabel_line138/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X16Y149        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    12.411    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y149        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.035    12.376    
    SLICE_X16Y149        FDRE (Setup_fdre_C_D)       -0.002    12.374    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.237ns (19.969%)  route 4.958ns (80.031%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 12.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           4.958    11.695    nolabel_line138/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X20Y152        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.165    12.240    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X20Y152        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.240    
                         clock uncertainty           -0.035    12.205    
    SLICE_X20Y152        FDRE (Setup_fdre_C_D)       -0.002    12.203    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 1.274ns (20.196%)  route 5.032ns (79.804%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           5.032    11.806    nolabel_line138/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X18Y148        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    12.411    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y148        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.035    12.376    
    SLICE_X18Y148        FDRE (Setup_fdre_C_D)       -0.002    12.374    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  0.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.448%)  route 0.218ns (68.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.542     2.113    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X67Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y199        FDRE (Prop_fdre_C_Q)         0.100     2.213 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/Q
                         net (fo=1, routed)           0.218     2.431    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData[7]
    SLICE_X66Y208        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.731     2.541    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y208        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7/C
                         clock pessimism             -0.239     2.302    
    SLICE_X66Y208        FDRE (Hold_fdre_C_D)         0.032     2.334    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.773%)  route 0.115ns (30.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.541     2.112    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y199        FDRE (Prop_fdre_C_Q)         0.118     2.230 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/Q
                         net (fo=3, routed)           0.115     2.345    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[10]
    SLICE_X70Y199        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.452 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.452    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[11]
    SLICE_X70Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.493 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_xor<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.493    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[12]
    SLICE_X70Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.732     2.542    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/C
                         clock pessimism             -0.239     2.303    
    SLICE_X70Y200        FDRE (Hold_fdre_C_D)         0.092     2.395    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.800%)  route 0.251ns (66.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.542     2.113    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X67Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y199        FDRE (Prop_fdre_C_Q)         0.100     2.213 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow/Q
                         net (fo=2, routed)           0.251     2.464    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orEow
    SLICE_X66Y202        LUT5 (Prop_lut5_I4_O)        0.028     2.492 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh_rstpot/O
                         net (fo=1, routed)           0.000     2.492    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh_rstpot
    SLICE_X66Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.733     2.543    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh/C
                         clock pessimism             -0.239     2.304    
    SLICE_X66Y202        FDCE (Hold_fdce_C_D)         0.087     2.391    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrInh
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/rxVal/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.118ns (35.835%)  route 0.211ns (64.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X74Y196        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/rxVal/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y196        FDRE (Prop_fdre_C_Q)         0.118     2.228 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/rxVal/Q
                         net (fo=14, routed)          0.211     2.439    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/rxVal
    SLICE_X70Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.732     2.542    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/C
                         clock pessimism             -0.239     2.303    
    SLICE_X70Y200        FDRE (Hold_fdre_C_CE)        0.030     2.333    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.146ns (38.383%)  route 0.234ns (61.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.527     2.098    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y200        FDRE (Prop_fdre_C_Q)         0.118     2.216 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/Q
                         net (fo=4, routed)           0.234     2.451    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]
    SLICE_X72Y197        LUT6 (Prop_lut6_I0_O)        0.028     2.479 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o<12>1/O
                         net (fo=1, routed)           0.000     2.479    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[12]_GND_11_o_equal_104_o
    SLICE_X72Y197        FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.741     2.551    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X72Y197        FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero/C
                         clock pessimism             -0.239     2.312    
    SLICE_X72Y197        FDSE (Hold_fdse_C_D)         0.060     2.372    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.527     2.098    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X68Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y203        FDRE (Prop_fdre_C_Q)         0.100     2.198 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_5/Q
                         net (fo=1, routed)           0.052     2.250    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[5]
    SLICE_X69Y203        LUT3 (Prop_lut3_I1_O)        0.028     2.278 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT81/O
                         net (fo=1, routed)           0.000     2.278    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[5]
    SLICE_X69Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.732     2.542    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X69Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5/C
                         clock pessimism             -0.433     2.109    
    SLICE_X69Y203        FDRE (Hold_fdre_C_D)         0.061     2.170    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_5
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.187%)  route 0.217ns (64.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.542     2.113    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y199        FDRE (Prop_fdre_C_Q)         0.118     2.231 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_4/Q
                         net (fo=1, routed)           0.217     2.449    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData[4]
    SLICE_X66Y208        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.731     2.541    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y208        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
                         clock pessimism             -0.239     2.302    
    SLICE_X66Y208        FDRE (Hold_fdre_C_D)         0.037     2.339    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.118ns (25.443%)  route 0.346ns (74.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.526     2.097    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y208        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y208        FDRE (Prop_fdre_C_Q)         0.118     2.215 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/Q
                         net (fo=1, routed)           0.346     2.561    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd[4]
    RAMB36_X2Y43         RAMB36E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.755     2.565    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X2Y43         RAMB36E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.412     2.153    
    RAMB36_X2Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.449    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.267%)  route 0.242ns (70.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.542     2.113    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X69Y197        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDRE (Prop_fdre_C_Q)         0.100     2.213 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_1/Q
                         net (fo=1, routed)           0.242     2.455    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData[1]
    SLICE_X68Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.733     2.543    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X68Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/C
                         clock pessimism             -0.239     2.304    
    SLICE_X68Y200        FDRE (Hold_fdre_C_D)         0.038     2.342    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.102%)  route 0.104ns (44.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.528     2.099    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y203        FDRE (Prop_fdre_C_Q)         0.100     2.199 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/Q
                         net (fo=1, routed)           0.104     2.303    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[1]
    SLICE_X66Y203        LUT3 (Prop_lut3_I1_O)        0.028     2.331 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012241/O
                         net (fo=1, routed)           0.000     2.331    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[1]
    SLICE_X66Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.732     2.542    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/C
                         clock pessimism             -0.412     2.130    
    SLICE_X66Y203        FDRE (Hold_fdre_C_D)         0.087     2.217    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y43   nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X74Y194  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_0/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X72Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X70Y193  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X68Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X68Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_5/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X70Y194  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_6/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X68Y194  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X74Y196  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlTim/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X72Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X70Y193  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X68Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X68Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X70Y194  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X68Y194  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X72Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X66Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxSfd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X73Y196  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxU4Rcvd/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X72Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X72Y196  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X73Y196  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X73Y196  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X73Y196  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X73Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X73Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X73Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_6/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X70Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X70Y195  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X70Y196  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/arpType_0/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       35.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.931ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.319ns (8.619%)  route 3.382ns (91.381%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.293     4.295    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y185         FDRE (Prop_fdre_C_Q)         0.223     4.518 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.488     6.006    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X10Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.049 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           1.069     7.117    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X10Y189        LUT4 (Prop_lut4_I3_O)        0.053     7.170 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.826     7.996    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.343    44.300    
                         clock uncertainty           -0.035    44.265    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    43.927    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.927    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 35.931    

Slack (MET) :             36.267ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.345ns (10.051%)  route 3.088ns (89.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.297     4.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y189        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDCE (Prop_fdce_C_Q)         0.259     4.558 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.306     5.864    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043     5.907 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.860     6.767    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043     6.810 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.922     7.732    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.277    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.999    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.999    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                 36.267    

Slack (MET) :             36.456ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.345ns (9.867%)  route 3.152ns (90.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 43.934 - 40.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.559 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.807    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.850 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.904     7.754    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I2_O)        0.043     7.797 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000     7.797    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    43.934    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.320    44.254    
                         clock uncertainty           -0.035    44.219    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.034    44.253    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         44.253    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                 36.456    

Slack (MET) :             36.550ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.271ns (8.921%)  route 2.767ns (91.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.221     4.223    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y194        FDRE (Prop_fdre_C_Q)         0.223     4.446 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.562     6.008    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.048     6.056 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           1.205     7.261    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.178    
                         clock uncertainty           -0.035    44.143    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    43.811    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.811    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 36.550    

Slack (MET) :             36.581ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.345ns (10.170%)  route 3.047ns (89.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259     4.614 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523     6.137    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043     6.180 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.524     7.704    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y191         LUT6 (Prop_lut6_I1_O)        0.043     7.747 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000     7.747    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.343    44.330    
                         clock uncertainty           -0.035    44.295    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    44.329    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         44.329    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                 36.581    

Slack (MET) :             36.623ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.313ns (11.420%)  route 2.428ns (88.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y195         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_fdre_C_Q)         0.259     4.616 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=6, routed)           1.455     6.071    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X7Y193         LUT4 (Prop_lut4_I0_O)        0.054     6.125 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_21_LOPT_REMAP/O
                         net (fo=1, routed)           0.972     7.098    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.234    44.178    
                         clock uncertainty           -0.035    44.143    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.422    43.721    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.721    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 36.623    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.345ns (10.356%)  route 2.986ns (89.644%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.559 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.807    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.850 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.739     7.588    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X9Y192         LUT6 (Prop_lut6_I3_O)        0.043     7.631 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271/O
                         net (fo=1, routed)           0.000     7.631    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[4]
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/C
                         clock pessimism              0.343    44.276    
                         clock uncertainty           -0.035    44.241    
    SLICE_X9Y192         FDCE (Setup_fdce_C_D)        0.034    44.275    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
  -------------------------------------------------------------------
                         required time                         44.275    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.661ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.345ns (10.485%)  route 2.946ns (89.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 43.934 - 40.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.559 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.807    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.850 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.698     7.548    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I3_O)        0.043     7.591 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     7.591    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    43.934    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.320    44.254    
                         clock uncertainty           -0.035    44.219    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.033    44.252    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         44.252    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                 36.661    

Slack (MET) :             36.724ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.309ns (9.509%)  route 2.941ns (90.491%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223     4.578 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           1.304     5.882    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X7Y190         LUT2 (Prop_lut2_I1_O)        0.043     5.925 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1/O
                         net (fo=7, routed)           1.637     7.562    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[0]
    SLICE_X5Y191         LUT6 (Prop_lut6_I2_O)        0.043     7.605 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000     7.605    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism              0.343    44.330    
                         clock uncertainty           -0.035    44.295    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    44.329    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         44.329    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 36.724    

Slack (MET) :             36.745ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.345ns (10.842%)  route 2.837ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259     4.614 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523     6.137    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043     6.180 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.314     7.494    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X8Y192         LUT6 (Prop_lut6_I3_O)        0.043     7.537 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     7.537    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism              0.320    44.253    
                         clock uncertainty           -0.035    44.218    
    SLICE_X8Y192         FDCE (Setup_fdce_C_D)        0.064    44.282    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         44.282    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 36.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.621     2.029    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.424 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.424    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.438     2.029    
    SLICE_X6Y192         FDRE (Hold_fdre_C_D)         0.096     2.125    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.232ns (27.217%)  route 0.620ns (72.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[3]
                         net (fo=1, routed)           0.620     2.836    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[3]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.864 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT41/O
                         net (fo=1, routed)           0.000     2.864    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[3]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
                         clock pessimism             -0.237     2.227    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.061     2.288    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.232ns (26.900%)  route 0.630ns (73.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[0]
                         net (fo=1, routed)           0.630     2.847    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[0]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.875 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT11/O
                         net (fo=1, routed)           0.000     2.875    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[0]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
                         clock pessimism             -0.237     2.227    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.060     2.287    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.128ns (17.153%)  route 0.618ns (82.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.993    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     2.093 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.618     2.711    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.028     2.739 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.739    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.405     2.056    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.087     2.143    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.232ns (25.733%)  route 0.670ns (74.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[4]
                         net (fo=1, routed)           0.670     2.886    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[4]
    SLICE_X2Y185         LUT2 (Prop_lut2_I1_O)        0.028     2.914 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT51/O
                         net (fo=1, routed)           0.000     2.914    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[4]
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
                         clock pessimism             -0.237     2.227    
    SLICE_X2Y185         FDRE (Hold_fdre_C_D)         0.087     2.314    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.232ns (26.268%)  route 0.651ns (73.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[6]
                         net (fo=1, routed)           0.651     2.867    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[6]
    SLICE_X1Y190         LUT2 (Prop_lut2_I1_O)        0.028     2.895 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT71/O
                         net (fo=1, routed)           0.000     2.895    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[6]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
                         clock pessimism             -0.237     2.231    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.291    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.232ns (26.251%)  route 0.652ns (73.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[2]
                         net (fo=1, routed)           0.652     2.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[2]
    SLICE_X1Y190         LUT3 (Prop_lut3_I2_O)        0.028     2.896 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT31/O
                         net (fo=1, routed)           0.000     2.896    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[2]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
                         clock pessimism             -0.237     2.231    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.291    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.146ns (20.911%)  route 0.552ns (79.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y190        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDCE (Prop_fdce_C_Q)         0.118     2.116 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.552     2.668    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X9Y191         LUT6 (Prop_lut6_I1_O)        0.028     2.696 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.696    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.405     2.031    
    SLICE_X9Y191         FDCE (Hold_fdce_C_D)         0.060     2.091    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.540%)  route 0.602ns (82.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.993    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     2.093 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.602     2.695    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X5Y183         LUT3 (Prop_lut3_I0_O)        0.028     2.723 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<2>11/O
                         net (fo=1, routed)           0.000     2.723    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[2]
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/C
                         clock pessimism             -0.405     2.056    
    SLICE_X5Y183         FDCE (Hold_fdce_C_D)         0.060     2.116    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.157ns (21.582%)  route 0.570ns (78.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.091     2.089 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/Q
                         net (fo=33, routed)          0.570     2.659    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl
    SLICE_X10Y192        LUT6 (Prop_lut6_I0_O)        0.066     2.725 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161/O
                         net (fo=1, routed)           0.000     2.725    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[23]
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                         clock pessimism             -0.405     2.031    
    SLICE_X10Y192        FDCE (Hold_fdce_C_D)         0.087     2.118    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.607    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y81   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y76   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y77   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y81   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  nolabel_line138/GMIIMUX/I0
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y179  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y192   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y192   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X14Y189  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X12Y182  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X12Y182  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X10Y189  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X9Y186   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X9Y186   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X9Y188   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X5Y180   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y192   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y192   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X9Y182   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X9Y182   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X9Y182   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         20.000      19.650     SLICE_X7Y190   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X6Y190   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y191   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X7Y190   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_16/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X6Y190   nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_18/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line138/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.787ns (19.903%)  route 3.167ns (80.097%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 36.778 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.671     7.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT5 (Prop_lut5_I1_O)        0.043     7.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.472     8.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y160        LUT3 (Prop_lut3_I1_O)        0.043     8.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.355    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.095    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.597    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.033    37.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 29.018    

Slack (MET) :             29.032ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.787ns (19.945%)  route 3.159ns (80.055%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 36.779 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.780     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y159        LUT6 (Prop_lut6_I5_O)        0.043     7.949 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.355     8.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X83Y159        LUT6 (Prop_lut6_I5_O)        0.043     8.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.601    37.380    
                         clock uncertainty           -0.035    37.344    
    SLICE_X83Y159        FDRE (Setup_fdre_C_D)        0.034    37.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.378    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                 29.032    

Slack (MET) :             29.141ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.787ns (20.537%)  route 3.045ns (79.463%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 36.778 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.671     7.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT5 (Prop_lut5_I1_O)        0.043     7.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.350     8.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y160        LUT3 (Prop_lut3_I1_O)        0.043     8.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.095    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.597    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.034    37.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.373    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                 29.141    

Slack (MET) :             29.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.787ns (20.397%)  route 3.071ns (79.603%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 36.779 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.671     7.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT5 (Prop_lut5_I1_O)        0.043     7.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.376     8.216    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y159        LUT6 (Prop_lut6_I2_O)        0.043     8.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.259    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.622    37.401    
                         clock uncertainty           -0.035    37.365    
    SLICE_X82Y159        FDRE (Setup_fdre_C_D)        0.065    37.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.430    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                 29.171    

Slack (MET) :             29.273ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.787ns (21.270%)  route 2.913ns (78.730%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 36.778 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.671     7.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT5 (Prop_lut5_I1_O)        0.043     7.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.218     8.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y160        LUT3 (Prop_lut3_I1_O)        0.043     8.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.101    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.095    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.597    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.034    37.373    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.373    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                 29.273    

Slack (MET) :             29.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.787ns (21.290%)  route 2.910ns (78.710%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 36.778 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.671     7.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT5 (Prop_lut5_I1_O)        0.043     7.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.215     8.054    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y160        LUT3 (Prop_lut3_I1_O)        0.043     8.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X82Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.095    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.597    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X82Y160        FDRE (Setup_fdre_C_D)        0.064    37.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.403    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 29.306    

Slack (MET) :             29.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.787ns (21.301%)  route 2.908ns (78.699%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 36.778 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.671     7.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT5 (Prop_lut5_I1_O)        0.043     7.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.213     8.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y160        LUT3 (Prop_lut3_I1_O)        0.043     8.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X82Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.095    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.597    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X82Y160        FDRE (Setup_fdre_C_D)        0.065    37.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.404    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 29.309    

Slack (MET) :             29.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 0.787ns (21.301%)  route 2.908ns (78.699%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 36.778 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.671     7.797    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT5 (Prop_lut5_I1_O)        0.043     7.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.213     8.052    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X82Y160        LUT3 (Prop_lut3_I1_O)        0.043     8.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.095    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X82Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.095    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.597    37.375    
                         clock uncertainty           -0.035    37.339    
    SLICE_X82Y160        FDRE (Setup_fdre_C_D)        0.066    37.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 29.310    

Slack (MET) :             29.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.787ns (21.930%)  route 2.802ns (78.070%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 36.779 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.421     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X89Y162        LUT4 (Prop_lut4_I2_O)        0.134     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.602     6.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X88Y161        LUT6 (Prop_lut6_I3_O)        0.136     6.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.930    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X88Y161        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.125 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.670     7.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y159        LUT6 (Prop_lut6_I0_O)        0.043     7.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.108     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X82Y159        LUT6 (Prop_lut6_I0_O)        0.043     7.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.096    36.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.622    37.401    
                         clock uncertainty           -0.035    37.365    
    SLICE_X82Y159        FDRE (Setup_fdre_C_D)        0.064    37.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 29.440    

Slack (MET) :             30.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.352ns (14.084%)  route 2.147ns (85.916%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.772ns = ( 36.772 - 33.000 ) 
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.229     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDCE (Prop_fdce_C_Q)         0.223     4.626 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.468     5.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X78Y155        LUT6 (Prop_lut6_I5_O)        0.043     5.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.554     5.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X75Y156        LUT3 (Prop_lut3_I0_O)        0.043     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.640     6.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X78Y153        LUT4 (Prop_lut4_I1_O)        0.043     6.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=24, routed)          0.486     6.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X72Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X72Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.504    37.276    
                         clock uncertainty           -0.035    37.240    
    SLICE_X72Y155        FDRE (Setup_fdre_C_CE)      -0.201    37.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 30.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.374%)  route 0.103ns (50.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.540     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDCE (Prop_fdce_C_Q)         0.100     2.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.103     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X62Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.478     2.212    
    SLICE_X62Y160        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.095%)  route 0.104ns (50.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.540     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDCE (Prop_fdce_C_Q)         0.100     2.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.104     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X62Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.478     2.212    
    SLICE_X62Y160        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.111%)  route 0.104ns (50.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.540     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y160        FDCE (Prop_fdce_C_Q)         0.100     2.298 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.104     2.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X62Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y160        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.478     2.212    
    SLICE_X62Y160        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.411%)  route 0.101ns (52.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.538     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y163        FDCE (Prop_fdce_C_Q)         0.091     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.101     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X62Y162        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.737     2.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y162        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     2.210    
    SLICE_X62Y162        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.538     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y165        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y165        FDPE (Prop_fdpe_C_Q)         0.100     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.055     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[0]
    SLICE_X63Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.735     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.490     2.196    
    SLICE_X63Y165        FDCE (Hold_fdce_C_D)         0.047     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.538     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y165        FDCE (Prop_fdce_C_Q)         0.100     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.055     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X63Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.735     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X63Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.490     2.196    
    SLICE_X63Y165        FDCE (Hold_fdce_C_D)         0.047     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.536     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X71Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y165        FDRE (Prop_fdre_C_Q)         0.100     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.055     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X71Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.734     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X71Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.491     2.194    
    SLICE_X71Y165        FDRE (Hold_fdre_C_D)         0.047     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.536     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X71Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y164        FDRE (Prop_fdre_C_Q)         0.100     2.294 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     2.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X71Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.735     2.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X71Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.492     2.194    
    SLICE_X71Y164        FDRE (Hold_fdre_C_D)         0.047     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.241    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.538     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X79Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.493     2.196    
    SLICE_X79Y154        FDPE (Hold_fdpe_C_D)         0.047     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y159        FDRE (Prop_fdre_C_Q)         0.100     2.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/Q
                         net (fo=2, routed)           0.055     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                         clock pessimism             -0.492     2.200    
    SLICE_X83Y159        FDRE (Hold_fdre_C_D)         0.047     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X69Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X72Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X74Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X78Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X73Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X77Y161  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y160  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X62Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.284    11.284    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.541ns  (logic 1.259ns (49.555%)  route 1.282ns (50.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line138/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line138/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.282     2.541    nolabel_line138/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X22Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.154    11.154    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X22Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.154    
                         clock uncertainty           -0.025    11.129    
    SLICE_X22Y179        FDRE (Setup_fdre_C_D)       -0.002    11.127    nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.127    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  8.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.352ns  (logic 0.649ns (48.016%)  route 0.703ns (51.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line138/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line138/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.703     1.352    nolabel_line138/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X22Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.778     0.778    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X22Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.778    
                         clock uncertainty            0.025     0.803    
    SLICE_X22Y179        FDRE (Hold_fdre_C_D)         0.037     0.840    nolabel_line138/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.853     0.853    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line138/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -2.886ns,  Total Violation       -8.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.886ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.458%)  route 0.302ns (57.542%))
  Logic Levels:           0  
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.159 - 25.000 ) 
    Source Clock Delay      (SCD):    4.366ns = ( 28.366 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    25.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.291    28.366    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y183        FDRE (Prop_fdre_C_Q)         0.223    28.589 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.302    28.891    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.159    26.159    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.159    
                         clock uncertainty           -0.154    26.005    
    SLICE_X12Y183        FDCE (Setup_fdce_C_D)        0.000    26.005    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         26.005    
                         arrival time                         -28.891    
  -------------------------------------------------------------------
                         slack                                 -2.886    

Slack (VIOLATED) :        -2.803ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.351ns  (logic 0.236ns (67.204%)  route 0.115ns (32.796%))
  Logic Levels:           0  
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 26.158 - 25.000 ) 
    Source Clock Delay      (SCD):    4.365ns = ( 28.365 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    25.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.290    28.365    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.236    28.601 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.115    28.716    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.158    26.158    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.158    
                         clock uncertainty           -0.154    26.004    
    SLICE_X13Y182        FDCE (Setup_fdce_C_D)       -0.091    25.913    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.913    
                         arrival time                         -28.716    
  -------------------------------------------------------------------
                         slack                                 -2.803    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.159 - 25.000 ) 
    Source Clock Delay      (SCD):    4.367ns = ( 28.367 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    25.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.292    28.367    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.223    28.590 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.191    28.781    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.159    26.159    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.159    
                         clock uncertainty           -0.154    26.005    
    SLICE_X13Y183        FDCE (Setup_fdce_C_D)       -0.008    25.997    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.997    
                         arrival time                         -28.781    
  -------------------------------------------------------------------
                         slack                                 -2.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        -1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.587     1.865    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.100     1.965 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.093     2.058    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.784     0.784    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.154     0.938    
    SLICE_X13Y183        FDCE (Hold_fdce_C_D)         0.049     0.987    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.107ns (64.392%)  route 0.059ns (35.608%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.863    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.107     1.970 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.059     2.029    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.783     0.783    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.154     0.937    
    SLICE_X13Y182        FDCE (Hold_fdce_C_D)         0.011     0.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.613%)  route 0.146ns (59.387%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.586     1.864    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y183        FDRE (Prop_fdre_C_Q)         0.100     1.964 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.146     2.110    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.784     0.784    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.154     0.938    
    SLICE_X12Y183        FDCE (Hold_fdce_C_D)         0.040     0.978    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  1.132    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           13  Failing Endpoints,  Worst Slack       -2.941ns,  Total Violation      -37.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.941ns  (required time - arrival time)
  Source:                 nolabel_line138/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/GMII_1000M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.521ns  (logic 0.266ns (51.015%)  route 0.255ns (48.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 26.086 - 25.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 28.535 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218    28.535    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDPE                                         r  nolabel_line138/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y197        FDPE (Prop_fdpe_C_Q)         0.223    28.758 f  nolabel_line138/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.255    29.014    nolabel_line138/sel
    SLICE_X78Y197        LUT3 (Prop_lut3_I0_O)        0.043    29.057 r  nolabel_line138/GMII_1000M_i_1/O
                         net (fo=1, routed)           0.000    29.057    nolabel_line138/GMII_1000M_i_1_n_0
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.086    26.086    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
                         clock pessimism              0.000    26.086    
                         clock uncertainty           -0.035    26.051    
    SLICE_X78Y197        FDCE (Setup_fdce_C_D)        0.065    26.116    nolabel_line138/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                         26.116    
                         arrival time                         -29.057    
  -------------------------------------------------------------------
                         slack                                 -2.941    

Slack (VIOLATED) :        -2.918ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.487%)  route 0.194ns (46.513%))
  Logic Levels:           0  
  Clock Path Skew:        -3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 26.073 - 25.000 ) 
    Source Clock Delay      (SCD):    4.529ns = ( 28.529 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212    28.529    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X67Y205        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y205        FDCE (Prop_fdce_C_Q)         0.223    28.752 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.194    28.946    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X68Y205        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.073    26.073    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X68Y205        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.073    
                         clock uncertainty           -0.035    26.038    
    SLICE_X68Y205        FDRE (Setup_fdre_C_D)       -0.010    26.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.028    
                         arrival time                         -28.946    
  -------------------------------------------------------------------
                         slack                                 -2.918    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.075ns = ( 26.075 - 25.000 ) 
    Source Clock Delay      (SCD):    4.530ns = ( 28.530 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.213    28.530    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X59Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y202        FDCE (Prop_fdce_C_Q)         0.223    28.753 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.191    28.944    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X61Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.075    26.075    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X61Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.075    
                         clock uncertainty           -0.035    26.040    
    SLICE_X61Y202        FDRE (Setup_fdre_C_D)       -0.010    26.030    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.030    
                         arrival time                         -28.944    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.907ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.662%)  route 0.111ns (35.338%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 26.074 - 25.000 ) 
    Source Clock Delay      (SCD):    4.529ns = ( 28.529 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212    28.529    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y201        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y201        FDCE (Prop_fdce_C_Q)         0.204    28.733 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.111    28.845    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.074    26.074    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.074    
                         clock uncertainty           -0.035    26.039    
    SLICE_X65Y201        FDRE (Setup_fdre_C_D)       -0.101    25.938    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         25.938    
                         arrival time                         -28.845    
  -------------------------------------------------------------------
                         slack                                 -2.907    

Slack (VIOLATED) :        -2.898ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.073ns = ( 26.073 - 25.000 ) 
    Source Clock Delay      (SCD):    4.528ns = ( 28.528 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.211    28.528    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X73Y203        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y203        FDCE (Prop_fdce_C_Q)         0.204    28.732 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.113    28.845    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X72Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.073    26.073    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X72Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.073    
                         clock uncertainty           -0.035    26.038    
    SLICE_X72Y203        FDRE (Setup_fdre_C_D)       -0.091    25.947    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         25.947    
                         arrival time                         -28.845    
  -------------------------------------------------------------------
                         slack                                 -2.898    

Slack (VIOLATED) :        -2.898ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 26.074 - 25.000 ) 
    Source Clock Delay      (SCD):    4.529ns = ( 28.529 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212    28.529    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y202        FDCE (Prop_fdce_C_Q)         0.204    28.733 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.113    28.846    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.074    26.074    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.074    
                         clock uncertainty           -0.035    26.039    
    SLICE_X64Y202        FDRE (Setup_fdre_C_D)       -0.091    25.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                 -2.898    

Slack (VIOLATED) :        -2.895ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 26.074 - 25.000 ) 
    Source Clock Delay      (SCD):    4.529ns = ( 28.529 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212    28.529    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y201        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y201        FDCE (Prop_fdce_C_Q)         0.204    28.733 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.110    28.843    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.074    26.074    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.074    
                         clock uncertainty           -0.035    26.039    
    SLICE_X65Y201        FDRE (Setup_fdre_C_D)       -0.091    25.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                         -28.843    
  -------------------------------------------------------------------
                         slack                                 -2.895    

Slack (VIOLATED) :        -2.894ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.700%)  route 0.111ns (35.300%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 26.074 - 25.000 ) 
    Source Clock Delay      (SCD):    4.529ns = ( 28.529 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212    28.529    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y202        FDCE (Prop_fdce_C_Q)         0.204    28.733 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.111    28.844    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.074    26.074    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.074    
                         clock uncertainty           -0.035    26.039    
    SLICE_X64Y202        FDRE (Setup_fdre_C_D)       -0.088    25.951    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         25.951    
                         arrival time                         -28.844    
  -------------------------------------------------------------------
                         slack                                 -2.894    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 26.074 - 25.000 ) 
    Source Clock Delay      (SCD):    4.529ns = ( 28.529 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212    28.529    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X63Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDCE (Prop_fdce_C_Q)         0.204    28.733 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.109    28.842    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.074    26.074    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.074    
                         clock uncertainty           -0.035    26.039    
    SLICE_X62Y202        FDRE (Setup_fdre_C_D)       -0.078    25.961    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         25.961    
                         arrival time                         -28.842    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.874ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.074ns = ( 26.074 - 25.000 ) 
    Source Clock Delay      (SCD):    4.529ns = ( 28.529 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.212    28.529    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X63Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDCE (Prop_fdce_C_Q)         0.204    28.733 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.110    28.843    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.074    26.074    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.074    
                         clock uncertainty           -0.035    26.039    
    SLICE_X62Y202        FDRE (Setup_fdre_C_D)       -0.070    25.969    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         25.969    
                         arrival time                         -28.843    
  -------------------------------------------------------------------
                         slack                                 -2.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X59Y203        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y203        FDCE (Prop_fdce_C_Q)         0.100     2.200 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.056     2.256    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X58Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X58Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X58Y203        FDRE (Hold_fdre_C_D)         0.059     0.827    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y202        FDCE (Prop_fdce_C_Q)         0.091     2.191 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.055     2.246    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X64Y202        FDRE (Hold_fdre_C_D)         0.013     0.781    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y201        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y201        FDCE (Prop_fdce_C_Q)         0.091     2.191 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.054     2.245    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X65Y201        FDRE (Hold_fdre_C_D)         0.011     0.779    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.526     2.097    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X73Y203        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y203        FDCE (Prop_fdce_C_Q)         0.091     2.188 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.057     2.245    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X72Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.731     0.731    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X72Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.731    
                         clock uncertainty            0.035     0.766    
    SLICE_X72Y203        FDRE (Hold_fdre_C_D)         0.011     0.777    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y202        FDCE (Prop_fdce_C_Q)         0.091     2.191 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.057     2.248    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X64Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X64Y202        FDRE (Hold_fdre_C_D)         0.011     0.779    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.526     2.097    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X71Y203        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y203        FDCE (Prop_fdce_C_Q)         0.091     2.188 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.054     2.242    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X70Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.731     0.731    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X70Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.731    
                         clock uncertainty            0.035     0.766    
    SLICE_X70Y203        FDRE (Hold_fdre_C_D)         0.006     0.772    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.121%)  route 0.055ns (37.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y201        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y201        FDCE (Prop_fdce_C_Q)         0.091     2.191 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.055     2.247    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X65Y201        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X65Y201        FDRE (Hold_fdre_C_D)         0.008     0.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X63Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDCE (Prop_fdce_C_Q)         0.091     2.191 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.054     2.245    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X62Y202        FDRE (Hold_fdre_C_D)         0.006     0.774    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.470ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X59Y203        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y203        FDCE (Prop_fdce_C_Q)         0.091     2.191 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.054     2.245    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X58Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X58Y203        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X58Y203        FDRE (Hold_fdre_C_D)         0.006     0.774    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.529     2.100    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X63Y202        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y202        FDCE (Prop_fdce_C_Q)         0.091     2.191 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.053     2.244    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.733     0.733    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X62Y202        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.733    
                         clock uncertainty            0.035     0.768    
    SLICE_X62Y202        FDRE (Hold_fdre_C_D)         0.002     0.770    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  1.474    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.223ns (42.458%)  route 0.302ns (57.542%))
  Logic Levels:           0  
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 6.159 - 5.000 ) 
    Source Clock Delay      (SCD):    4.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.291     4.293    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y183        FDRE (Prop_fdre_C_Q)         0.223     4.516 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.302     4.818    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.159     6.159    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     6.159    
                         clock uncertainty           -0.035     6.124    
    SLICE_X12Y183        FDCE (Setup_fdce_C_D)        0.000     6.124    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.236ns (67.204%)  route 0.115ns (32.796%))
  Logic Levels:           0  
  Clock Path Skew:        -3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.158ns = ( 6.158 - 5.000 ) 
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.290     4.292    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.236     4.528 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.115     4.643    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.158     6.158    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     6.158    
                         clock uncertainty           -0.035     6.123    
    SLICE_X13Y182        FDCE (Setup_fdce_C_D)       -0.091     6.032    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 6.159 - 5.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.292     4.294    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.223     4.517 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.191     4.708    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.159     6.159    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     6.159    
                         clock uncertainty           -0.035     6.124    
    SLICE_X13Y183        FDCE (Setup_fdce_C_D)       -0.008     6.116    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          6.116    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  1.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        -1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.587     1.995    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y184        FDRE (Prop_fdre_C_Q)         0.100     2.095 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.093     2.188    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.784     0.784    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.035     0.819    
    SLICE_X13Y183        FDCE (Hold_fdce_C_D)         0.049     0.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.107ns (64.392%)  route 0.059ns (35.608%))
  Logic Levels:           0  
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.993    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y182        FDCE (Prop_fdce_C_Q)         0.107     2.100 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.059     2.159    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.783     0.783    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.783    
                         clock uncertainty            0.035     0.818    
    SLICE_X13Y182        FDCE (Hold_fdce_C_D)         0.011     0.829    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.613%)  route 0.146ns (59.387%))
  Logic Levels:           0  
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.586     1.994    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y183        FDRE (Prop_fdre_C_Q)         0.100     2.094 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.146     2.240    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.784     0.784    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X12Y183        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.035     0.819    
    SLICE_X12Y183        FDCE (Hold_fdce_C_D)         0.040     0.859    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.381    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.261ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.654ns  (logic 0.204ns (31.191%)  route 0.450ns (68.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X76Y154        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.450     0.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y156        FDCE (Setup_fdce_C_D)       -0.085    32.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.915    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                 32.261    

Slack (MET) :             32.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.620ns  (logic 0.236ns (38.049%)  route 0.384ns (61.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X62Y164        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.384     0.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y163        FDCE (Setup_fdce_C_D)       -0.060    32.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.940    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                 32.320    

Slack (MET) :             32.323ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.619ns  (logic 0.236ns (38.116%)  route 0.383ns (61.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X62Y164        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.383     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X62Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y163        FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                 32.323    

Slack (MET) :             32.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.552ns  (logic 0.259ns (46.926%)  route 0.293ns (53.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X62Y164        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.293     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X63Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y164        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 32.439    

Slack (MET) :             32.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.556ns  (logic 0.259ns (46.596%)  route 0.297ns (53.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X62Y164        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.297     0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X62Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X62Y163        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                 32.465    

Slack (MET) :             32.471ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.955%)  route 0.296ns (57.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X76Y156        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.296     0.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y156        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                 32.471    

Slack (MET) :             32.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.531ns  (logic 0.259ns (48.800%)  route 0.272ns (51.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y156                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X78Y156        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.272     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X78Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X78Y157        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 32.490    

Slack (MET) :             32.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.489ns  (logic 0.223ns (45.597%)  route 0.266ns (54.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X76Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.266     0.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X77Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X77Y156        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                 32.502    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           25  Failing Endpoints,  Worst Slack       -1.949ns,  Total Violation      -42.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.949ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.354ns  (logic 0.236ns (4.408%)  route 5.118ns (95.592%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 19.950 - 16.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 16.287 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.287    16.287    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_fdre_C_Q)         0.236    16.523 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.118    21.641    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X9Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.156    19.950    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    19.950    
                         clock uncertainty           -0.154    19.796    
    SLICE_X9Y179         FDRE (Setup_fdre_C_D)       -0.104    19.692    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         19.692    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                 -1.949    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.448ns  (logic 0.223ns (4.093%)  route 5.225ns (95.907%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 19.948 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    16.285    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.223    16.508 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.225    21.733    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    19.948    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    19.948    
                         clock uncertainty           -0.154    19.794    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.009    19.785    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         19.785    
                         arrival time                         -21.733    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.435ns  (logic 0.223ns (4.103%)  route 5.212ns (95.897%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 19.948 - 16.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 16.285 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    16.285    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.223    16.508 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.212    21.720    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    19.948    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    19.948    
                         clock uncertainty           -0.154    19.794    
    SLICE_X14Y178        FDRE (Setup_fdre_C_D)        0.011    19.805    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         19.805    
                         arrival time                         -21.720    
  -------------------------------------------------------------------
                         slack                                 -1.915    

Slack (VIOLATED) :        -1.914ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.468ns  (logic 0.259ns (4.737%)  route 5.209ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 20.006 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.288    16.288    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.259    16.547 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.209    21.756    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.212    20.006    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    20.006    
                         clock uncertainty           -0.154    19.852    
    SLICE_X6Y180         FDRE (Setup_fdre_C_D)       -0.010    19.842    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                         -21.756    
  -------------------------------------------------------------------
                         slack                                 -1.914    

Slack (VIOLATED) :        -1.903ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.394ns  (logic 0.259ns (4.802%)  route 5.135ns (95.198%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 19.948 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.284    16.284    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_fdre_C_Q)         0.259    16.543 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.135    21.678    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    19.948    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    19.948    
                         clock uncertainty           -0.154    19.794    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.019    19.775    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -21.678    
  -------------------------------------------------------------------
                         slack                                 -1.903    

Slack (VIOLATED) :        -1.889ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.311ns  (logic 0.236ns (4.444%)  route 5.075ns (95.556%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 19.948 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.284    16.284    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_fdre_C_Q)         0.236    16.520 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.075    21.595    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    19.948    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    19.948    
                         clock uncertainty           -0.154    19.794    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.088    19.706    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         19.706    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                 -1.889    

Slack (VIOLATED) :        -1.883ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.455ns  (logic 0.266ns (4.876%)  route 5.189ns (95.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 19.951 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.289    16.289    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X15Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y181        FDRE (Prop_fdre_C_Q)         0.223    16.512 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           5.189    21.701    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X16Y181        LUT2 (Prop_lut2_I1_O)        0.043    21.744 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    21.744    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.157    19.951    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    19.951    
                         clock uncertainty           -0.154    19.797    
    SLICE_X16Y181        FDRE (Setup_fdre_C_D)        0.064    19.861    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         19.861    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                 -1.883    

Slack (VIOLATED) :        -1.880ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.433ns  (logic 0.223ns (4.105%)  route 5.210ns (95.895%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 20.006 - 16.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 16.289 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.289    16.289    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X9Y181         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.223    16.512 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.210    21.722    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.212    20.006    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    20.006    
                         clock uncertainty           -0.154    19.852    
    SLICE_X7Y180         FDRE (Setup_fdre_C_D)       -0.010    19.842    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         19.842    
                         arrival time                         -21.722    
  -------------------------------------------------------------------
                         slack                                 -1.880    

Slack (VIOLATED) :        -1.878ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.366ns  (logic 0.259ns (4.826%)  route 5.107ns (95.174%))
  Logic Levels:           0  
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.883ns = ( 19.883 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.107    21.584    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.089    19.883    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                         clock pessimism              0.000    19.883    
                         clock uncertainty           -0.154    19.729    
    SLICE_X69Y194        FDRE (Setup_fdre_C_D)       -0.022    19.707    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
  -------------------------------------------------------------------
                         required time                         19.707    
                         arrival time                         -21.584    
  -------------------------------------------------------------------
                         slack                                 -1.878    

Slack (VIOLATED) :        -1.864ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.346ns  (logic 0.236ns (4.415%)  route 5.110ns (95.585%))
  Logic Levels:           0  
  Clock Path Skew:        2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 20.006 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.288    16.288    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.236    16.524 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.110    21.634    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    17.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.212    20.006    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    20.006    
                         clock uncertainty           -0.154    19.852    
    SLICE_X6Y180         FDRE (Setup_fdre_C_D)       -0.082    19.770    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                         -21.634    
  -------------------------------------------------------------------
                         slack                                 -1.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.189ns (5.306%)  route 3.373ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.157     1.157    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.189     1.346 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           3.373     4.719    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X5Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.418    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     4.418    
                         clock uncertainty            0.154     4.572    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.045     4.617    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.214ns (5.323%)  route 3.806ns (94.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.363ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.157     1.157    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X15Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y181        FDRE (Prop_fdre_C_Q)         0.178     1.335 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.806     5.141    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X16Y181        LUT2 (Prop_lut2_I0_O)        0.036     5.177 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.177    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.288     4.363    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.363    
                         clock uncertainty            0.154     4.517    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.188     4.705    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           5.177    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.206ns (5.112%)  route 3.823ns (94.888%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.359ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.154     1.154    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X12Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y178        FDRE (Prop_fdre_C_Q)         0.206     1.360 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           3.823     5.183    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X12Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.359    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     4.359    
                         clock uncertainty            0.154     4.513    
    SLICE_X12Y177        FDRE (Hold_fdre_C_D)         0.135     4.648    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -4.648    
                         arrival time                           5.183    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.178ns (4.351%)  route 3.913ns (95.649%))
  Logic Levels:           0  
  Clock Path Skew:        3.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.359ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.155     1.155    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.178     1.333 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.913     5.246    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.284     4.359    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.359    
                         clock uncertainty            0.154     4.513    
    SLICE_X11Y177        FDRE (Hold_fdre_C_D)         0.105     4.618    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.178ns (4.256%)  route 4.005ns (95.744%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.157     1.157    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X9Y181         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.178     1.335 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           4.005     5.340    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.418    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     4.418    
                         clock uncertainty            0.154     4.572    
    SLICE_X6Y180         FDRE (Hold_fdre_C_D)         0.136     4.708    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.708    
                         arrival time                           5.340    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/GMIIMUX/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.118ns (5.991%)  route 1.852ns (94.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.539     0.539    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118     0.657 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          1.852     2.509    nolabel_line138/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line138/GMIIMUX/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line138/GMIIMUX/I1
                         clock pessimism              0.000     1.531    
                         clock uncertainty            0.154     1.685    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_CE1)
                                                      0.187     1.872    nolabel_line138/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.189ns (4.625%)  route 3.898ns (95.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.417ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.157     1.157    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.189     1.346 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           3.898     5.244    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X7Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442     1.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.342     4.417    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     4.417    
                         clock uncertainty            0.154     4.571    
    SLICE_X7Y179         FDRE (Hold_fdre_C_D)         0.033     4.604    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -4.604    
                         arrival time                           5.244    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.107ns (4.044%)  route 2.539ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.583     0.583    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.107     0.690 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           2.539     3.229    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.374    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.154     2.528    
    SLICE_X6Y180         FDRE (Hold_fdre_C_D)         0.001     2.529    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.529    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.107ns (4.036%)  route 2.544ns (95.964%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.580     0.580    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_fdre_C_Q)         0.107     0.687 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.544     3.231    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.779     2.340    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     2.340    
                         clock uncertainty            0.154     2.494    
    SLICE_X11Y177        FDRE (Hold_fdre_C_D)         0.013     2.507    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.100ns (3.726%)  route 2.584ns (96.274%))
  Logic Levels:           0  
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.581     0.581    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.100     0.681 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           2.584     3.265    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.779     2.340    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     2.340    
                         clock uncertainty            0.154     2.494    
    SLICE_X14Y178        FDRE (Hold_fdre_C_D)         0.042     2.536    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.729    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.699ns (40.636%)  route 1.021ns (59.364%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 11.882 - 8.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X75Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y192        FDRE (Prop_fdre_C_Q)         0.223     4.758 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.021     5.779    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X77Y193        LUT3 (Prop_lut3_I1_O)        0.043     5.822 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     5.822    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.089 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.089    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.255 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.255    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.088    11.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    11.882    
                         clock uncertainty           -0.154    11.728    
    SLICE_X77Y194        FDRE (Setup_fdre_C_D)        0.049    11.777    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.644ns (38.676%)  route 1.021ns (61.324%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 11.882 - 8.000 ) 
    Source Clock Delay      (SCD):    4.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X75Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y192        FDRE (Prop_fdre_C_Q)         0.223     4.758 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.021     5.779    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X77Y193        LUT3 (Prop_lut3_I1_O)        0.043     5.822 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     5.822    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.089 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.089    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.200 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.200    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.088    11.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    11.882    
                         clock uncertainty           -0.154    11.728    
    SLICE_X77Y194        FDRE (Setup_fdre_C_D)        0.049    11.777    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         11.777    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.805ns (48.564%)  route 0.853ns (51.436%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 11.881 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.194 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.194    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    11.881    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    11.881    
                         clock uncertainty           -0.154    11.727    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    11.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.788ns (48.031%)  route 0.853ns (51.969%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 11.881 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.177 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.177    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    11.881    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    11.881    
                         clock uncertainty           -0.154    11.727    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    11.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.752ns (46.865%)  route 0.853ns (53.135%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 11.881 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.141 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.141    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    11.881    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    11.881    
                         clock uncertainty           -0.154    11.727    
    SLICE_X77Y192        FDRE (Setup_fdre_C_D)        0.049    11.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.750ns (46.799%)  route 0.853ns (53.201%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 11.881 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.139 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.139    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    11.881    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    11.881    
                         clock uncertainty           -0.154    11.727    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    11.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.750ns (46.799%)  route 0.853ns (53.201%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 11.881 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.139 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.139    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    11.881    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    11.881    
                         clock uncertainty           -0.154    11.727    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    11.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.735ns (46.296%)  route 0.853ns (53.704%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 11.881 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.124 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.124    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    11.881    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    11.881    
                         clock uncertainty           -0.154    11.727    
    SLICE_X77Y192        FDRE (Setup_fdre_C_D)        0.049    11.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -6.124    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.699ns (45.050%)  route 0.853ns (54.950%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 11.880 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.088 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.088    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.086    11.880    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    11.880    
                         clock uncertainty           -0.154    11.726    
    SLICE_X77Y191        FDRE (Setup_fdre_C_D)        0.049    11.775    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         11.775    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.697ns (44.979%)  route 0.853ns (55.021%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 11.881 - 8.000 ) 
    Source Clock Delay      (SCD):    4.536ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223     4.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853     5.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043     5.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.086    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    11.881    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    11.881    
                         clock uncertainty           -0.154    11.727    
    SLICE_X77Y192        FDRE (Setup_fdre_C_D)        0.049    11.776    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.195ns (37.979%)  route 0.318ns (62.021%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_fdre_C_Q)         0.118     2.226 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           0.318     2.545    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.028     2.573 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.573    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.622 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.622    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.154     2.453    
    SLICE_X77Y190        FDRE (Hold_fdre_C_D)         0.071     2.524    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.206ns (39.126%)  route 0.321ns (60.874%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.091     2.201 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           0.321     2.522    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X77Y191        LUT3 (Prop_lut3_I1_O)        0.066     2.588 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     2.588    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X77Y191        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.637 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.637    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.154     2.453    
    SLICE_X77Y191        FDRE (Hold_fdre_C_D)         0.071     2.524    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.208ns (39.506%)  route 0.319ns (60.494%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.091     2.201 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           0.319     2.520    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.066     2.586 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.586    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X77Y191        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.637 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.637    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.154     2.453    
    SLICE_X77Y191        FDRE (Hold_fdre_C_D)         0.071     2.524    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.177ns (33.120%)  route 0.357ns (66.880%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.357     2.568    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X77Y193        LUT3 (Prop_lut3_I2_O)        0.028     2.596 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.596    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.645 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.645    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.739     2.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.154     2.454    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.071     2.525    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.179ns (32.784%)  route 0.367ns (67.216%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.367     2.577    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X77Y193        LUT3 (Prop_lut3_I2_O)        0.028     2.605 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.605    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.656 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.656    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.739     2.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.154     2.454    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.071     2.525    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.197ns (35.650%)  route 0.356ns (64.350%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_fdre_C_Q)         0.118     2.226 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           0.356     2.582    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X77Y190        LUT3 (Prop_lut3_I2_O)        0.028     2.610 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     2.610    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.661 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.661    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.154     2.453    
    SLICE_X77Y190        FDRE (Hold_fdre_C_D)         0.071     2.524    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.183ns (33.096%)  route 0.370ns (66.904%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.370     2.580    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X77Y194        LUT2 (Prop_lut2_I0_O)        0.028     2.608 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<16>/O
                         net (fo=1, routed)           0.000     2.608    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[16]
    SLICE_X77Y194        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.663 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.663    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.739     2.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.154     2.454    
    SLICE_X77Y194        FDRE (Hold_fdre_C_D)         0.071     2.525    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.546%)  route 0.354ns (63.454%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.091     2.201 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.354     2.555    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X77Y192        LUT3 (Prop_lut3_I1_O)        0.064     2.619 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.619    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.668 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.668    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.154     2.453    
    SLICE_X77Y192        FDRE (Hold_fdre_C_D)         0.071     2.524    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.177ns (31.543%)  route 0.384ns (68.457%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.384     2.594    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X77Y192        LUT3 (Prop_lut3_I1_O)        0.028     2.622 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     2.622    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.671 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.671    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.154     2.453    
    SLICE_X77Y192        FDRE (Hold_fdre_C_D)         0.071     2.524    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.179ns (31.899%)  route 0.382ns (68.101%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.382     2.592    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X77Y192        LUT3 (Prop_lut3_I2_O)        0.028     2.620 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.620    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.671 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.671    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.154     2.453    
    SLICE_X77Y192        FDRE (Hold_fdre_C_D)         0.071     2.524    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        3.604ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.008ns,  Total Violation       -0.008ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.319ns (8.619%)  route 3.382ns (91.381%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.293     4.295    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y185         FDRE (Prop_fdre_C_Q)         0.223     4.518 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.488     6.006    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X10Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.049 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           1.069     7.117    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X10Y189        LUT4 (Prop_lut4_I3_O)        0.053     7.170 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.826     7.996    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.109    12.092    
                         clock uncertainty           -0.154    11.938    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    11.600    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.345ns (10.051%)  route 3.088ns (89.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.299ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.297     4.299    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y189        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDCE (Prop_fdce_C_Q)         0.259     4.558 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.306     5.864    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043     5.907 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.860     6.767    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043     6.810 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.922     7.732    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.069    
                         clock uncertainty           -0.154    11.915    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    11.672    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.345ns (9.867%)  route 3.152ns (90.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.960ns = ( 11.960 - 8.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.559 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.807    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.850 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.904     7.754    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I2_O)        0.043     7.797 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000     7.797    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    11.960    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.086    12.046    
                         clock uncertainty           -0.154    11.892    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.034    11.926    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.271ns (8.921%)  route 2.767ns (91.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.221     4.223    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y194        FDRE (Prop_fdre_C_Q)         0.223     4.446 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.562     6.008    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.048     6.056 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           1.205     7.261    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.000    11.970    
                         clock uncertainty           -0.154    11.816    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    11.484    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.345ns (10.170%)  route 3.047ns (89.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259     4.614 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523     6.137    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043     6.180 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.524     7.704    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y191         LUT6 (Prop_lut6_I1_O)        0.043     7.747 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000     7.747    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    12.013    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.109    12.122    
                         clock uncertainty           -0.154    11.968    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    12.002    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.747    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 0.313ns (11.420%)  route 2.428ns (88.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.970ns = ( 11.970 - 8.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y195         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_fdre_C_Q)         0.259     4.616 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=6, routed)           1.455     6.071    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X7Y193         LUT4 (Prop_lut4_I0_O)        0.054     6.125 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_21_LOPT_REMAP/O
                         net (fo=1, routed)           0.972     7.098    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    11.970    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.000    11.970    
                         clock uncertainty           -0.154    11.816    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.422    11.394    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.394    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.345ns (10.356%)  route 2.986ns (89.644%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 11.959 - 8.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.559 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.807    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.850 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.739     7.588    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X9Y192         LUT6 (Prop_lut6_I3_O)        0.043     7.631 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271/O
                         net (fo=1, routed)           0.000     7.631    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[4]
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    11.959    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/C
                         clock pessimism              0.109    12.068    
                         clock uncertainty           -0.154    11.914    
    SLICE_X9Y192         FDCE (Setup_fdce_C_D)        0.034    11.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
  -------------------------------------------------------------------
                         required time                         11.948    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.345ns (10.485%)  route 2.946ns (89.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.960ns = ( 11.960 - 8.000 ) 
    Source Clock Delay      (SCD):    4.300ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298     4.300    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259     4.559 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248     5.807    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043     5.850 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.698     7.548    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I3_O)        0.043     7.591 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     7.591    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    11.960    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.086    12.046    
                         clock uncertainty           -0.154    11.892    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.033    11.925    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.309ns (9.509%)  route 2.941ns (90.491%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 12.013 - 8.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223     4.578 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           1.304     5.882    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X7Y190         LUT2 (Prop_lut2_I1_O)        0.043     5.925 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1/O
                         net (fo=7, routed)           1.637     7.562    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[0]
    SLICE_X5Y191         LUT6 (Prop_lut6_I2_O)        0.043     7.605 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000     7.605    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    12.013    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism              0.109    12.122    
                         clock uncertainty           -0.154    11.968    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    12.002    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.345ns (10.842%)  route 2.837ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 11.959 - 8.000 ) 
    Source Clock Delay      (SCD):    4.355ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259     4.614 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523     6.137    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043     6.180 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.314     7.494    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X8Y192         LUT6 (Prop_lut6_I3_O)        0.043     7.537 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000     7.537    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285     9.285    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    11.959    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism              0.086    12.045    
                         clock uncertainty           -0.154    11.891    
    SLICE_X8Y192         FDCE (Setup_fdce_C_D)        0.064    11.955    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  4.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.621     2.029    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.424 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.424    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.201     2.182    
                         clock uncertainty            0.154     2.336    
    SLICE_X6Y192         FDRE (Hold_fdre_C_D)         0.096     2.432    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.232ns (27.217%)  route 0.620ns (72.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[3]
                         net (fo=1, routed)           0.620     2.836    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[3]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.864 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT41/O
                         net (fo=1, routed)           0.000     2.864    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[3]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.380    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
                         clock pessimism              0.000     2.380    
                         clock uncertainty            0.154     2.534    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.061     2.595    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.232ns (26.900%)  route 0.630ns (73.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[0]
                         net (fo=1, routed)           0.630     2.847    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[0]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.875 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT11/O
                         net (fo=1, routed)           0.000     2.875    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[0]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.380    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
                         clock pessimism              0.000     2.380    
                         clock uncertainty            0.154     2.534    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.060     2.594    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0
  -------------------------------------------------------------------
                         required time                         -2.594    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.128ns (17.153%)  route 0.618ns (82.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.993    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     2.093 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.618     2.711    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.028     2.739 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.739    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.377    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.168     2.209    
                         clock uncertainty            0.154     2.363    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.087     2.450    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.232ns (25.733%)  route 0.670ns (74.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[4]
                         net (fo=1, routed)           0.670     2.886    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[4]
    SLICE_X2Y185         LUT2 (Prop_lut2_I1_O)        0.028     2.914 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT51/O
                         net (fo=1, routed)           0.000     2.914    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[4]
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.380    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
                         clock pessimism              0.000     2.380    
                         clock uncertainty            0.154     2.534    
    SLICE_X2Y185         FDRE (Hold_fdre_C_D)         0.087     2.621    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.232ns (26.268%)  route 0.651ns (73.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[6]
                         net (fo=1, routed)           0.651     2.867    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[6]
    SLICE_X1Y190         LUT2 (Prop_lut2_I1_O)        0.028     2.895 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT71/O
                         net (fo=1, routed)           0.000     2.895    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[6]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.384    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
                         clock pessimism              0.000     2.384    
                         clock uncertainty            0.154     2.538    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.598    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.232ns (26.251%)  route 0.652ns (73.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     2.012    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     2.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[2]
                         net (fo=1, routed)           0.652     2.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[2]
    SLICE_X1Y190         LUT3 (Prop_lut3_I2_O)        0.028     2.896 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT31/O
                         net (fo=1, routed)           0.000     2.896    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[2]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.384    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
                         clock pessimism              0.000     2.384    
                         clock uncertainty            0.154     2.538    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.598    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.146ns (20.911%)  route 0.552ns (79.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y190        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDCE (Prop_fdce_C_Q)         0.118     2.116 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.552     2.668    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X9Y191         LUT6 (Prop_lut6_I1_O)        0.028     2.696 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.696    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.352    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.168     2.184    
                         clock uncertainty            0.154     2.338    
    SLICE_X9Y191         FDCE (Hold_fdce_C_D)         0.060     2.398    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.540%)  route 0.602ns (82.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.993    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     2.093 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.602     2.695    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X5Y183         LUT3 (Prop_lut3_I0_O)        0.028     2.723 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<2>11/O
                         net (fo=1, routed)           0.000     2.723    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[2]
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.377    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/C
                         clock pessimism             -0.168     2.209    
                         clock uncertainty            0.154     2.363    
    SLICE_X5Y183         FDCE (Hold_fdce_C_D)         0.060     2.423    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.157ns (21.582%)  route 0.570ns (78.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.091     2.089 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/Q
                         net (fo=33, routed)          0.570     2.659    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl
    SLICE_X10Y192        LUT6 (Prop_lut6_I0_O)        0.066     2.725 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161/O
                         net (fo=1, routed)           0.000     2.725    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[23]
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.821     0.821    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.352    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                         clock pessimism             -0.168     2.184    
                         clock uncertainty            0.154     2.338    
    SLICE_X10Y192        FDCE (Hold_fdce_C_D)         0.087     2.425    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.300    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :           35  Failing Endpoints,  Worst Slack       -1.943ns,  Total Violation      -59.932ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.886ns  (logic 0.302ns (5.130%)  route 5.584ns (94.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.584    22.061    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X72Y192        LUT3 (Prop_lut3_I0_O)        0.043    22.104 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT21/O
                         net (fo=1, routed)           0.000    22.104    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT[1]
    SLICE_X72Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X72Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_1/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X72Y192        FDRE (Setup_fdre_C_D)        0.034    20.162    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_1
  -------------------------------------------------------------------
                         required time                         20.162    
                         arrival time                         -22.104    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.892ns  (logic 0.774ns (13.135%)  route 5.118ns (86.865%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 20.148 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.118    21.595    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y197        LUT2 (Prop_lut2_I1_O)        0.043    21.638 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<1>/O
                         net (fo=1, routed)           0.000    21.638    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[1]
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.894 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.894    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.948 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X70Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.002 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    22.002    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[11]
    SLICE_X70Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.110 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_xor<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    22.110    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[12]
    SLICE_X70Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.073    20.148    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y200        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/C
                         clock pessimism              0.000    20.148    
                         clock uncertainty           -0.035    20.113    
    SLICE_X70Y200        FDRE (Setup_fdre_C_D)        0.076    20.189    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -22.110    
  -------------------------------------------------------------------
                         slack                                 -1.922    

Slack (VIOLATED) :        -1.908ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.895ns  (logic 0.777ns (13.181%)  route 5.118ns (86.819%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 20.164 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.118    21.595    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y197        LUT2 (Prop_lut2_I1_O)        0.043    21.638 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<1>/O
                         net (fo=1, routed)           0.000    21.638    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[1]
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.894 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.894    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.948 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X70Y199        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    22.113 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    22.113    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[9]
    SLICE_X70Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.089    20.164    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/C
                         clock pessimism              0.000    20.164    
                         clock uncertainty           -0.035    20.129    
    SLICE_X70Y199        FDRE (Setup_fdre_C_D)        0.076    20.205    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9
  -------------------------------------------------------------------
                         required time                         20.205    
                         arrival time                         -22.113    
  -------------------------------------------------------------------
                         slack                                 -1.908    

Slack (VIOLATED) :        -1.906ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.849ns  (logic 0.302ns (5.164%)  route 5.547ns (94.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.547    22.024    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X69Y192        LUT3 (Prop_lut3_I0_O)        0.043    22.067 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT61/O
                         net (fo=1, routed)           0.000    22.067    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT[5]
    SLICE_X69Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X69Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X69Y192        FDRE (Setup_fdre_C_D)        0.033    20.161    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_5
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                         -22.067    
  -------------------------------------------------------------------
                         slack                                 -1.906    

Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.881ns  (logic 0.763ns (12.974%)  route 5.118ns (87.026%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 20.164 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.118    21.595    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y197        LUT2 (Prop_lut2_I1_O)        0.043    21.638 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<1>/O
                         net (fo=1, routed)           0.000    21.638    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[1]
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.894 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.894    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.948 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X70Y199        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    22.099 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    22.099    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[11]
    SLICE_X70Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.089    20.164    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/C
                         clock pessimism              0.000    20.164    
                         clock uncertainty           -0.035    20.129    
    SLICE_X70Y199        FDRE (Setup_fdre_C_D)        0.076    20.205    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11
  -------------------------------------------------------------------
                         required time                         20.205    
                         arrival time                         -22.099    
  -------------------------------------------------------------------
                         slack                                 -1.894    

Slack (VIOLATED) :        -1.893ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.871ns  (logic 0.302ns (5.144%)  route 5.569ns (94.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.158ns = ( 20.158 - 16.000 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 16.211 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.211    16.211    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X62Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y182        FDCE (Prop_fdce_C_Q)         0.259    16.470 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           5.569    22.039    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X66Y184        LUT6 (Prop_lut6_I3_O)        0.043    22.082 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.082    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.083    20.158    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.158    
                         clock uncertainty           -0.035    20.123    
    SLICE_X66Y184        FDRE (Setup_fdre_C_D)        0.066    20.189    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -22.082    
  -------------------------------------------------------------------
                         slack                                 -1.893    

Slack (VIOLATED) :        -1.878ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.778ns  (logic 0.223ns (3.859%)  route 5.555ns (96.141%))
  Logic Levels:           0  
  Clock Path Skew:        2.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.163ns = ( 20.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 16.205 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.205    16.205    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X72Y178        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDCE (Prop_fdce_C_Q)         0.223    16.428 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           5.555    21.983    nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X73Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.088    20.163    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X73Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.163    
                         clock uncertainty           -0.035    20.128    
    SLICE_X73Y193        FDRE (Setup_fdre_C_D)       -0.022    20.106    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.106    
                         arrival time                         -21.983    
  -------------------------------------------------------------------
                         slack                                 -1.878    

Slack (VIOLATED) :        -1.875ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.825ns  (logic 0.266ns (4.566%)  route 5.559ns (95.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 20.159 - 16.000 ) 
    Source Clock Delay      (SCD):    1.207ns = ( 16.207 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.207    16.207    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X61Y178        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y178        FDCE (Prop_fdce_C_Q)         0.223    16.430 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           5.559    21.989    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X60Y183        LUT6 (Prop_lut6_I2_O)        0.043    22.032 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.032    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X60Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.084    20.159    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X60Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.159    
                         clock uncertainty           -0.035    20.124    
    SLICE_X60Y183        FDRE (Setup_fdre_C_D)        0.034    20.158    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.158    
                         arrival time                         -22.032    
  -------------------------------------------------------------------
                         slack                                 -1.875    

Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.842ns  (logic 0.724ns (12.394%)  route 5.118ns (87.606%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 20.164 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.118    21.595    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y197        LUT2 (Prop_lut2_I1_O)        0.043    21.638 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<1>/O
                         net (fo=1, routed)           0.000    21.638    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[1]
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.894 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.894    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.948 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.948    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X70Y199        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    22.060 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    22.060    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[10]
    SLICE_X70Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.089    20.164    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y199        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/C
                         clock pessimism              0.000    20.164    
                         clock uncertainty           -0.035    20.129    
    SLICE_X70Y199        FDRE (Setup_fdre_C_D)        0.076    20.205    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10
  -------------------------------------------------------------------
                         required time                         20.205    
                         arrival time                         -22.060    
  -------------------------------------------------------------------
                         slack                                 -1.855    

Slack (VIOLATED) :        -1.854ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.841ns  (logic 0.723ns (12.379%)  route 5.118ns (87.622%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.164ns = ( 20.164 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    16.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.118    21.595    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y197        LUT2 (Prop_lut2_I1_O)        0.043    21.638 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<1>/O
                         net (fo=1, routed)           0.000    21.638    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[1]
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    21.894 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.894    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X70Y198        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    22.059 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    22.059    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[5]
    SLICE_X70Y198        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.089    20.164    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y198        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
                         clock pessimism              0.000    20.164    
                         clock uncertainty           -0.035    20.129    
    SLICE_X70Y198        FDRE (Setup_fdre_C_D)        0.076    20.205    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5
  -------------------------------------------------------------------
                         required time                         20.205    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                 -1.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.128ns (5.358%)  route 2.261ns (94.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.535     0.535    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X69Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y182        FDCE (Prop_fdce_C_Q)         0.100     0.635 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           2.261     2.896    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X67Y183        LUT6 (Prop_lut6_I5_O)        0.028     2.924 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     2.924    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X67Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.734     2.544    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X67Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.544    
                         clock uncertainty            0.035     2.580    
    SLICE_X67Y183        FDRE (Hold_fdre_C_D)         0.060     2.640    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.128ns (5.162%)  route 2.351ns (94.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.536     0.536    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X60Y181        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y181        FDCE (Prop_fdce_C_Q)         0.100     0.636 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           2.351     2.987    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X60Y183        LUT6 (Prop_lut6_I3_O)        0.028     3.015 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     3.015    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X60Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.735     2.545    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X60Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.545    
                         clock uncertainty            0.035     2.581    
    SLICE_X60Y183        FDRE (Hold_fdre_C_D)         0.061     2.642    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.242ns (6.007%)  route 3.786ns (93.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.534ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.082     1.082    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X62Y182        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y182        FDCE (Prop_fdce_C_Q)         0.206     1.288 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           3.786     5.074    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X60Y186        LUT6 (Prop_lut6_I3_O)        0.036     5.110 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.110    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X60Y186        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217     4.534    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X60Y186        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.534    
                         clock uncertainty            0.035     4.570    
    SLICE_X60Y186        FDRE (Hold_fdre_C_D)         0.154     4.724    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.724    
                         arrival time                           5.110    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.146ns (5.790%)  route 2.376ns (94.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.536     0.536    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X66Y183        FDPE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y183        FDPE (Prop_fdpe_C_Q)         0.118     0.654 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_6/Q
                         net (fo=4, routed)           2.376     3.030    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[30]
    SLICE_X66Y184        LUT6 (Prop_lut6_I4_O)        0.028     3.058 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     3.058    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.735     2.545    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.545    
                         clock uncertainty            0.035     2.581    
    SLICE_X66Y184        FDRE (Hold_fdre_C_D)         0.087     2.668    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.128ns (4.989%)  route 2.438ns (95.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.536     0.536    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X60Y181        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y181        FDCE (Prop_fdce_C_Q)         0.100     0.636 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/Q
                         net (fo=4, routed)           2.438     3.074    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[18]
    SLICE_X60Y183        LUT6 (Prop_lut6_I3_O)        0.028     3.102 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     3.102    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X60Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.735     2.545    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X60Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.545    
                         clock uncertainty            0.035     2.581    
    SLICE_X60Y183        FDRE (Hold_fdre_C_D)         0.061     2.642    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.214ns (5.178%)  route 3.919ns (94.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.083     1.083    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X69Y184        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y184        FDCE (Prop_fdce_C_Q)         0.178     1.261 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           3.919     5.180    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X66Y184        LUT6 (Prop_lut6_I5_O)        0.036     5.216 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.216    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.213     4.530    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.530    
                         clock uncertainty            0.035     4.566    
    SLICE_X66Y184        FDRE (Hold_fdre_C_D)         0.189     4.755    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.755    
                         arrival time                           5.216    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.242ns (5.769%)  route 3.953ns (94.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.082     1.082    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X66Y183        FDPE                                         r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y183        FDPE (Prop_fdpe_C_Q)         0.206     1.288 r  nolabel_line138/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           3.953     5.241    nolabel_line138/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X66Y184        LUT6 (Prop_lut6_I4_O)        0.036     5.277 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.277    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.213     4.530    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X66Y184        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.530    
                         clock uncertainty            0.035     4.566    
    SLICE_X66Y184        FDRE (Hold_fdre_C_D)         0.189     4.755    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -4.755    
                         arrival time                           5.277    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.146ns (5.212%)  route 2.655ns (94.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.539     0.539    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118     0.657 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.655     3.312    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y194        LUT3 (Prop_lut3_I0_O)        0.028     3.340 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT11/O
                         net (fo=1, routed)           0.000     3.340    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT[0]
    SLICE_X70Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.740     2.550    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_0/C
                         clock pessimism              0.000     2.550    
                         clock uncertainty            0.035     2.586    
    SLICE_X70Y194        FDRE (Hold_fdre_C_D)         0.087     2.673    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_0
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.146ns (5.134%)  route 2.698ns (94.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.539     0.539    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118     0.657 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.698     3.355    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y192        LUT3 (Prop_lut3_I0_O)        0.028     3.383 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT51/O
                         net (fo=1, routed)           0.000     3.383    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT[4]
    SLICE_X70Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_4/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X70Y192        FDRE (Hold_fdre_C_D)         0.087     2.672    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_4
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.196ns (6.861%)  route 2.661ns (93.139%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.539     0.539    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118     0.657 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.661     3.318    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y197        LUT2 (Prop_lut2_I1_O)        0.028     3.346 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000     3.346    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X70Y197        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     3.396 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     3.396    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[0]
    SLICE_X70Y197        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.741     2.551    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y197        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_0/C
                         clock pessimism              0.000     2.551    
                         clock uncertainty            0.035     2.587    
    SLICE_X70Y197        FDRE (Hold_fdre_C_D)         0.092     2.679    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_0
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.354ns  (logic 0.236ns (4.408%)  route 5.118ns (95.592%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 43.924 - 40.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 36.287 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.287    36.287    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y179        FDRE (Prop_fdre_C_Q)         0.236    36.523 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.118    41.641    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X9Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.156    43.924    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    43.924    
                         clock uncertainty           -0.035    43.888    
    SLICE_X9Y179         FDRE (Setup_fdre_C_D)       -0.104    43.784    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.784    
                         arrival time                         -41.641    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.448ns  (logic 0.223ns (4.093%)  route 5.225ns (95.907%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 43.922 - 40.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 36.285 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    36.285    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.223    36.508 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           5.225    41.733    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    43.922    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    43.922    
                         clock uncertainty           -0.035    43.886    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.009    43.877    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         43.877    
                         arrival time                         -41.733    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.435ns  (logic 0.223ns (4.103%)  route 5.212ns (95.897%))
  Logic Levels:           0  
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 43.922 - 40.000 ) 
    Source Clock Delay      (SCD):    1.285ns = ( 36.285 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.285    36.285    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.223    36.508 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.212    41.720    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    43.922    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    43.922    
                         clock uncertainty           -0.035    43.886    
    SLICE_X14Y178        FDRE (Setup_fdre_C_D)        0.011    43.897    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.897    
                         arrival time                         -41.720    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.468ns  (logic 0.259ns (4.737%)  route 5.209ns (95.263%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 36.288 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.288    36.288    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.259    36.547 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.209    41.756    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X6Y180         FDRE (Setup_fdre_C_D)       -0.010    43.934    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                         -41.756    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.394ns  (logic 0.259ns (4.802%)  route 5.135ns (95.198%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 43.922 - 40.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 36.284 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.284    36.284    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_fdre_C_Q)         0.259    36.543 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.135    41.678    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    43.922    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    43.922    
                         clock uncertainty           -0.035    43.886    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.019    43.867    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.867    
                         arrival time                         -41.678    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.311ns  (logic 0.236ns (4.444%)  route 5.075ns (95.556%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 43.922 - 40.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 36.284 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.284    36.284    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_fdre_C_Q)         0.236    36.520 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.075    41.595    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.154    43.922    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    43.922    
                         clock uncertainty           -0.035    43.886    
    SLICE_X11Y177        FDRE (Setup_fdre_C_D)       -0.088    43.798    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.798    
                         arrival time                         -41.595    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.455ns  (logic 0.266ns (4.876%)  route 5.189ns (95.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 36.289 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.289    36.289    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X15Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y181        FDRE (Prop_fdre_C_Q)         0.223    36.512 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           5.189    41.701    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X16Y181        LUT2 (Prop_lut2_I1_O)        0.043    41.744 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    41.744    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    43.925    
                         clock uncertainty           -0.035    43.889    
    SLICE_X16Y181        FDRE (Setup_fdre_C_D)        0.064    43.953    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         43.953    
                         arrival time                         -41.744    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.433ns  (logic 0.223ns (4.105%)  route 5.210ns (95.895%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    1.289ns = ( 36.289 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.289    36.289    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X9Y181         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.223    36.512 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.210    41.722    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X7Y180         FDRE (Setup_fdre_C_D)       -0.010    43.934    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                         -41.722    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.366ns  (logic 0.259ns (4.826%)  route 5.107ns (95.174%))
  Logic Levels:           0  
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 43.857 - 40.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 36.218 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    36.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.259    36.477 r  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          5.107    41.584    nolabel_line138/SiTCP/SiTCP/GMII_1000M
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.089    43.857    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                         clock pessimism              0.000    43.857    
                         clock uncertainty           -0.035    43.821    
    SLICE_X69Y194        FDRE (Setup_fdre_C_D)       -0.022    43.799    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
  -------------------------------------------------------------------
                         required time                         43.799    
                         arrival time                         -41.584    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.346ns  (logic 0.236ns (4.415%)  route 5.110ns (95.585%))
  Logic Levels:           0  
  Clock Path Skew:        2.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 36.288 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.288    36.288    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.236    36.524 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.110    41.634    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    43.980    
                         clock uncertainty           -0.035    43.944    
    SLICE_X6Y180         FDRE (Setup_fdre_C_D)       -0.082    43.862    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.862    
                         arrival time                         -41.634    
  -------------------------------------------------------------------
                         slack                                  2.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.189ns (5.306%)  route 3.373ns (94.694%))
  Logic Levels:           0  
  Clock Path Skew:        3.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.157     1.157    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.189     1.346 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           3.373     4.719    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X5Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.343     4.345    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     4.345    
                         clock uncertainty            0.035     4.380    
    SLICE_X5Y180         FDRE (Hold_fdre_C_D)         0.045     4.425    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -4.425    
                         arrival time                           4.719    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.118ns (4.634%)  route 2.428ns (95.366%))
  Logic Levels:           0  
  Clock Path Skew:        1.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.581     0.581    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X12Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y178        FDRE (Prop_fdre_C_Q)         0.118     0.699 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           2.428     3.127    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X12Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.778     2.423    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     2.423    
                         clock uncertainty            0.035     2.458    
    SLICE_X12Y177        FDRE (Hold_fdre_C_D)         0.037     2.495    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.214ns (5.323%)  route 3.806ns (94.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.290ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.157     1.157    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X15Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y181        FDRE (Prop_fdre_C_Q)         0.178     1.335 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           3.806     5.141    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X16Y181        LUT2 (Prop_lut2_I0_O)        0.036     5.177 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     5.177    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.288     4.290    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y181        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.290    
                         clock uncertainty            0.035     4.325    
    SLICE_X16Y181        FDRE (Hold_fdre_C_D)         0.188     4.513    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.513    
                         arrival time                           5.177    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.100ns (3.801%)  route 2.531ns (96.199%))
  Logic Levels:           0  
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.584     0.584    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X9Y181         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.100     0.684 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           2.531     3.215    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     2.458    
                         clock uncertainty            0.035     2.493    
    SLICE_X6Y180         FDRE (Hold_fdre_C_D)         0.040     2.533    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 nolabel_line138/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/GMIIMUX/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.118ns (5.939%)  route 1.869ns (94.061%))
  Logic Levels:           0  
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.539     0.539    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDCE                                         r  nolabel_line138/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_fdce_C_Q)         0.118     0.657 f  nolabel_line138/GMII_1000M_reg/Q
                         net (fo=19, routed)          1.869     2.526    nolabel_line138/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line138/GMIIMUX/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line138/GMIIMUX/I0
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.035     1.650    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187     1.837    nolabel_line138/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.107ns (4.044%)  route 2.539ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.583     0.583    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.107     0.690 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           2.539     3.229    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.813     2.458    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     2.458    
                         clock uncertainty            0.035     2.493    
    SLICE_X6Y180         FDRE (Hold_fdre_C_D)         0.001     2.494    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.100ns (3.739%)  route 2.575ns (96.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.581     0.581    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X11Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y178        FDRE (Prop_fdre_C_Q)         0.100     0.681 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           2.575     3.256    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.779     2.424    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     2.424    
                         clock uncertainty            0.035     2.459    
    SLICE_X11Y177        FDRE (Hold_fdre_C_D)         0.047     2.506    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.107ns (4.036%)  route 2.544ns (95.964%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.580     0.580    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X10Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y177        FDRE (Prop_fdre_C_Q)         0.107     0.687 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.544     3.231    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.779     2.424    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y177        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     2.424    
                         clock uncertainty            0.035     2.459    
    SLICE_X11Y177        FDRE (Hold_fdre_C_D)         0.013     2.472    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.100ns (3.726%)  route 2.584ns (96.274%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.581     0.581    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X13Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.100     0.681 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           2.584     3.265    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.779     2.424    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y178        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     2.424    
                         clock uncertainty            0.035     2.459    
    SLICE_X14Y178        FDRE (Hold_fdre_C_D)         0.042     2.501    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.107ns (3.952%)  route 2.601ns (96.048%))
  Logic Levels:           0  
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.583     0.583    nolabel_line138/SiTCP/SiTCP/CLK
    SLICE_X8Y180         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y180         FDRE (Prop_fdre_C_Q)         0.107     0.690 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           2.601     3.291    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X7Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.812     2.457    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y179         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     2.457    
                         clock uncertainty            0.035     2.492    
    SLICE_X7Y179         FDRE (Hold_fdre_C_D)        -0.006     2.486    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.804    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.505ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.222ns,  Total Violation       -0.222ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.701ns  (logic 0.319ns (8.619%)  route 3.382ns (91.381%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.368ns = ( 36.368 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.293    36.368    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y185         FDRE (Prop_fdre_C_Q)         0.223    36.591 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/Q
                         net (fo=3, routed)           1.488    38.079    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec
    SLICE_X10Y189        LUT2 (Prop_lut2_I0_O)        0.043    38.122 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot/O
                         net (fo=3, routed)           1.069    39.190    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel_rstpot
    SLICE_X10Y189        LUT4 (Prop_lut4_I3_O)        0.053    39.243 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.826    40.069    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.109    44.066    
                         clock uncertainty           -0.154    43.912    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.338    43.574    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.574    
                         arrival time                         -40.069    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.433ns  (logic 0.345ns (10.051%)  route 3.088ns (89.949%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.372ns = ( 36.372 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.297    36.372    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y189        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y189        FDCE (Prop_fdce_C_Q)         0.259    36.631 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.306    37.937    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043    37.980 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.860    38.840    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X10Y189        LUT4 (Prop_lut4_I0_O)        0.043    38.883 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.922    39.805    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.043    
                         clock uncertainty           -0.154    43.889    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.646    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.646    
                         arrival time                         -39.805    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.497ns  (logic 0.345ns (9.867%)  route 3.152ns (90.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 43.934 - 40.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 36.373 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298    36.373    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259    36.632 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248    37.880    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043    37.923 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.904    39.827    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I2_O)        0.043    39.870 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000    39.870    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    43.934    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.086    44.020    
                         clock uncertainty           -0.154    43.866    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.034    43.900    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -39.870    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.038ns  (logic 0.271ns (8.921%)  route 2.767ns (91.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.296ns = ( 36.296 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.221    36.296    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X69Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y194        FDRE (Prop_fdre_C_Q)         0.223    36.519 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.562    38.081    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.048    38.129 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           1.205    39.334    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.000    43.944    
                         clock uncertainty           -0.154    43.790    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    43.458    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.458    
                         arrival time                         -39.334    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.392ns  (logic 0.345ns (10.170%)  route 3.047ns (89.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.428ns = ( 36.428 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353    36.428    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259    36.687 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523    38.210    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043    38.253 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.524    39.777    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X5Y191         LUT6 (Prop_lut6_I1_O)        0.043    39.820 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000    39.820    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.109    44.096    
                         clock uncertainty           -0.154    43.942    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    43.976    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         43.976    
                         arrival time                         -39.820    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        2.741ns  (logic 0.313ns (11.420%)  route 2.428ns (88.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.430ns = ( 36.430 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.355    36.430    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y195         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_fdre_C_Q)         0.259    36.689 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=6, routed)           1.455    38.144    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X7Y193         LUT4 (Prop_lut4_I0_O)        0.054    38.198 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_21_LOPT_REMAP/O
                         net (fo=1, routed)           0.972    39.171    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.000    43.944    
                         clock uncertainty           -0.154    43.790    
    RAMB18_X0Y81         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.422    43.368    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.368    
                         arrival time                         -39.171    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.331ns  (logic 0.345ns (10.356%)  route 2.986ns (89.644%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 36.373 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298    36.373    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259    36.632 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248    37.880    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043    37.923 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.739    39.661    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X9Y192         LUT6 (Prop_lut6_I3_O)        0.043    39.704 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476271/O
                         net (fo=1, routed)           0.000    39.704    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[4]
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4/C
                         clock pessimism              0.109    44.042    
                         clock uncertainty           -0.154    43.888    
    SLICE_X9Y192         FDCE (Setup_fdce_C_D)        0.034    43.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_4
  -------------------------------------------------------------------
                         required time                         43.922    
                         arrival time                         -39.704    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.291ns  (logic 0.345ns (10.485%)  route 2.946ns (89.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 43.934 - 40.000 ) 
    Source Clock Delay      (SCD):    4.373ns = ( 36.373 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.298    36.373    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y191         FDRE (Prop_fdre_C_Q)         0.259    36.632 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.248    37.880    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X7Y192         LUT2 (Prop_lut2_I1_O)        0.043    37.923 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.698    39.621    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X11Y192        LUT6 (Prop_lut6_I3_O)        0.043    39.664 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000    39.664    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.166    43.934    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.086    44.020    
                         clock uncertainty           -0.154    43.866    
    SLICE_X11Y192        FDCE (Setup_fdce_C_D)        0.033    43.899    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         43.899    
                         arrival time                         -39.664    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.250ns  (logic 0.309ns (9.509%)  route 2.941ns (90.491%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    4.428ns = ( 36.428 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353    36.428    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.223    36.651 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_7/Q
                         net (fo=9, routed)           1.304    37.955    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[7]
    SLICE_X7Y190         LUT2 (Prop_lut2_I1_O)        0.043    37.998 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<0>_xo<0>1/O
                         net (fo=7, routed)           1.637    39.635    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[0]
    SLICE_X5Y191         LUT6 (Prop_lut6_I2_O)        0.043    39.678 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000    39.678    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism              0.109    44.096    
                         clock uncertainty           -0.154    43.942    
    SLICE_X5Y191         FDCE (Setup_fdce_C_D)        0.034    43.976    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         43.976    
                         arrival time                         -39.678    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.182ns  (logic 0.345ns (10.842%)  route 2.837ns (89.158%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    4.428ns = ( 36.428 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.442    33.442    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.353    36.428    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y190         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y190         FDCE (Prop_fdce_C_Q)         0.259    36.687 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/Q
                         net (fo=6, routed)           1.523    38.210    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[26]
    SLICE_X8Y190         LUT2 (Prop_lut2_I0_O)        0.043    38.253 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          1.314    39.567    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X8Y192         LUT6 (Prop_lut6_I3_O)        0.043    39.610 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04764/O
                         net (fo=1, routed)           0.000    39.610    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[12]
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y192         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12/C
                         clock pessimism              0.086    44.019    
                         clock uncertainty           -0.154    43.865    
    SLICE_X8Y192         FDCE (Setup_fdce_C_D)        0.064    43.929    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_12
  -------------------------------------------------------------------
                         required time                         43.929    
                         arrival time                         -39.610    
  -------------------------------------------------------------------
                         slack                                  4.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.222ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.621     1.899    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         SRL16E                                       r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y192         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.294 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.294    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y192         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.201     2.266    
                         clock uncertainty            0.154     2.420    
    SLICE_X6Y192         FDRE (Hold_fdre_C_D)         0.096     2.516    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.232ns (27.217%)  route 0.620ns (72.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[3]
                         net (fo=1, routed)           0.620     2.707    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[3]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.735 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT41/O
                         net (fo=1, routed)           0.000     2.735    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[3]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.154     2.618    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.061     2.679    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_3
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.232ns (26.900%)  route 0.630ns (73.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[0]
                         net (fo=1, routed)           0.630     2.717    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[0]
    SLICE_X0Y185         LUT3 (Prop_lut3_I2_O)        0.028     2.745 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT11/O
                         net (fo=1, routed)           0.000     2.745    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[0]
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.154     2.618    
    SLICE_X0Y185         FDRE (Hold_fdre_C_D)         0.060     2.678    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_0
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.128ns (17.153%)  route 0.618ns (82.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.863    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     1.963 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.618     2.581    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X6Y183         LUT4 (Prop_lut4_I3_O)        0.028     2.609 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.609    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.168     2.293    
                         clock uncertainty            0.154     2.447    
    SLICE_X6Y183         FDCE (Hold_fdce_C_D)         0.087     2.534    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.232ns (25.733%)  route 0.670ns (74.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[4]
                         net (fo=1, routed)           0.670     2.756    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[4]
    SLICE_X2Y185         LUT2 (Prop_lut2_I1_O)        0.028     2.784 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT51/O
                         net (fo=1, routed)           0.000     2.784    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[4]
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y185         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.154     2.618    
    SLICE_X2Y185         FDRE (Hold_fdre_C_D)         0.087     2.705    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_4
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.232ns (26.268%)  route 0.651ns (73.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[6]
                         net (fo=1, routed)           0.651     2.737    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[6]
    SLICE_X1Y190         LUT2 (Prop_lut2_I1_O)        0.028     2.765 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT71/O
                         net (fo=1, routed)           0.000     2.765    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[6]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.154     2.622    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.682    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.232ns (26.251%)  route 0.652ns (73.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.604     1.882    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y81         RAMB18E1                                     r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y81         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     2.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DOBDO[2]
                         net (fo=1, routed)           0.652     2.738    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/memRd[2]
    SLICE_X1Y190         LUT3 (Prop_lut3_I2_O)        0.028     2.766 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT31/O
                         net (fo=1, routed)           0.000     2.766    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[2]
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.823     2.468    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.154     2.622    
    SLICE_X1Y190         FDRE (Hold_fdre_C_D)         0.060     2.682    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.146ns (20.911%)  route 0.552ns (79.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.868    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y190        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y190        FDCE (Prop_fdce_C_Q)         0.118     1.986 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_17/Q
                         net (fo=2, routed)           0.552     2.538    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[17]
    SLICE_X9Y191         LUT6 (Prop_lut6_I1_O)        0.028     2.566 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.566    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y191         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.168     2.268    
                         clock uncertainty            0.154     2.422    
    SLICE_X9Y191         FDCE (Hold_fdce_C_D)         0.060     2.482    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.128ns (17.540%)  route 0.602ns (82.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.585     1.863    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y182         FDSE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDSE (Prop_fdse_C_Q)         0.100     1.963 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/Q
                         net (fo=7, routed)           0.602     2.565    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[1]
    SLICE_X5Y183         LUT3 (Prop_lut3_I0_O)        0.028     2.593 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<2>11/O
                         net (fo=1, routed)           0.000     2.593    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[2]
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y183         FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2/C
                         clock pessimism             -0.168     2.293    
                         clock uncertainty            0.154     2.447    
    SLICE_X5Y183         FDCE (Hold_fdce_C_D)         0.060     2.507    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_2
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.157ns (21.582%)  route 0.570ns (78.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.610     0.610    nolabel_line138/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line138/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line138/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.868    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y190         FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.091     1.959 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/Q
                         net (fo=33, routed)          0.570     2.529    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl
    SLICE_X10Y192        LUT6 (Prop_lut6_I0_O)        0.066     2.595 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161/O
                         net (fo=1, routed)           0.000     2.595    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[23]
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.791     2.436    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y192        FDCE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                         clock pessimism             -0.168     2.268    
                         clock uncertainty            0.154     2.422    
    SLICE_X10Y192        FDCE (Hold_fdce_C_D)         0.087     2.509    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.720ns  (logic 0.699ns (40.636%)  route 1.021ns (59.364%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 43.856 - 40.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 36.535 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218    36.535    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X75Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y192        FDRE (Prop_fdre_C_Q)         0.223    36.758 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.021    37.779    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X77Y193        LUT3 (Prop_lut3_I1_O)        0.043    37.822 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000    37.822    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.089 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.089    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.255 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.255    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.088    43.856    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.856    
                         clock uncertainty           -0.035    43.820    
    SLICE_X77Y194        FDRE (Setup_fdre_C_D)        0.049    43.869    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         43.869    
                         arrival time                         -38.255    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.665ns  (logic 0.644ns (38.676%)  route 1.021ns (61.324%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.856ns = ( 43.856 - 40.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 36.535 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218    36.535    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X75Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y192        FDRE (Prop_fdre_C_Q)         0.223    36.758 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.021    37.779    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X77Y193        LUT3 (Prop_lut3_I1_O)        0.043    37.822 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000    37.822    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.089 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.089    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X77Y194        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.200 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.200    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.088    43.856    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.856    
                         clock uncertainty           -0.035    43.820    
    SLICE_X77Y194        FDRE (Setup_fdre_C_D)        0.049    43.869    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         43.869    
                         arrival time                         -38.200    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.658ns  (logic 0.805ns (48.564%)  route 0.853ns (51.436%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 43.855 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.194 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.194    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    43.855    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.855    
                         clock uncertainty           -0.035    43.819    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    43.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         43.868    
                         arrival time                         -38.194    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.641ns  (logic 0.788ns (48.031%)  route 0.853ns (51.969%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 43.855 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.177 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.177    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    43.855    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.855    
                         clock uncertainty           -0.035    43.819    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    43.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         43.868    
                         arrival time                         -38.177    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.605ns  (logic 0.752ns (46.865%)  route 0.853ns (53.135%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 43.855 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.141 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.141    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    43.855    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.855    
                         clock uncertainty           -0.035    43.819    
    SLICE_X77Y192        FDRE (Setup_fdre_C_D)        0.049    43.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         43.868    
                         arrival time                         -38.141    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.603ns  (logic 0.750ns (46.799%)  route 0.853ns (53.201%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 43.855 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.139 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.139    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    43.855    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.855    
                         clock uncertainty           -0.035    43.819    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    43.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         43.868    
                         arrival time                         -38.139    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.603ns  (logic 0.750ns (46.799%)  route 0.853ns (53.201%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 43.855 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.028 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.028    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X77Y193        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.139 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.139    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    43.855    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.855    
                         clock uncertainty           -0.035    43.819    
    SLICE_X77Y193        FDRE (Setup_fdre_C_D)        0.049    43.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         43.868    
                         arrival time                         -38.139    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.588ns  (logic 0.735ns (46.296%)  route 0.853ns (53.704%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 43.855 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.124 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.124    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    43.855    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.855    
                         clock uncertainty           -0.035    43.819    
    SLICE_X77Y192        FDRE (Setup_fdre_C_D)        0.049    43.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         43.868    
                         arrival time                         -38.124    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.552ns  (logic 0.699ns (45.050%)  route 0.853ns (54.950%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 43.854 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.088 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.088    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.086    43.854    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    43.854    
                         clock uncertainty           -0.035    43.818    
    SLICE_X77Y191        FDRE (Setup_fdre_C_D)        0.049    43.867    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         43.867    
                         arrival time                         -38.088    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.550ns  (logic 0.697ns (44.979%)  route 0.853ns (55.021%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 43.855 - 40.000 ) 
    Source Clock Delay      (SCD):    4.536ns = ( 36.536 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219    36.536    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.223    36.759 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           0.853    37.612    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.043    37.655 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.655    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    37.922 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.922    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X77Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    37.975 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.975    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X77Y192        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.086 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.086    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.087    43.855    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.855    
                         clock uncertainty           -0.035    43.819    
    SLICE_X77Y192        FDRE (Setup_fdre_C_D)        0.049    43.868    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         43.868    
                         arrival time                         -38.086    
  -------------------------------------------------------------------
                         slack                                  5.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.195ns (37.979%)  route 0.318ns (62.021%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_fdre_C_Q)         0.118     2.226 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           0.318     2.545    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X77Y190        LUT3 (Prop_lut3_I1_O)        0.028     2.573 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.573    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.622 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.622    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.035     2.418    
    SLICE_X77Y190        FDRE (Hold_fdre_C_D)         0.071     2.489    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.206ns (39.126%)  route 0.321ns (60.874%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.091     2.201 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           0.321     2.522    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X77Y191        LUT3 (Prop_lut3_I1_O)        0.066     2.588 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     2.588    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X77Y191        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.637 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.637    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.035     2.418    
    SLICE_X77Y191        FDRE (Hold_fdre_C_D)         0.071     2.489    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.208ns (39.506%)  route 0.319ns (60.494%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.091     2.201 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           0.319     2.520    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X77Y191        LUT3 (Prop_lut3_I2_O)        0.066     2.586 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.586    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X77Y191        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.637 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.637    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.035     2.418    
    SLICE_X77Y191        FDRE (Hold_fdre_C_D)         0.071     2.489    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.177ns (33.120%)  route 0.357ns (66.880%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.357     2.568    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X77Y193        LUT3 (Prop_lut3_I2_O)        0.028     2.596 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.596    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.645 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.645    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.739     2.384    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.384    
                         clock uncertainty            0.035     2.419    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.071     2.490    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.179ns (32.784%)  route 0.367ns (67.216%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.367     2.577    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X77Y193        LUT3 (Prop_lut3_I2_O)        0.028     2.605 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.605    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X77Y193        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.656 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.656    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.739     2.384    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y193        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.384    
                         clock uncertainty            0.035     2.419    
    SLICE_X77Y193        FDRE (Hold_fdre_C_D)         0.071     2.490    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.197ns (35.650%)  route 0.356ns (64.350%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y191        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y191        FDRE (Prop_fdre_C_Q)         0.118     2.226 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           0.356     2.582    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X77Y190        LUT3 (Prop_lut3_I2_O)        0.028     2.610 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     2.610    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X77Y190        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.661 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.661    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y190        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.035     2.418    
    SLICE_X77Y190        FDRE (Hold_fdre_C_D)         0.071     2.489    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.183ns (33.096%)  route 0.370ns (66.904%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.370     2.580    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X77Y194        LUT2 (Prop_lut2_I0_O)        0.028     2.608 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<16>/O
                         net (fo=1, routed)           0.000     2.608    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[16]
    SLICE_X77Y194        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.663 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.663    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.739     2.384    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     2.384    
                         clock uncertainty            0.035     2.419    
    SLICE_X77Y194        FDRE (Hold_fdre_C_D)         0.071     2.490    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.204ns (36.546%)  route 0.354ns (63.454%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.091     2.201 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.354     2.555    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X77Y192        LUT3 (Prop_lut3_I1_O)        0.064     2.619 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.619    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.668 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.668    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.035     2.418    
    SLICE_X77Y192        FDRE (Hold_fdre_C_D)         0.071     2.489    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.177ns (31.543%)  route 0.384ns (68.457%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.384     2.594    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X77Y192        LUT3 (Prop_lut3_I1_O)        0.028     2.622 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     2.622    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.671 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.671    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.035     2.418    
    SLICE_X77Y192        FDRE (Hold_fdre_C_D)         0.071     2.489    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.179ns (31.899%)  route 0.382ns (68.101%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line138/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y194        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y194        FDRE (Prop_fdre_C_Q)         0.100     2.210 f  nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           0.382     2.592    nolabel_line138/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X77Y192        LUT3 (Prop_lut3_I2_O)        0.028     2.620 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     2.620    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X77Y192        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.671 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.671    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.738     2.383    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X77Y192        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.383    
                         clock uncertainty            0.035     2.418    
    SLICE_X77Y192        FDRE (Hold_fdre_C_D)         0.071     2.489    nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.336ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.693%)  route 0.368ns (64.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X64Y163        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.368     0.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X64Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X64Y164        FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.578ns  (logic 0.204ns (35.272%)  route 0.374ns (64.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X75Y154        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.374     0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X74Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X74Y154        FDCE (Setup_fdce_C_D)       -0.057     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.611ns  (logic 0.223ns (36.487%)  route 0.388ns (63.513%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X64Y163        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.388     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X64Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X64Y165        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.827%)  route 0.272ns (57.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y163                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X64Y163        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.272     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X64Y165        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X64Y165        FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X75Y154        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.299     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X74Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X74Y154        FDCE (Setup_fdce_C_D)       -0.061     4.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.646%)  route 0.300ns (57.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X75Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X76Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X76Y154        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.480ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.510ns  (logic 0.223ns (43.689%)  route 0.287ns (56.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y164                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y164        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.287     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X64Y164        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  4.480    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X75Y154        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X74Y154        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X74Y154        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  4.498    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.259ns (5.983%)  route 4.070ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.070     5.681    nolabel_line138/clear
    SLICE_X83Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X83Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[1]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X83Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line138/CNT_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.259ns (6.003%)  route 4.055ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.055     5.666    nolabel_line138/clear
    SLICE_X81Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X81Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[5]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X81Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line138/CNT_CLK_reg[5]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.259ns (6.003%)  route 4.055ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.055     5.666    nolabel_line138/clear
    SLICE_X81Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X81Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[6]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X81Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line138/CNT_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.259ns (6.003%)  route 4.055ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.055     5.666    nolabel_line138/clear
    SLICE_X81Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X81Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[7]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X81Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line138/CNT_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.259ns (6.003%)  route 4.055ns (93.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.055     5.666    nolabel_line138/clear
    SLICE_X81Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X81Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[8]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X81Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line138/CNT_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.259ns (5.983%)  route 4.070ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.070     5.681    nolabel_line138/clear
    SLICE_X82Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X82Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[3]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X82Y195        FDCE (Recov_fdce_C_CLR)     -0.187     5.889    nolabel_line138/CNT_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.259ns (5.983%)  route 4.070ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.070     5.681    nolabel_line138/clear
    SLICE_X82Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X82Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[0]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X82Y195        FDCE (Recov_fdce_C_CLR)     -0.154     5.922    nolabel_line138/CNT_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.259ns (5.983%)  route 4.070ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.070     5.681    nolabel_line138/clear
    SLICE_X82Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X82Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[2]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X82Y195        FDCE (Recov_fdce_C_CLR)     -0.154     5.922    nolabel_line138/CNT_CLK_reg[2]
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_CLK_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.259ns (5.983%)  route 4.070ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         4.070     5.681    nolabel_line138/clear
    SLICE_X82Y195        FDCE                                         f  nolabel_line138/CNT_CLK_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X82Y195        FDCE                                         r  nolabel_line138/CNT_CLK_reg[4]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X82Y195        FDCE (Recov_fdce_C_CLR)     -0.154     5.922    nolabel_line138/CNT_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                          5.922    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 nolabel_line138/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/CNT_LD_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.259ns (6.115%)  route 3.977ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.352     1.352    nolabel_line138/CLK_200M
    SLICE_X2Y188         FDPE                                         r  nolabel_line138/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDPE (Prop_fdpe_C_Q)         0.259     1.611 f  nolabel_line138/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.977     5.588    nolabel_line138/clear
    SLICE_X80Y196        FDCE                                         f  nolabel_line138/CNT_LD_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.098     6.098    nolabel_line138/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line138/CNT_LD_reg/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line138/CNT_LD_reg
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                  0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDCE (Remov_fdce_C_CLR)     -0.069     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.605%)  route 0.140ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.140     0.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X79Y156        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.738     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y156        FDPE (Remov_fdpe_C_PRE)     -0.072     0.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.563%)  route 0.189ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.189     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X78Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.737     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X78Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.008     0.729    
    SLICE_X78Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.563%)  route 0.189ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.543     0.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y156        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.189     0.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X78Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.737     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X78Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.008     0.729    
    SLICE_X78Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            7  Failing Endpoints,  Worst Slack       -0.630ns,  Total Violation       -3.409ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.304ns  (logic 0.236ns (5.483%)  route 4.068ns (94.517%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.236    16.454 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           4.068    20.522    nolabel_line138/CNT_RST
    SLICE_X78Y196        FDCE                                         f  nolabel_line138/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line138/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line138/RX_CNT_reg[0]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X78Y196        FDCE (Recov_fdce_C_CLR)     -0.234    19.892    nolabel_line138/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.892    
                         arrival time                         -20.522    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.085ns  (logic 0.236ns (5.778%)  route 3.849ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.236    16.454 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.849    20.303    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[1]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.292    19.834    nolabel_line138/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.085ns  (logic 0.236ns (5.778%)  route 3.849ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.236    16.454 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.849    20.303    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[2]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.292    19.834    nolabel_line138/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.085ns  (logic 0.236ns (5.778%)  route 3.849ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.236    16.454 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.849    20.303    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[3]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.292    19.834    nolabel_line138/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.085ns  (logic 0.236ns (5.778%)  route 3.849ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.236    16.454 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.849    20.303    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[4]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.292    19.834    nolabel_line138/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.469ns  (required time - arrival time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.085ns  (logic 0.236ns (5.778%)  route 3.849ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.236    16.454 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.849    20.303    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[5]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X79Y197        FDCE (Recov_fdce_C_CLR)     -0.292    19.834    nolabel_line138/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -0.469    

Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[6]_inv/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.085ns  (logic 0.236ns (5.778%)  route 3.849ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.218ns = ( 16.218 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.218    16.218    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.236    16.454 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.849    20.303    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDPE                                         f  nolabel_line138/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDPE                                         r  nolabel_line138/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X79Y197        FDPE (Recov_fdpe_C_PRE)     -0.258    19.868    nolabel_line138/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         19.868    
                         arrival time                         -20.303    
  -------------------------------------------------------------------
                         slack                                 -0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.189ns (5.564%)  route 3.208ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.086     1.086    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.189     1.275 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.208     4.483    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[1]/C
                         clock pessimism              0.000     4.535    
                         clock uncertainty            0.035     4.571    
    SLICE_X79Y197        FDCE (Remov_fdce_C_CLR)     -0.204     4.367    nolabel_line138/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.367    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.189ns (5.564%)  route 3.208ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.086     1.086    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.189     1.275 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.208     4.483    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[2]/C
                         clock pessimism              0.000     4.535    
                         clock uncertainty            0.035     4.571    
    SLICE_X79Y197        FDCE (Remov_fdce_C_CLR)     -0.204     4.367    nolabel_line138/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.367    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.189ns (5.564%)  route 3.208ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.086     1.086    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.189     1.275 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.208     4.483    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[3]/C
                         clock pessimism              0.000     4.535    
                         clock uncertainty            0.035     4.571    
    SLICE_X79Y197        FDCE (Remov_fdce_C_CLR)     -0.204     4.367    nolabel_line138/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.367    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.189ns (5.564%)  route 3.208ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.086     1.086    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.189     1.275 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.208     4.483    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[4]/C
                         clock pessimism              0.000     4.535    
                         clock uncertainty            0.035     4.571    
    SLICE_X79Y197        FDCE (Remov_fdce_C_CLR)     -0.204     4.367    nolabel_line138/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.367    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[5]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.189ns (5.564%)  route 3.208ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.086     1.086    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.189     1.275 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.208     4.483    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDCE                                         f  nolabel_line138/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDCE                                         r  nolabel_line138/RX_CNT_reg[5]/C
                         clock pessimism              0.000     4.535    
                         clock uncertainty            0.035     4.571    
    SLICE_X79Y197        FDCE (Remov_fdce_C_CLR)     -0.204     4.367    nolabel_line138/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.367    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[6]_inv/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.189ns (5.564%)  route 3.208ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        1.086     1.086    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.189     1.275 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           3.208     4.483    nolabel_line138/CNT_RST
    SLICE_X79Y197        FDPE                                         f  nolabel_line138/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.218     4.535    nolabel_line138/GMII_RX_CLK
    SLICE_X79Y197        FDPE                                         r  nolabel_line138/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000     4.535    
                         clock uncertainty            0.035     4.571    
    SLICE_X79Y197        FDPE (Remov_fdpe_C_PRE)     -0.211     4.360    nolabel_line138/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line138/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line138/RX_CNT_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.107ns (4.859%)  route 2.095ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line138/BUFG0/O
                         net (fo=8430, routed)        0.539     0.539    nolabel_line138/CLK_200M
    SLICE_X78Y197        FDPE                                         r  nolabel_line138/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDPE (Prop_fdpe_C_Q)         0.107     0.646 f  nolabel_line138/CNT_RST_reg/Q
                         net (fo=7, routed)           2.095     2.741    nolabel_line138/CNT_RST
    SLICE_X78Y196        FDCE                                         f  nolabel_line138/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.738     2.548    nolabel_line138/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line138/RX_CNT_reg[0]/C
                         clock pessimism              0.000     2.548    
                         clock uncertainty            0.035     2.584    
    SLICE_X78Y196        FDCE (Remov_fdce_C_CLR)     -0.086     2.498    nolabel_line138/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.470ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.501ns (23.305%)  route 1.649ns (76.695%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.764ns = ( 36.764 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.521     6.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X79Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.081    36.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X79Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.504    37.268    
                         clock uncertainty           -0.035    37.232    
    SLICE_X79Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 30.470    

Slack (MET) :             30.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.501ns (25.791%)  route 1.442ns (74.209%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 36.776 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.314     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.093    36.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.597    37.373    
                         clock uncertainty           -0.035    37.337    
    SLICE_X80Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                 30.782    

Slack (MET) :             30.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.501ns (25.791%)  route 1.442ns (74.209%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 36.776 - 33.000 ) 
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.081     3.081    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.227     4.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y159        FDRE (Prop_fdre_C_Q)         0.236     4.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.683     5.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X82Y162        LUT4 (Prop_lut4_I1_O)        0.131     5.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.444     5.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X81Y163        LUT1 (Prop_lut1_I0_O)        0.134     6.029 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.314     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X80Y164        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.600    35.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.093    36.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X80Y164        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.597    37.373    
                         clock uncertainty           -0.035    37.337    
    SLICE_X80Y164        FDCE (Recov_fdce_C_CLR)     -0.212    37.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                 30.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.172%)  route 0.155ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X78Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.301     2.388    
    SLICE_X78Y153        FDCE (Remov_fdce_C_CLR)     -0.050     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.172%)  route 0.155ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X78Y153        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X78Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.301     2.388    
    SLICE_X78Y153        FDPE (Remov_fdpe_C_PRE)     -0.052     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.172%)  route 0.155ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X78Y153        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X78Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.301     2.388    
    SLICE_X78Y153        FDPE (Remov_fdpe_C_PRE)     -0.052     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.172%)  route 0.155ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X78Y153        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X78Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.301     2.388    
    SLICE_X78Y153        FDPE (Remov_fdpe_C_PRE)     -0.052     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.220%)  route 0.135ns (59.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.538     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y154        FDPE (Prop_fdpe_C_Q)         0.091     2.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.135     2.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X81Y154        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.742     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y154        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.301     2.392    
    SLICE_X81Y154        FDPE (Remov_fdpe_C_PRE)     -0.110     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.172%)  route 0.155ns (60.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.155     2.456    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X79Y153        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.738     2.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X79Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.301     2.388    
    SLICE_X79Y153        FDPE (Remov_fdpe_C_PRE)     -0.072     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.250%)  route 0.242ns (70.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X75Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.301     2.389    
    SLICE_X75Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.250%)  route 0.242ns (70.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X75Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.301     2.389    
    SLICE_X75Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.250%)  route 0.242ns (70.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.242     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X75Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.301     2.389    
    SLICE_X75Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.169%)  route 0.255ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.632     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.543     2.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y153        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.255     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X77Y153        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.921     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X77Y153        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.301     2.389    
    SLICE_X77Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line138/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line138/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line138/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line138/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





