arch                        	circuit  	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision                	vpr_build_info                	vpr_compiler                            	vpr_compiled       	hostname           	rundir                                                                                                                                                                  	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
k4_n4_v7_bidir.xml          	styr.blif	common       	1.23                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2670-g0b26ced43-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 10.2.0 on Linux-5.8.5-arch1-1 x86_64	2020-09-08T12:05:34	davidbaines-desktop	/home/dbaines/Documents/research/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run006/k4_n4_v7_bidir.xml/styr.blif/common          	61248      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.03     	1219                 	0.19      	0.00             	5.40419       	-68.5058            	-5.40419            	5.40419                                                      	0.000217579                      	0.000166257          	0.0223325                       	0.0173698           	16            	2070             	47                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.60                     	0.0994811                                	0.0795096                    	1842                       	22                               	1327                       	4511                              	245200                     	28913                    	6.73981            	6.73981                                           	-88.7727 	-6.73981 	0       	0       	-1                          	-1                             	0.04                	0.0115718                           	0.00977908              
k4_n4_v7_longline_bidir.xml 	styr.blif	common       	1.22                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2670-g0b26ced43-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 10.2.0 on Linux-5.8.5-arch1-1 x86_64	2020-09-08T12:05:34	davidbaines-desktop	/home/dbaines/Documents/research/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run006/k4_n4_v7_longline_bidir.xml/styr.blif/common 	61176      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.03     	1271                 	0.22      	0.00             	5.90336       	-76.6383            	-5.90336            	5.90336                                                      	0.000217709                      	0.000166247          	0.0235612                       	0.0182918           	18            	2616             	37                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.44                     	0.0766402                                	0.0615427                    	2437                       	27                               	1697                       	5237                              	423570                     	48479                    	9.25941            	9.25941                                           	-113.19  	-9.25941 	0       	0       	-1                          	-1                             	0.05                	0.0131935                           	0.0110878               
k4_n4_v7_l1_bidir.xml       	styr.blif	common       	1.85                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2670-g0b26ced43-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 10.2.0 on Linux-5.8.5-arch1-1 x86_64	2020-09-08T12:05:34	davidbaines-desktop	/home/dbaines/Documents/research/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run006/k4_n4_v7_l1_bidir.xml/styr.blif/common       	61416      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.03     	1235                 	0.22      	0.00             	6.82024       	-77.4787            	-6.82024            	6.82024                                                      	0.000229449                      	0.000178317          	0.0239951                       	0.018662            	10            	1482             	34                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	1.11                     	0.0775563                                	0.0616187                    	1375                       	27                               	1335                       	4712                              	482365                     	103678                   	8.8584             	8.8584                                            	-107.817 	-8.8584  	0       	0       	-1                          	-1                             	0.07                	0.0130463                           	0.0109667               
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common       	1.42                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	67     	10    	-1          	-1      	success   	v8.0.0-2670-g0b26ced43-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 10.2.0 on Linux-5.8.5-arch1-1 x86_64	2020-09-08T12:05:34	davidbaines-desktop	/home/dbaines/Documents/research/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_bidir/run006/k4_n4_v7_bidir_pass_gate.xml/styr.blif/common	61072      	10                	10                 	253                	263                  	1                 	169                 	87                    	11          	11           	121              	clb                      	auto       	0.03     	1244                 	0.43      	0.00             	5.39221       	-64.0616            	-5.39221            	5.39221                                                      	0.000221899                      	0.000171117          	0.0262523                       	0.0203894           	17            	2190             	29                                    	2.43e+06              	2.01e+06             	-1                               	-1                                  	0.46                     	0.0694995                                	0.0552789                    	2076                       	24                               	1477                       	5068                              	1218069                    	157053                   	20.8637            	20.8637                                           	-235.207 	-20.8637 	0       	0       	-1                          	-1                             	0.11                	0.0120796                           	0.010179                
