<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_clocks.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('tisci__clocks_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">tisci_clocks.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tisci__clocks_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (C) 2017-2024 Texas Instruments Incorporated</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifndef SOC_AM64X_CLOCKS_H</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SOC_AM64X_CLOCKS_H</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;{</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae3ad1bc0cbd85bee7469c0aa3132783f">   60</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ADC0_ADC_CLK 0</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b9fb7b475914bffe96f009daa97c1a5">   61</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebe75cd39bda0a99bf3773d170d324ed">   62</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK 2</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3cabf7bdb84cc35c279f8aa43e7f1d7c">   63</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK 3</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad3dae078e9a231a464b7922bd6ba6e6f">   64</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 4</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa04c47b321783b760cc1b00bcdff88a0">   65</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ADC0_SYS_CLK 5</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8f1942ec7948a4c429e150159b122b09">   66</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ADC0_VBUS_CLK 6</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad47c73af5756b54cb454a979fa0383c9">   68</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb4d19010eca9df67e443ad7c997bad6">   70</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7f78038b6d7033bb5778ae070659ea9d">   72</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga29fedfa269b18c7dad8e1b2bcd1c54a0">   74</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga15cfd202d8debc16c971033e9ad2f5ad">   76</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK 0</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafe1829314e98db5c8f6bf0d2d11a4562">   78</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_M4FSS0_CBASS_0_CLK 0</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4ac53ca4b8a7dc6daff61520589175a8">   80</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK 0</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabe4d5239655e3cd6aa122c64b1c77324">   81</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK 1</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f875fe7d576313ed59c2d5a86a34760">   82</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK 2</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeaac6e1bb48410e071c2be0b9e0b2cb2">   83</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2 3</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga718c67ce71ec223580e979c1ed02a9de">   85</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPPI_CLK_CLK 0</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8b17add2435c194805fbae71543fc935">   86</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK 1</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3112312df5f933cc19c6ca0187fff5ce">   87</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 2</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabeefaf9ecbee6263889033b73336d32d">   88</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 3</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga452019d6751dfea08267c0a201fe527a">   89</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 4</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaa27d1092969784aee79f1f9d2e2d60f">   90</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 5</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaddddd9634e9f022a29e1334637930dee">   91</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf1563dbb9c5d658d2833dbccb3fb733e">   92</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga12ac6d3b02e9eb329de7014f4f433359">   93</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 8</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga60caec67bc5fd15332d994612f5b9570">   94</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 9</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeb8cb56dd94ef07df274987e1735559c">   95</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII1_MR_CLK 10</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadcfc256287dc8c95956979fe64232bfc">   96</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII1_MT_CLK 11</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga80b92c4801d11c38bf9010d905c58a56">   97</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII2_MR_CLK 12</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab0d8a281b65fcdfc9f27bacbb2bd4877">   98</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII2_MT_CLK 13</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab7c4813a84163230809c2144001a6e52">   99</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_GMII_RFT_CLK 14</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga816b156bf6621d95d4e17b0e16e6f6d7">  100</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII1_RXC_I 15</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafaf2ea92f182d9b672f880c4f2ba1986">  101</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII1_TXC_I 16</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaca495dffc75f091a810522203760410">  102</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII2_RXC_I 17</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa2440da74d128f0870763c86d01ca94f">  103</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII2_TXC_I 18</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae5de6f7877a240025296e171f80ccad7">  104</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK 19</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f3509813d9ffbccf969e39ca9475952">  105</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK 20</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga392af1bba3d9145b032a6d45a02017a3">  106</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK 21</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae436ba54277f23db56135456efd15c47">  107</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RMII_MHZ_50_CLK 22</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac5e5f502b1c3833c5c20ae0d240d6893">  108</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_GENF0 23</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8584d68d07955df0440023d0eccf85c1">  109</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_CPTS_GENF1 24</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae9b7e35dac2877e4160e833687de5d88">  110</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII1_TXC_O 25</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0a0e49273c2f1f10470f94ab439f65a2">  111</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPSW0_RGMII2_TXC_O 26</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7101f62879245cad81f91d1564085f6f">  113</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadd98d33fd65a38f40fb8ea8406b5fe9e">  115</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_STM0_ATB_CLK 0</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab68839bfed26170c5b62194730cfc228">  116</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_STM0_CORE_CLK 1</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6fb125347b73563a4e4622f506af8fcd">  117</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_STM0_VBUSP_CLK 2</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac3ddbca1fcd5dd81e1e220ebce00c52c">  119</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga53e2a51e72dd86e37777f137cabff3e4">  120</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5c56e2f32b607fc96f36d2a26c424e4d">  121</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8240b9267a31490ea61b5826383eee54">  122</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5de4505602fa66747bce520c4a6957dc">  123</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac97fc0dd801532bdc43594f58573eb39">  124</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae2fcfe332b5df13e522d22dae994b269">  125</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7fdfc5533baf5515ae3579afc2c516e3">  126</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6e9c6fab2a3da54def85d8be16f6f609">  127</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc6f2b30d7acb9b68a7e02f986bc2284">  128</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab639920b7917dd4a76e709f2b8987286">  129</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7">  130</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44052039033ff8953a1b16eb5f588aac">  131</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC0_VBUS_CLK 12</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0db045b4161ce6c558a708827bc0adbe">  133</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8c29b9d27488d9d4fa530bf6979251dc">  134</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4c997f131810698cb6a4c7b6707857a8">  135</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab7744d1d69b2431a8d11c7feb9cc3143">  136</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga096c1e4d8da0fc2cec2c3ac32d24c070">  137</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa883551d38ae24dabaae4f83ed14b6a1">  138</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2077c462949ce91c5acbd04ac3e3c8a5">  139</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae465713c0eacee49bcc2b1fb8d129446">  140</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2509f86cc5d57d1b2097561b3c68b134">  141</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae044e74f4d171752351a15ae83140521">  142</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga75e20996c4e0017b3792b331cf9f24db">  143</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga69caa47940f7ad189971751b83802e96">  144</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga394bbf87cca44b9a4d267e62fe9cca0a">  145</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC1_VBUS_CLK 12</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd232a972772ba0546646ca089aab9ed">  147</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f0e36f60ec89ed35576d7dbd26424c3">  148</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3b7b1ed9de16cee22f91a2b31f59041b">  149</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga15652361c342ef043bf04ad8d0ef7370">  150</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad2fd766411a18ade728e6a2ece4995de">  151</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaecb4bfb2988c0b055680b0a319a01c1c">  152</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad17f0c0fb7ff858a2f98babead02a909">  153</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1ee9b6f1cfc1898cf37635861e32a70f">  154</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa8d6590209d7c8780947faed14b1b4c9">  155</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad4eca951fc5ec168dbce5fad927a89dd">  156</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacf676fc05b851de8bdf1e8810876de7a">  157</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga602ad99bf9db20a9b2c68cf2942b53db">  158</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacedc274729acd8c80b5d14cc80b5e755">  159</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC2_VBUS_CLK 12</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafbf45e8e8d6741ab8e6d43579196e809">  161</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1d710b79dd287dc1cb9ed0246f3ada85">  162</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2579e2560e4d580c5e3ba90c883869c0">  163</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9bdcd53690b40adc3c915cd76a1c975a">  164</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9991c75bee60c1d13f860e8c8b56e22a">  165</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga248887fcc23ef9c887813ea8e0f48f3f">  166</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad2158aa30322ae4f5cabcfe2da2db504">  167</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaac433b6f9a6860853cab826f4ca327a6">  168</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaebba72f96f3ee1d3cc357a8ce9dac9e">  169</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga17b4c1d120bc540dc1315313f87c933b">  170</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa9cf86ed1243cf59464a74d8257d84fd">  171</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad97f6cddcffb79ba346ac25c703e0c9f">  172</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga457f1a8fb544d8221ccae973e7f45e31">  173</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC3_VBUS_CLK 12</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3779f1353fcb961d0c6094709ed60c29">  175</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0e23a1a7c26723e0742c7130106d1bc1">  176</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 1</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaca1f9dc6782c5049fef55c9dbe2a6a5b">  177</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 2</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab4ae6473fe8662a28a81ff47d0655d5f">  178</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK 3</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga724da00cada77dc28282bb38c8e0f992">  179</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC2_CLK 4</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf29433a3e81d9ad99533392fad2328ac">  180</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK 5</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1f28209bf19203877383483327f5da89">  181</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK 6</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8507fde51255f5633764b4da12f7078a">  182</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK 7</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3ddc75e2a1a693910fedb106d2ae4c1b">  183</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK 8</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga707a8aa7d33f5dbbb379971f2f9f2981">  184</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK 9</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaea81b6bfa1bbcded50c6828e1073cf36">  185</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT00_CLK 10</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7da71c9103899405afddaeed57cd9bb5">  186</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT01_CLK 11</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ac1397f8d612d013ad8b7615fc35c55">  187</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT02_CLK 12</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad3799b8c540a9a1e306319baed2661b8">  188</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_DCC_INPUT10_CLK 13</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3b76dec04641505142d0343ee11af999">  189</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC4_VBUS_CLK 14</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4a9d0799ee640844a2a57ab9173a6aec">  191</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5b3374fab95073e902021b34dc86a2e5">  192</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga014cd1a57e970e24fe045328c5a44da5">  193</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga77c7271f436f958504eeaac11cae9f4a">  194</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8bf89cbd17c15ed1eb7a2029f402d62b">  195</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa200791cc764a4d3564fc19163cee96e">  196</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2113bea3febd359b5e5c82369180a603">  197</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaed2fa9983813f676beba5b4fcf28f2e9">  198</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44ed7d30db5ff4c565ddf862ddf994eb">  199</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a5702c8c6e67c4e7fd85bbf7711da00">  200</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f4b947573e509d4f6d7185614c820db">  201</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30726b5f8c5ff97caf84977371b91c09">  202</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga61ff5ec79bfe8eed6cce84064a233334">  203</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DCC5_VBUS_CLK 12</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1a50a85a71b896de4e5ed32e9de332e2">  205</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK 0</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga74238fec42bdb0ff2002376b82f1b084">  206</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK 1</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa11fff763a1e07eb3d528945e6a14153">  207</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK 2</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9f3f09331bc37a726457c554c63a39c">  208</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK 3</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gade0a9978cb64d62318cb53100fac1661">  209</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK 4</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga05a5c4d1169fd11bc802742740e79eec">  210</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK 5</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40143f3cf993664a32b02161c649fd32">  211</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK 6</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga49b834bb2f1ca68af93d9de13cf427fe">  212</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK 7</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4f5a93b2ac1a289e5f512842652c2a4b">  213</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK 8</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacff868d93ca8eb2ccf6247822987c8f9">  214</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK 9</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f5f08b00950460f5d66561ec800646c">  215</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK 10</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga225fcc87c90ebb00d127006211076e78">  216</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK 11</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac13c64d959d58fc20c35ff85a01611c9">  217</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_DCC0_VBUS_CLK 12</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga32a34ebc355f4706f36885a85026b049">  219</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK 0</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga47fb085ff85161977d3c222240158736">  220</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK 1</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga70bcc27b97a2b1f7ed3467b02c67dd59">  221</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK 2</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaac3945bb1a90356e542773e2191851e5">  222</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK 3</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad6ace3f51814fc5ca92f7f82fbe034de">  224</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_BCDMA_0_CLK 0</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8ebb5bdf9549b1ba12ab11a7c3672f78">  226</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_CBASS_0_CLK 0</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4de8e9880d8e2e05102a21d0e6b7f816">  228</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_INTAGGR_0_CLK 0</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2f210b34f1bdb83721f98b4a73b32d71">  230</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_IPCSS_0_CLK 0</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga776b4afb87dd38deff24c8e410abab40">  232</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_PKTDMA_0_CLK 0</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0be1ebda8a85f466ce0ec9cd7a732e56">  234</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DMASS0_RINGACC_0_CLK 0</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2182e09edd0b95a3aade4e3b048a03cf">  236</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad4ffb40bf0a2c705dd9fec4219c91f48">  237</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga878295d8d709ff7950b57c9ab3f88c73">  238</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad819466580b9b59b63702b98f1aee7bd">  239</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga951b487a54acd9b8848ac3b65c834ba3">  240</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga75f47060b250818703512ca3d0a3a41f">  241</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9dbe19356addf9eba384ce26eff12d6e">  242</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga35c2c52d496718ea9b1d1525b9e1ce0f">  243</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a19a909c4fe91c0dd39833a7fe41be1">  244</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacc01d9cc8fb73b767d8bce75a06485f8">  245</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7e97598728e82de68a047ead6a417aae">  246</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaab5b243e048198c4b8a9403027683c79">  247</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf409a2dcb3510d6e25cb4d9b46b96e43">  248</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9de2d1b03e7246989497dc1bf8b5d2e2">  249</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae05a5b3c92bcae8aba0913a6fb8df02a">  250</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9e277b9fd757c85fc796af4196dc0891">  251</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac0c84ecd86ea6c0c46e9b153a81a80b6">  252</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabbdbf66eea60564658db6c9268aef604">  253</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga01b44bb1064a0131e54e2ea9a8aac056">  254</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER0_TIMER_PWM 18</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8e737ab725dc9d5206446a691e425e9f">  256</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6b2269acd21eb6b85e844aa24737c6db">  257</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga96d5d5078563914758764ef73cf9d0d5">  258</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga25c8ff01d0adc8becf71675ea257f42f">  259</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadb09a6c9ca814a4d1f8261459ba0ea5d">  260</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9c318bf2a3aa5b64dec34ec91b84ed7a">  261</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5b2195a8f8214e224f60c79bc6083009">  262</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5af1d30837182ebe5c495369d6852300">  263</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga92ab44b80ff496d63b71f20f2e1ab71b">  264</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga46446f66bcafdf5f9a10a284ec25fc88">  265</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga79abdce282faf12715de3c7ec3901f9b">  266</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab605fd0cbf71406dd8425c3008f2edeb">  267</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga56b4dab326b112823d05e438d488ec97">  268</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9cb438fe6ff815f0758ee10814b9d27c">  269</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga723e1bf73dff1e4e078f7d00491295a3">  270</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga82f58206d9d400343c58bac4b9e132aa">  271</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga448e56cf2bfc2628236f30e14aa11f92">  272</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9c79c42e00cd8f621c2d64553bab7291">  273</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabfade20dc10e448fce4cdf354b13c4cd">  274</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER1_TIMER_PWM 18</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf78bb805dc7bc26c473bb1a761b22009">  276</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga813c50ad0eec019aee98f8438396f318">  277</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga212f0371365c7711119ab7076d750a79">  278</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ccb66082fd1cef11359f1d1094a932e">  279</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3e7b203a760ecaa5414f05d9548b733b">  280</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad68e693ad5d0baa73ec96405ce00c1f8">  281</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3e3e60070f6cd9f5276ed4afc7150e24">  282</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8a436f75e2b142bbce03bbacca9a423a">  283</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga974a73b868d1971e80e36622a6c0425f">  284</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0bb1bb7030e7fa14ff257def7bac0cef">  285</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc5b93963c768edff808f7aeb483518b">  286</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga04a314ac4399756d6fdd201f176ad5ad">  287</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebfe378e2ccffb2820f891730d8b38d0">  288</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga11e43f77be5a0d5b1720149b933e2030">  289</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7da60805f70124de8f122e3a1426a9c9">  290</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae598b05b6b96d318123f081954fdc1a1">  291</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf5c5b15d8c9f186df7d3e2d3ba87daa0">  292</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga52d4e0ee364cebbf8ddbdab2528165ef">  293</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5ddd153b185962ae08dec0e3df8557d8">  294</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER10_TIMER_PWM 18</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4ef8ba6305a27a4f694de73c5d48b3c2">  296</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga613c4cdeeb66043c98f703db498832e3">  297</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1a8fb572fb7ae7b20f0f9b7e179e3f19">  298</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga38513f5268829c49bc711f51d42e0afa">  299</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga07522acf8eb06b394c1cf7ca34f1a40e">  300</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga644f1c825357e424977a366826e41a66">  301</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9c8b5da8e9b220d0699dbd4fa45e141">  302</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3734162cf9891eaf5c8c6fc13783debc">  303</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad37dffd0c8b636d75dc532103608d2d7">  304</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga11a1ea13573e9a49dd828a530a548ffc">  305</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad1bc19a50fefe0f083fe48208b467452">  306</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabb1ba29132687bc5c74ac9366b049b04">  307</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga115a720d91ad836858dd163caaebedb8">  308</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga742a5113ef8e882edfe7882bc8828f90">  309</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5e7f0d7845add66991b27981b616ca6d">  310</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga32ef8b4be8cf298b8dedc52fb044789e">  311</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6d257450b2f3caf1280adb37b05d77c4">  312</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7eb366541f5963c4d23d91c25ac2fd08">  313</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0b92a2c572b818d83b5fd76d1218d889">  314</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER11_TIMER_PWM 18</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac4e620a3a422b9308eb10dcb74a38256">  316</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd6aea8ab2c109bfd763175b0d505413">  317</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga597c5b8d6090f1b8ea280dc51ba85f71">  318</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga01e9227e5a5df9e440cb87f83a8a1736">  319</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga601d7c81bd7ce6933b802a648d62c7c2">  320</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2301efcbd42f8df702a089ce175510d7">  321</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga985ec24ce163ccac78d15cf222b6a7ff">  322</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga066af677976712bbf89b47b500bfecab">  323</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga88b1cbe332a9f5f564c09f0119c5e39b">  324</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b17f87f1da7f1691ac07897f12e0b48">  325</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga338f586ce2fc855e1bb5556187ab93e6">  326</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1995891d4f33f130b768eab0872c4710">  327</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f3a19aa4c35de9bd02824350032bb3a">  328</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga31d0855411192b0a5f3495de958d0609">  329</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafd0cc07de26e697e7af69e8999bf447a">  330</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5601cd82cfe77d1094a4651f54788ce7">  331</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga06a3bb424ba4b8eb55097054fdd7d7db">  332</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab50a617a8bc4dfed0a67db76f2ca2097">  333</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafb4a565a99bdbe20a303847ef4325845">  334</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER2_TIMER_PWM 18</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga77c6d236af01073283d494ef18f08331">  336</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga23a2b4c95ad53825ae39b5b3fc68b1bb">  337</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga065bb525689f945de5d6772a7686ab5d">  338</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga315b2d82a8401fea39a2558ba705efe7">  339</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8b46ba0a262b862d3d68cabc44aa894e">  340</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadc852cd8dc00026daa94f6fce4a0774c">  341</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa052e8a86789bc6b4e4d6656f0c8298c">  342</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga14e28b947bb596aa269165910c6f91ee">  343</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad21f6b6e0cc2c6972295ede4501c1239">  344</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabc3591b48112d39eb315bc894cc15840">  345</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8ecd13b6eebe26f8ceaaf10226317a9b">  346</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac3229e94f5434e042d279474d0d500b3">  347</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9acd053f9f7b7ebeb51061082596c86e">  348</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga37fcf8848d4667a088648cc3edc26efb">  349</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga12bddfa328aceb1eaab0470cac5d7702">  350</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac4133348ae1745f0f586cf4ef8da903e">  351</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae52f6ce94c8143538184d8af027e3421">  352</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3cfa9248608a7b0f5acf833303b81c6a">  353</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaefd289b2a45fccbc36fa484bdb7661f">  354</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER3_TIMER_PWM 18</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ec8dfedd4a222b4d77ebada7764be11">  356</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga425ee54249f3a3d129559906c2a8ba43">  357</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga73a48b0df1cd186859bc25577fc30d1c">  358</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga998564ab65f246ded4ec322a89b53a06">  359</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa8d326eefca8197c1c5e5dee8c069b9d">  360</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0dfd58c8641b027b467d5e5b4a52017e">  361</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae9174f56268721e30eab6d7735a3761e">  362</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafdae0d12c2815397ba19159633b94dda">  363</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaec473b1a3b8ab317886c65c034a01f27">  364</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga60ce0833f364ce7debf7e11e2c87b844">  365</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40719846d6c615fe1bc52b4286ac4b51">  366</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4f05f4ab1a6b8691a8373c5084755bfc">  367</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga84660ab0b358590fba80ca309a6ef81a">  368</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaefa1780b71d12f6c2676775c89c6f979">  369</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5e641ceb721759af528fe75d7a9e0d90">  370</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab74063c3e8ff38fc7f77cafba9b88009">  371</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab90e4195e1f84029f7f74c0bd95822bb">  372</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf9ac42263ce89440305d039fdac567ba">  373</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9353fb7bba842dca231100115b585fd">  374</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER4_TIMER_PWM 18</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga73e008dac4a6bfe2a97850befde729ff">  376</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd040e15f5c8d44e7f903c53b8cde152">  377</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7a7359d1dbc6352117c014e53e02f065">  378</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf86db2df438212e031d692a7c77fa044">  379</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga17bc898db845acf3a8123b02d44cc0fc">  380</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga237e30c3a4a27891f0223b3483dcc047">  381</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gade2c7bf088336507d6556cfc260737df">  382</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6c90f9132110177b4395966bf87b3060">  383</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab99e1b26d46ab3d7b5671494921b8f44">  384</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2896c8a5a1a3b93401c3ecc4c063bedd">  385</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab0366ac7a97c8974698d075791b34154">  386</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga67fb76caa3ddcb23fcf0d6986e94cad5">  387</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5313ed25f8d2bca49e60918c08a87f1c">  388</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga492427e00afbd295004fb2e44b816e71">  389</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8b10eff00878173c6596a897f4bb616a">  390</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1d5de18248fedef090a8f61a4359d8b6">  391</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0777d2dc7498568179de3e3d78c88ea9">  392</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga496fbe304e946da1c4379ddd1e1513e1">  393</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga65b4d6b1e338594a7a366e7a3aababc6">  394</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER5_TIMER_PWM 18</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga51fab3c531aa15347c8212372d0ebe94">  396</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae418f60737eb09600f8070236a09e518">  397</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5dffac690c523e2924064933d0df9861">  398</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7c12c189d71409c425a54cf067925a34">  399</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac0819eff37b1131a4119f644e38245dc">  400</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa2b8b13923474f7be78c952de893ebac">  401</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga752080bfca6532ceb4a6c795b8b70604">  402</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0fd3b216960949a17c0278a3e976a4a9">  403</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga114eb3447e0497df27c831a854a8a22c">  404</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc612d48017d644d261439dfae0d0b65">  405</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf419ca3b4ade90f72bb896e9dc99a1cb">  406</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga89003d5b3e7f56e0030cbe7e0d4b2d11">  407</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebe7ddb04cc96e20b98a3dd8400367e8">  408</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga660f37882046899036f7ee521593f70e">  409</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga59dbd3ff1855e1137ce95d1d1432ba77">  410</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga003edaef77561d9e029beac74e61b422">  411</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2373eeb5e8541ca973b4d5a065b3857b">  412</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a2f330b14937f70b8f86d9d2a20fd8d">  413</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e771cdc43f6fb115ff148fd67cf6143">  414</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER6_TIMER_PWM 18</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3ad930bf3d192178e6a57549dcc46fda">  416</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga56e9329588a021d6e35c1b97346feb73">  417</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7171cc4a22ddc548b60318e196a84046">  418</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga395d7875c85f18d16f369de18187cf4e">  419</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga682d172e4decc4c4a5da31673cc2d173">  420</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad4b7a2c34665d1e125460eb0df25e2c5">  421</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga04457cb076c9fec3329d81a67f972441">  422</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadcc60b9513fb366070212270a380e4c8">  423</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab66c66bb7a9b30a0af8ebfd8f138fa40">  424</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaedb158bd0d075891d018f9c750df408e">  425</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga59adca775ba5c1b463f802baad55c00f">  426</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga878bf924a23d74fee76d078ed8310792">  427</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab1c533f0a9abfcff55884738476cbae5">  428</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga33f2507f6bfcea0de563cdca8fdca31e">  429</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8dbf1fbbbaa5a2706014ec65e9b60f74">  430</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabdf189896410d422c632268048793e7a">  431</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga41ba1b31bb80085c68b14b67a1f6af0c">  432</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa09e336ccc06fe28b77476c4f9ab3127">  433</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5165cb832ecaccefedb98bc520b3feed">  434</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER7_TIMER_PWM 18</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga767f3412eae5d6a0f91086a07a27dc9b">  436</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30ba634cfc17eaf9e8efe01cc19c9b6e">  437</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga928b9af3ded21baa379bbeb63f1289c5">  438</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6e49f1b05312982b9b2bf18aa93b3a2c">  439</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadedd72a51337d0dc9565155351be948d">  440</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab67a291b09c933e522d8d6a0a699d367">  441</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga874be240a4687db8bf31910e353ae9d7">  442</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga885366a1184e685908507328691df1fa">  443</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0180ee4fe355e2f9f18d0dd583c51b6a">  444</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga434f8de516bcde446bea105c2807dfad">  445</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafdb6175457c142b11a9ff3418057963d">  446</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8360578e8abdb8eae374d90c5a4afd4f">  447</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7c2537b8f6aba064d095370e74eeda36">  448</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad74c85840d39a04b5a2ea71eaf810907">  449</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaca24d92cca16d84b02faa81122cf5573">  450</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab728c7d2079ede8bb6a4ea52ac83e08f">  451</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0fa65bf1bcd7eb12a34f7a86a65dbb20">  452</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga83b07e0847eb76760b1d91086d3189e4">  453</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga37715199ac2474a62afaa85d154faec0">  454</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER8_TIMER_PWM 18</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0625d935bb60b2bda4aab3efdd15419f">  456</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaace484e6ee726bc8b6378dc0a46e4cce">  457</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30b3e256f236e26d2af1837f2dc7dd60">  458</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30cec63576654bd8648f13a7fdfd73df">  459</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 3</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaea0518f2b9842e61df2f44aecf683ff8">  460</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 4</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab80c74570d2c49be2662729d55dbef31">  461</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 5</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga985573b65cc8ed4556a52577daf38a4d">  462</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 6</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac63e74a18993dd728793475d32ce28e7">  463</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 7</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5c336c52dd0e5fa4926a97f94ae260a8">  464</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 8</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga140b09a3c19029dd800f9cc3a6e3e5e5">  465</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4 9</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga39e566fcabc6771f8c530ded89b9229e">  466</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK 10</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga02947ec80f41ce85789c71ebf5f2b403">  467</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 11</span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5bfff0c50a52e0fa38d25ec287b57c55">  468</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 12</span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga389dea64a8f9e5314be5cc58d0f19f8c">  469</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 13</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf993bc26bdbeed76a8ec3bdfe0ea94dd">  470</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 14</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5cbe16730837ff2415539f890b0acc90">  471</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 15</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab8d8eae3120de9381ce597da4b5edb31">  472</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 16</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga53149fa86adad7fd2bb4342631faecb2">  473</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK 17</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9c2d46f8e68fc44a90d8443f63e28426">  474</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMER9_TIMER_PWM 18</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga48c371ec1dfec572dad9f2cf4b53f12b">  476</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f5b379ecba1780ad8428dfbd447dd6c">  477</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga05bca1f368994b059d6858d7d44a56dd">  478</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7062f5f3626fefc5d16041e28c2ac2ea">  479</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga48acf012fc52e8bed349d691bccfb60e">  480</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4e6752ac423d6c10d75e545c8810f669">  481</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga079c9e2bde83c07fa325db648bd08c25">  482</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf50d94421450330795b35d77e0fbcae5">  483</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 7</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1006fafe28aac3c7fee8903c54e84c8e">  484</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga215f98b64eaa4983fde1b2f1423328eb">  485</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 9</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6499989fcc8b70b341b97c8cfecbf021">  486</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER0_TIMER_PWM 10</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2c95ad88a909a02b3fa869033a794214">  488</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga972800a71cc85fa2dd978986fb5797a4">  489</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8e6855e0b7eb91a61195ab8c95948f79">  490</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafbc6ae598b4068a5ff85976cca3380dd">  491</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b3ba9464cd3ee335628f3edd4f2fa45">  492</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga96e9e4d0a8a221dd4250bfc87d370c17">  493</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3d88e0e7ae056782a10d81ce768a60a0">  494</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8fd91e2d5d4bbe8d39ee487230baf70a">  495</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 7</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30c4a6e8aa847f3bf9142daaccb7f0e9">  496</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab556fe07769caaf005257a1355fe8ddd">  497</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 9</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gade969527b16b8459a2cbe829a24b95e8">  498</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER1_TIMER_PWM 10</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga094ded942fad1ea7e612f76d25bd3852">  500</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga20a76fc8ddec6031ad5b755037ff8442">  501</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga13d4e2952c21be2862a96663275a3482">  502</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa3cc2a246ab518346df98b3dbe613291">  503</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a3fb145590e8f3df9493116754a687d">  504</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga367a9982bc364f9ac9fdcbab687b4c4b">  505</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae3ce7a9558e1d1dabfe2e40ac58022ca">  506</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaded890f27f93c7c7174562728f8b665b">  507</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 7</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaea7384132b1915165501b976e8433f2e">  508</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga565286bd368e86c483177c85ec601338">  509</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 9</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd092d580af839a967c2a632f44b11fa">  510</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER2_TIMER_PWM 10</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160; </div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga76dd53571ad710eb06a93edb2d84d40b">  512</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK 0</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga36120c94c30a41b1981201c827f54367">  513</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK 1</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga15bfc2b27c222d71ce6de6ac1ba05d15">  514</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc8e29406216ba607e5050c38ed520eb">  515</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4 3</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7852aad304386eacaffbc6abdb7d50d6">  516</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 4</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7d8cf81f1e55ae146be06908130cae03">  517</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK 5</span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1437e893ce41c6af47901519bd4110c9">  518</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga60e80e9de24a8b5a9e230ccf348e4ded">  519</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 7</span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa2f426b8de0cd844d3e414238f89e2d0">  520</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 8</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga80b417ffcb0a4e1b326db4e84c0c67e5">  521</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 9</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaba844b1fb571aae9c0232040d65e7cdd">  522</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_TIMER3_TIMER_PWM 10</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e963d48a7b44041627fdafce83028e3">  524</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ECAP0_VBUS_CLK 0</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad777f104156ff2c9e34267ac8d62363a">  526</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ECAP1_VBUS_CLK 0</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160; </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5f155ff971fa60a2ee7b6ce85171897f">  528</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ECAP2_VBUS_CLK 0</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160; </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3021d13a781eb373fd13e695706ce553">  530</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ELM0_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadfff53283f837e3e5631ce66e97d4259">  532</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK 0</span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa84b7fe69d27f22f6ed1bffdfda583ea">  533</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK 1</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2efa06d6e1ce924c43d6fa70a69f2128">  534</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 2</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd91c3345f4a065515dc01041be46f3c">  535</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 3</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga947159946ced917145ec53f2f2384448">  537</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I 0</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab368347875cd9c820b23861d220b1e71">  538</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT 1</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga15c23cc678e5465a5e918792edfcaeb6">  539</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O 2</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga389a08cb2bea7d76c181342833398106">  540</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK 3</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga33340032465078f69af54a08d7570b91">  541</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK 4</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b98017ac1cfe7da0b3a3181860b94c7">  542</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK 5</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga769d873dc5ba6996ace68973f5b8ffeb">  543</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 6</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacbaaa317d381f8bac631667edae9b4af">  544</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O 7</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacddb647dfcdc751021f1f9f1c0e29169">  546</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EQEP0_VBUS_CLK 0</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7a194515e0adff9009e90db367f8697c">  548</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EQEP1_VBUS_CLK 0</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga404420247ca93f9fe223b4e1ed3eb22f">  550</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EQEP2_VBUS_CLK 0</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6c1a534d2f359b8133f0955db872c096">  552</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_ESM0_CLK 0</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabb6aee84ad16842b09a3bdab2cb8ce57">  554</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_ESM0_CLK 0</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160; </div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga92d5a7997edf3efe9054a6ada5bba0dd">  556</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX0_FSI_RX_CK 0</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4bae7a6c122175e8a5376482b4ddb40c">  557</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX0_FSI_RX_LPBK_CK 1</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac4353e3d0d18c56c9e38a71bb61a40b9">  558</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX0_FSI_RX_VBUS_CLK 2</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b09128f76c72ab72f97b09564695448">  560</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX1_FSI_RX_CK 0</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad1e6a40e6a161f9bed7fb2598705d665">  561</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX1_FSI_RX_LPBK_CK 1</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa017f9e8232d58c138d4d32c6f4e99d4">  562</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX1_FSI_RX_VBUS_CLK 2</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gada6c6f1f7ed781a362e024f765e47331">  564</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX2_FSI_RX_CK 0</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga93798a7c4e7b5830c928f3a909491d81">  565</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX2_FSI_RX_LPBK_CK 1</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30d42528e3bd93225d4606c9982c54ea">  566</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX2_FSI_RX_VBUS_CLK 2</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4529ffbf98a98e8538ef9e5a5f5c7e66">  568</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX3_FSI_RX_CK 0</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga407db4bef6f1107709e2c4c43d13aace">  569</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX3_FSI_RX_LPBK_CK 1</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa246ead6eca800fc01d1291b8efb59cb">  570</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX3_FSI_RX_VBUS_CLK 2</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga25ccd5281ac1493c3b42c6146781ba57">  572</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX4_FSI_RX_CK 0</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga320481d55c6d57be50de17626bffbe62">  573</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX4_FSI_RX_LPBK_CK 1</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga019d82c5c60f248c662b4d7f66932530">  574</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX4_FSI_RX_VBUS_CLK 2</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga87140045f767c43620f3108c6583d21b">  576</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX5_FSI_RX_CK 0</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9c88a5bcee1d7a035f5b49acb60ace40">  577</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX5_FSI_RX_LPBK_CK 1</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b768361328e4db2f45b05c1c75816ad">  578</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSIRX5_FSI_RX_VBUS_CLK 2</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac5121825da51100368ccfaa35978e286">  580</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSITX0_FSI_TX_PLL_CLK 0</span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5f029b73be41ce29b0e3ab387cb9b9b5">  581</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSITX0_FSI_TX_VBUS_CLK 1</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab746f545dbbdf18d81c95e9cde43d1fc">  582</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSITX0_FSI_TX_CK 2</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf5f577bc915788b8b953a131d9bec811">  584</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSITX1_FSI_TX_PLL_CLK 0</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7e630ebd5ff9cf234b4779f439d9ebec">  585</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSITX1_FSI_TX_VBUS_CLK 1</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf02431d619ffee59b4701e5d7e430448">  586</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSITX1_FSI_TX_CK 2</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae13f5a7f53ba68f57e95477f0bfbbe95">  588</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_FSAS_0_GCLK 0</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160; </div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9a153dffe04e0809800bd7372304374">  590</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK 0</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaccc6919fc163dcc0b4fda83500850943">  591</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK 1</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0be40b5e292d7be49e3869789d5f3e34">  592</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK 2</span></div>
<div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5013826e7da6a6e2f89f2752e699daad">  593</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT 3</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3425f7d2f413f4646f00b9c7441d0271">  594</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT 4</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2964f2cdac17e01745667731b43da83c">  595</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK 5</span></div>
<div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab5540e03ab173a9e978889572222b23f">  596</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK 6</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44a756d11ff55e19018fca758edc35a0">  597</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 7</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacdb8a9ec78fcdde7616677585d4209f4">  598</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK 8</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3946d38768b915aa4d310dbe99d428a4">  599</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK 9</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac74fc4c0692aab2a1a9a5ba78072681b">  601</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GICSS0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160; </div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad91a72d443c5e2d25e5085f11e1be315">  603</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPIO0_MMR_CLK 0</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8ccd45a440b19d9b3a9d50d6a0412cf2">  605</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPIO1_MMR_CLK 0</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160; </div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeaf1be9657e468118c1e06c1b999c08c">  607</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_GPIO0_MMR_CLK 0</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e314172177878f2167ba450d0feba84">  609</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_FUNC_CLK 0</span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaba6a30f0f1f197c29f2d31419766e95b">  610</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 1</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga25a8bdeaaa220497b93afad1007de50e">  611</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 2</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga89a01bb5da703fec502b134506d04bf9">  612</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK 3</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga37825c8cb4c5160fc7dad09752aca0fc">  613</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_VBUSM_CLK 4</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad482b6e5722fbe1f35c65b4de825a01f">  614</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK 5</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga13a267f40018093327b06949d60669b0">  616</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK 0</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae5a598b440e721d52773bf68414cf9ff">  617</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 1</span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf365c2301f2fbf48283b4ed9daf84865">  618</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 2</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa13da738565e8e9461c499cdcba518b8">  619</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 3</span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9d8129328867d433ad5df38dee946184">  620</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 4</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac5b0dec78e457e66bd9489d2d6296a7f">  621</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3dda54c0222831089f7851d0dfd01917">  622</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 6</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac2ffeeb094a8040a8707230863dbb3bc">  623</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 7</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad3c4582fa4178bfb14ce6ebdb1054465">  624</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 8</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae1cdf0217c5bb0f49dd34a2c9f8b28c1">  625</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_GTC0_VBUSP_CLK 9</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab3ae38dc7470ded73bd5e2fa76d206f7">  627</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_CORE_CLK 0</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5cc368f3c687d4bf69782dee507ce61c">  628</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 1</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1f6130f48615d610906bd9b828feb671">  629</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK 2</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9210d8217bdf4295e8794baaaca7dca6">  630</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK 3</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f61efe059ff756ee25995fc78e05b29">  631</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 4</span></div>
<div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7458efecb11771d8a110fa08f7c460c6">  632</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 5</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7e0228cda5abc07d2329a12f2b754083">  633</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 6</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad40d080ee911df440cb5dc470de696b9">  634</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 7</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8c2d9b88218c1180512b7587cea99e2e">  635</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga08ebf2d12e9183dd05241cb4f8708363">  636</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9</span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3d52a69ff39696f8f8c297589af795fa">  637</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 10</span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga83dca14937c159b2ca1d88b736acc976">  638</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 11</span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb2d9e785cd81d0554b0a66b0583412b">  639</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I 12</span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga98ed328bca64012d1c9fbbc3030b7a51">  640</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I 13</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaafddaf944d6c9c50ba8d7d16b470aadb">  641</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I 14</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9761a03cdd22c70b554e4e521c6860a0">  642</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I 15</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2d0e4802425bbcf89868e3eb3ed6f8a9">  643</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK 16</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacf4eca75b422581425ad6b21d93ec738">  644</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK 17</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga44f6b05678071d1ecd8cd798abdc6792">  645</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK 18</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab9f3871bb44d56596732286ce74f1501">  646</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_UCLK_CLK 19</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2fa7071344659f3fc31e63b2246f1081">  647</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_VCLK_CLK 20</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga07a8cd685e5044a3fdaa7f77f37235fe">  648</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O 21</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga94d3c845c0464374bf48e8b9a2fc855e">  649</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O 22</span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa6366d8d9e63f21e7f47a83b2f2f07b3">  650</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O 23</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160; </div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaacc33f208c2334ea650fbf933b4acd4d">  652</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_CORE_CLK 0</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga278e5e4064787d15b8679b8b4ec9dfbf">  653</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 1</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabdf2dc7f31710fac4466aa02f904a6eb">  654</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK 2</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga554abbd886227b94a2081d13387d9d81">  655</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK 3</span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad28012a9c1dd8a74a2704449abba1659">  656</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 4</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5cf016e30ba6567ee2174af365c415f7">  657</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 5</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9c7ab6f6e39d3e9e3349a6bdf4af763e">  658</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 6</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacd6c3f9325889dbb225be3ff580e2911">  659</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 7</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga53408e4dc1e2a791619e93d3e1fef43a">  660</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 8</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1edc6efaa87b35e55644878e173a0bbb">  661</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 9</span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaff3ef4d797f62c930361b1aa9ed4eff8">  662</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 10</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa6f0e3da3ffb029869c613074e78425">  663</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 11</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3ed9250532a228ab4c1cd5acfc7f520e">  664</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I 12</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga07e48ea6aaaca138fecdcc0bd8e5a256">  665</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I 13</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6650ca4f8a8769d18e55574e049d8ed2">  666</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I 14</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad9fa61e5641d1e1e533e5f70b921ad73">  667</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I 15</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad828bfbd548d07a7600e57c792635eb2">  668</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK 16</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga62c8a7cfe88b5f0541232897e57043ee">  669</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK 17</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0accb2d3b9da3d5ef8961b711d6892f0">  670</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK 18</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf152c440a3de91b063d9cafa25f16edf">  671</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_UCLK_CLK 19</span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf1f18c3813afe1e4a47ea33c8f68061c">  672</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_VCLK_CLK 20</span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9b53653341e3eeca853fe1699b2f61f3">  673</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O 21</span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaeb1f2a6be16fb5aa39318c52e542171">  674</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O 22</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga325e6bd103d08fe5f73a4c5ef5ca609f">  675</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O 23</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8f7145906c8cd1a9ea9a3987a4715784">  677</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_LED0_LED_CLK 0</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga022f2dd355d26dde32cf98e5ec576e19">  678</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_LED0_VBUS_CLK 1</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1b4442c73e122f1b4d6bd0e3c0b39f1d">  680</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK 0</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5f955ffa5b615239231d4b18adb2f197">  681</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 1</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e0a05296594192c62bdbb5997bc448b">  682</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 2</span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga50fec011c2390413e6decdac0a05141f">  683</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 3</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6c1bb658c4121328fc4997775f06efc4">  684</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 4</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f82fdf47633906e3f0a110e79a433ed">  685</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5</span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf3fc1a90a11869641a46ae89a6a78348">  686</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 6</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac1b3d9b194fe60565c37ccce1d434b5e">  687</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 7</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2e059c72f476f2dfd3c9e728222b5b8e">  688</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 8</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2b3f94b229194fa5785f1ae56db5d912">  689</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_VBUSP_CLK 9</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf933587ce0c7cf022828ae3ef4a4310c">  690</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_GENF1 10</span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4221d6feec8aee28590f5dcc3979c901">  691</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_GENF2 11</span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga403ec6b63fdffc52f63bb9e690dde362">  692</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_GENF3 12</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga10c9de658b85f63dc4bee22bfc444108">  693</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_CPTS0_CPTS_GENF4 13</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga758f6b92ed0e8536978577ad558bf3ed">  695</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDPA0_DDPA_CLK 0</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160; </div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad123e689f2d1586805b4b00c70fd4805">  697</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM0_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160; </div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6">  699</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM1_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160; </div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ea36e9c4937531eebde48c0c086d7ed">  701</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM2_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga736e25ca74419118c608f949120e2659">  703</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM3_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160; </div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf4ec8656f21c745886bb678969944f5e">  705</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM4_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160; </div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga639f86e75b29952d5f6c3001365b884b">  707</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM5_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160; </div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga036af99f527f7cd0b28930d7527ba30f">  709</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM6_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160; </div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae728a0828b97e62cdfb2221c76301c89">  711</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM7_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabd63707520762eee81248acd259b224f">  713</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_EPWM8_VBUSP_CLK 0</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga679c87709014a3aec94d39bb4cb33a4f">  715</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PBIST0_CLK8_CLK 0</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5e51f3c3a8782ad234cb9ed824e15019">  717</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PBIST1_CLK8_CLK 0</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1069101d87d0d3ac9efb920c087e613e">  719</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PBIST2_CLK8_CLK 0</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40da17690f6cd65bbccfcf3138e4fa4f">  721</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PBIST3_CLK8_CLK 0</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga09211dd0ca237313fd817cb6a5222aa6">  723</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VTM0_FIX_REF2_CLK 0</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa2111e014973c1ecf2cf14f654e1afb">  724</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VTM0_FIX_REF_CLK 1</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab2fccbccbd42a65bcc4d9409fec517cd">  725</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_VTM0_VBUSP_CLK 2</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga763e24239247fcd57efd698169df62bd">  727</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK 0</span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga17bbc87c3711f9b8f58ac1110a1b1e74">  728</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 1</span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga36d715e23893eb9df0e30ad507e322bc">  729</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 2</span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga042cf0102194466959977c6a7ef00aad">  730</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 3</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ec66a402d45892054585423866e771c">  731</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4</span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaf43d36c5b9d12e1ce2b5a38ac901bf2">  732</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK 5</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160; </div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga33f7ff376277c3e9a96633dcc78aea33">  734</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK 0</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae46071072d7e97429f138f672b13fa6a">  735</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 1</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2d0ce4483d1f50a765d4973b7cc4ff7b">  736</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 2</span></div>
<div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga536bcc1674185402d00b641a0e1da890">  737</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 3</span></div>
<div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga30686c02504d09add446671f0d7c8457">  738</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga62602f2351d570a71675a014db050569">  739</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCAN1_MCANSS_HCLK_CLK 5</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160; </div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebafd72394824f5e41cfde6d96dfe92d">  741</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCRC64_0_CLK 0</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabbcc7e642faa1a4157dde4d807ca7b7e">  743</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_CLK 0</span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7cf832112029fdb4ade66a7c22d034ec">  744</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_PISCL 1</span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5b8be93bfab3e54487b849e348caffe5">  745</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_PISYS_CLK 2</span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6bbf9a68a6d4f59c08ede53cbe3eeb26">  746</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C0_PORSCL 3</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga975dd7f221ff09fb0a415b0d90eac4ca">  748</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_CLK 0</span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaef77416ddd7bbb1333cfcc7d09be3e5c">  749</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_PISCL 1</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6">  750</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_PISYS_CLK 2</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaeac746b95cd665e66ca0976539deddeb">  751</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C1_PORSCL 3</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad97d661bbe18ca70c52381cf06041065">  753</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_CLK 0</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2382e8c9b01777e86df25d6580bc67d2">  754</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_PISCL 1</span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0ddca892b3a796d58790955cde39ea7b">  755</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_PISYS_CLK 2</span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa9a6d1be738e5edcfc827d969a391750">  756</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C2_PORSCL 3</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5bab10898b4dcafc6014e67f8108ffd1">  758</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_CLK 0</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga291ec905c296ac530b97320d1f226a63">  759</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_PISCL 1</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacc5308e4d5edbcdb2553238b2376ad17">  760</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_PISYS_CLK 2</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9fbf8f0691a2a9fa09a17a43a592ddca">  761</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_I2C3_PORSCL 3</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160; </div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaff73f6c28ec14145193470966306adf0">  763</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_CLK 0</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae99b0b3609d35d41d74cb34dbc312354">  764</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_PISCL 1</span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7fcb28756e136e7a27612986c64b06e8">  765</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_PISYS_CLK 2</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga725cd6b3cc6f95411e3fcc4b2e28b85e">  766</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C0_PORSCL 3</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac4c8ea8196ed985798b584977c793ade">  768</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C1_CLK 0</span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga219da6dbec45a12b5258f5988c92c015">  769</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C1_PISCL 1</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac63b828d710f23dd888d0d294ab07e15">  770</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C1_PISYS_CLK 2</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ecb81f47acd840245f520003b1d40d0">  771</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_I2C1_PORSCL 3</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf44a79697a4ca1f3a17d9fcb25278b10">  773</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CBA_CLK 0</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3ae2d8d1f48446b61936a675999e55d2">  774</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK 1</span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa1952b5110cda8ea043d822695e1d00a">  775</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK 2</span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaff52a2e18b512f51b17740a38dd9e146">  776</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK 3</span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga93869864e9e8e084f38fcce7e8713df1">  777</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT 4</span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf44ea21744ca8ef970f41e1490bc41a0">  778</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 5</span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac653192aba08bae40c5dbecd65957e1a">  779</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga425e5f9e412d21f5b926470ff5e0ed34">  780</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga57abed0318d9bb2546b9f1fc32f5eb26">  781</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK 8</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad24f04237e8375e345626d60fac33ba1">  782</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_LANE0_REFCLK 10</span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1605c8372b7425744b41ee27f9c7bb47">  783</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_LANE0_RXCLK 11</span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga23f157ef38c6f6c6e05e89a6ea8dc4a4">  784</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_LANE0_RXFCLK 12</span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3e915526f482e3a6ba34ad454c699faf">  785</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_LANE0_TXFCLK 13</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4c32c4a4e24745a2fedb6fb05777bf29">  786</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_LANE0_TXMCLK 14</span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadd158d9ae17d5482520bea883c302077">  787</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_PM_CLK 15</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8f67aeff94211ff1be7c2f328eb00dd2">  788</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PCIE0_PCIE_LANE0_TXCLK 16</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160; </div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5a6dd612068e02325abc8d1a98d701bc">  790</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS0_CORE0_CPU_CLK 0</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaec9817ad97e4f661cec532153407f566">  791</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS0_CORE0_INTERFACE_CLK 1</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga39258cc2d5939e53016e9651b76ef95f">  793</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS0_CORE1_CPU_CLK 0</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6d8ab0b9bb4b2b96e185075b21f5a23f">  794</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS0_CORE1_INTERFACE_CLK 1</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga626d80e522e69b1723862671ace63ad1">  796</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS1_CORE0_CPU_CLK 0</span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga97be7495d89976290894eb494e4ef6ea">  797</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS1_CORE0_INTERFACE_CLK 1</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f91792e189dc8cefe18ff6e8fec3aef">  799</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS1_CORE1_CPU_CLK 0</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga25f3e09a121f93cd786ecc7d80490663">  800</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_R5FSS1_CORE1_INTERFACE_CLK 1</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160; </div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf73b7d793e8283584f639b9ebe683802">  802</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK 0</span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga21060aa8b1b205ce48d8b483e13cbaab">  803</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae64e42f95ecbbd1359bf869853eb071e">  804</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 2</span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga34e925a52ba20338b34135d8e1b1653e">  805</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8b8642c6c8e73d238417e8643bb60826">  806</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3e8b1e68f04953f99a092da97e113800">  807</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI0_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160; </div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga98b5889e37c31126dc3ada9108520744">  809</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK 0</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa6cf5f2781d3fbf9e7dd8aee51998c45">  810</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0edaf62e70f5dc7edb6300c4edec86a1">  811</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 2</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf6e1a8bc74658bce1c3d1184fdc7550d">  812</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga669403f1980c8fb86e5a4e33ce2baadb">  813</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae872557c78e8eec88e59794a039eead5">  814</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI1_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160; </div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab8bd86c1d1b059515b85e08154ab601c">  816</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI8_RTI_CLK 0</span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga59ed56ea5363c5fbf40f703046f030f5">  817</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2247953e69a6ed440e598ff7ba5ed4f1">  818</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 2</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga34ec31ccf12d26ccf15ecc8b8b233125">  819</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga93bd9ff4b28051b3308530fe75dda256">  820</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac78329009bc9dacd1774c51193201351">  821</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI8_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160; </div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5361be7d78bafe8b63c365ee8af0a056">  823</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI9_RTI_CLK 0</span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaff0e3f67a725631c1d68f03cd38f7da6">  824</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga746a746b3ef7542de486cbb06d3d3ee3">  825</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 2</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6e407a80d549928e2060170d56f0a1a8">  826</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga99eecdd4a30763494c984f457e760faf">  827</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaec0f49a8d0fff0601e6fa1356f110ae7">  828</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI9_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga78ef9cfb43ad19f8b31f0038dc4f6e35">  830</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI10_RTI_CLK 0</span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga10b44c8c088ec103b4c66dded60a09bd">  831</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5de7e486939beb3ef76f179a5458a0c4">  832</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 2</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad809790b3cac784e9ba0175bab809cac">  833</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga527ef67fbc59be209d59525010799151">  834</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9ecc530f8fdf95413690706b342348ff">  835</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI10_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf2ac3ed8a2bc40dbe2be1eb4e058f9c2">  837</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI11_RTI_CLK 0</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad9d7ff6dbc8590043f37717449ec4cb0">  838</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9bb57e33cb66b5ea0448f4123981380c">  839</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 2</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad3d911943d258cd78194de1998d17d5c">  840</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafd80d31df057a6d7853fa3904e3e4b66">  841</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga78afce4cb6f87c708873bf27958e3877">  842</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_RTI11_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160; </div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga59ff9a3d1babf9b017bf82cdf739ea73">  844</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK 0</span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f0cd111f4f3c573fb623d40a978340e">  845</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabfe253a36992047da25fa5e7c7b7d99b">  846</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 2</span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga65c45d47c6b83bac4febc9c2cdf6871e">  847</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT 3</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaa7d6cb2a87d9cee666b2e5fba7f44a1">  848</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 4</span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8f5376b8dc611c11bd9ab248a685bb9d">  849</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_RTI0_VBUSP_CLK 5</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160; </div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf766d1f2f3bedcb862470379e529fca2">  851</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SA2_UL0_PKA_IN_CLK 0</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf0e4cfd7af8108de6d6bd361b934b708">  852</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SA2_UL0_X1_CLK 1</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1bdbe3a8ce1691985be721872df776ad">  853</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SA2_UL0_X2_CLK 2</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160; </div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad092089abc8f263de98b629934eb91a3">  855</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK 0</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga999987aec04294e1b6b8f2af89730602">  857</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK 0</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160; </div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabada43ab91f6a55b79e5ea3c1e5a4033">  859</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK 0</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabe9290b3c163da25c21a57e4351146f5">  860</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_A53SS0_PLL_CTRL_CLK 1</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa3e52d33698e5d14831dc4faafb49610">  862</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK 0</span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5637438709cc9ea5641e2caee971b0c8">  863</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_DDR16SS0_PLL_CTRL_CLK 1</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1b6295d45f982f5364a68364b6e5f553">  865</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PSC0_CLK 0</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga868207986f6ada78671570f21352145c">  866</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_PSC0_SLOW_CLK 1</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160; </div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga21315ba7d5472efdff6789e9c8402dd6">  868</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_PSC0_CLK 0</span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga688fadfd595eab483b8cbd7e41311cef">  869</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_PSC0_SLOW_CLK 1</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga13bc478eee1d2e4c708e4420908b1413">  871</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadac2540fe4c1a3ef52ca8ab8d04532d4">  872</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK 1</span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabf524edc2f1425d63047be0865f845d5">  873</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT 2</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacfa2949c8367bed6abdc3d36b1e1325d">  874</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK 3</span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga58fb48a66f05d849e7b99300fb60e659">  875</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_VBUSP_CLK 4</span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad4284c4921bd458313d8bc3c3968e7be">  876</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK 5</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad6e0b64b14d0dda83042ed13dcd3706a">  878</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3069526f442f576553aed1d6afe56453">  879</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK 1</span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae3f350e6454a126b252e76f6080122ff">  880</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT 2</span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga177c770d211dd9a5b562142ea74b2e74">  881</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK 3</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafac986a92c4f421c337de3a5581ad339">  882</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_VBUSP_CLK 4</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa407ec170c7e82b37bb9e46b25da0db9">  883</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK 5</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160; </div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0f6b1b47efd612873029358d5df0d483">  885</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaedb34b83b13788ec07360b55a3cb5e0c">  886</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK 1</span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac6650a11579b3b2d36cfec4cbe498865">  887</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT 2</span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6ae7242deffe9a365cba1052d98ca117">  888</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK 3</span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga27eb14bf5e6f7a5d022048eb3cf1cafc">  889</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_VBUSP_CLK 4</span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga559e57729c80538fa687b7c0775da0b8">  890</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK 5</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160; </div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga629337f443bbc31bcd74344d5ca5f7fb">  892</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI3_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6475b4a0812c75061ff6e0c8f0407eb9">  893</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK 1</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga780b8695a5d063b8ace431ac593288e0">  894</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT 2</span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga241b4f1b169a511b45ec5613308ca2f4">  895</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK 3</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga22bb6b2523656542ba790034fa875b16">  896</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI3_VBUSP_CLK 4</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0c058e3a98ac1e7ac4c796bd8caf12e7">  897</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK 5</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa21b9f064a6449330158a8bbfd6bf221">  899</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI4_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab09c0bc42c9a369f96784db14fc16ada">  900</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK 1</span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae61350021b7195207bb277afb3164583">  901</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT 2</span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacc1e1b4489b5537fcf935092eb8ee018">  902</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK 3</span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac01d6335ec788b9bdaf0ba45c58f5636">  903</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI4_VBUSP_CLK 4</span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga717cc7db98d512d3faf8247240a83132">  904</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK 5</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga95da21f9d8ab9b27d012e5438fe55b7b">  906</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d">  907</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK 1</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8959e0b55d7a510db0688050154fe739">  908</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT 2</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac2c32d7b2d7881b9764e853dbfa0a41b">  909</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK 3</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0578f8bdbda43ec4d857a5cde819829a">  910</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK 4</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9f8fb1a41ec762b17175bc0800287659">  911</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK 5</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160; </div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3268503359aa53a943cd40139e412b38">  913</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK 0</span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa5293fa16e60c3fe36597338fc4bb39a">  914</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK 1</span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae85a11cd7599c803fa3fd59a5a695746">  915</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT 2</span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga630cae520fdddec10841d7a914e9203d">  916</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK 3</span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8bd3a6e71fd7f004643ff26a41cdacc4">  917</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK 4</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0c50663ab6f719b29120f3e614e60461">  918</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK 5</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; </div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga66a659caf63111b8fb06ba70907f7626">  920</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SPINLOCK0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160; </div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga59f356160dcfd749cfe31eca24cfd207">  922</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_TIMERMGR0_VCLK_CLK 0</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4c1eb273b5d67729c130c674742ac37f">  924</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_FCLK_CLK 0</span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga139b159e05e8a3a0bcf8f8b8c718975f">  925</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0 1</span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6cb66f830e87323c754361f6a424b2be">  926</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab46f0c27d8e854b0608211dc76ab41d3">  927</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART0_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160; </div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1e33f70b8b53267e0eefbed199a3ef72">  929</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_FCLK_CLK 0</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad9a2955468a37d6e1336eddb925d5b28">  930</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1 1</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac7450669633f97d3162ede9b5dfc4a88">  931</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacd3681c5f6bf2e3d1616016d893c0fc1">  932</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART1_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160; </div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga135f846f1d1e1fa1fe4bd98592faec7a">  934</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_FCLK_CLK 0</span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab32ff700fc520bc02a7bfd0ea696ab41">  935</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2 1</span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabcc103ac06d9652c875eee902951ca1a">  936</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae5cd3543b1dd76c6d9ea640cad3be498">  937</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART2_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf550c20a2ac28fa571ac5c3d92632170">  939</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_FCLK_CLK 0</span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5f28c1638bbc90757c7d3c1fbf023bbf">  940</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3 1</span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa0319271900b3771b7a60d56007a2103">  941</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0016fe9c4dd9dad3bd06c76021449d3c">  942</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART3_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160; </div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6096c8182ded5681eae7bb509193d291">  944</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_FCLK_CLK 0</span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa301a338a148e5d678ed231a17f0be0a">  945</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4 1</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ea875bd2e6e014694bc54ef8685d545">  946</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga65c4fc436b6b29ea90cc209ff41a7fbd">  947</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART4_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160; </div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga315bec82ddae0af1c76928933935e974">  949</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_FCLK_CLK 0</span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7e8f2597f3f6ff982cf2212568c8c44c">  950</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5 1</span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaecbb9ddcfdde5478d39eac052b8be5c3">  951</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae628d7c3c3fcc7497bd7e47b1531c105">  952</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART5_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160; </div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaee54a2fb61af06fcde242d6d2b42e393">  954</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_FCLK_CLK 0</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3c0706e6b483e2aaac41cda1ab0a1d08">  955</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6 1</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga305bcbbe0a95b5c5dcb501eaa7012645">  956</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK 2</span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5ba455bdfd99c551427d2f6467ebfbc8">  957</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_UART6_VBUSP_CLK 3</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160; </div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacb53e451ebc51497f5e7479a5aa95e0a">  959</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_UART0_FCLK_CLK 0</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3f2d0074772a2e2309f22c33b3ea6a83">  960</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_UART0_VBUSP_CLK 1</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; </div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae2a2555ab35e58ac4dc822da9e14f781">  962</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_UART1_FCLK_CLK 0</span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga419a5e72e3ddf86aca66e3b90985eec5">  963</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_MCU_UART1_VBUSP_CLK 1</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160; </div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga812964e74c6a8f3597706f4fd08f6c01">  965</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_ACLK_CLK 0</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4f8f43708502f648fdda7d2fa0888cad">  966</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_CLK_LPM_CLK 1</span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga961011757504987c85ca9bb44489da71">  967</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_PCLK_CLK 2</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa01e331d689d1579021aa6ed3cfd1b20">  968</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_PIPE_REFCLK 3</span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0df5637ffcb2f8eb9f387070f537a09a">  969</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_PIPE_RXCLK 4</span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafd2283db08755212b0aecf39f8322a84">  970</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_PIPE_RXFCLK 5</span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga954c51191d8a6b3a1c67cc8463f8ccdd">  971</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_PIPE_TXFCLK 6</span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5b0657e1624df3e0c4de8ec6fd4ccd38">  972</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_PIPE_TXMCLK 7</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafc618869858dd83e4a4074f7d5ad30d2">  973</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK 8</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga831904d774de0055e6af177a9a5f6315">  974</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK 9</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaffa08378f74efe691c06e8098ff6db73">  975</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 10</span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabb7a2d57bef0eb0134f537808ced389e">  976</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 11</span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1c634bb9fb8c08aa7e3b68526b47b770">  977</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_USB0_PIPE_TXCLK 12</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160; </div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaea091ec933831b51b5c28009a0a34f97">  979</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_CLK 0</span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga85f4e5e67ad89223b1c3eefe70646cfa">  980</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK 1</span></div>
<div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga039c9d2a57d845bc195fc15f06cf9ae6">  981</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga64a75e359778bcc7d84812380d0ff585">  982</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 3</span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga72faff385b962de9b1c595631b17e58c">  983</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK 4</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5703b645d5a942ffd8dd1a382e61b781">  984</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 5</span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafb63efe2926d92b7bf2eb8cd41ea952a">  985</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP1_LN0_TXCLK 6</span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa8ccad87a376b8bce19a406d90493349">  986</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXCLK 7</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga90d279ac5b4c64e8dfd3371ac4129e7b">  987</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP1_LN0_REFCLK 8</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga765f58332c0fc89a597ec99d3c77807b">  988</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP1_LN0_RXCLK 9</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gacf5bcf2045467761c424a597e67a19dd">  989</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP1_LN0_RXFCLK 10</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8edb65af52125ceb549a33de7f56a815">  990</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP1_LN0_TXFCLK 11</span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga642a2692e24eaa43ead02830f37d927e">  991</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP1_LN0_TXMCLK 12</span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7ab8f2a5df84ade2881a04705e31bae5">  992</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP2_LN0_REFCLK 13</span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2cd2bbf0773205286863a5b70c068667">  993</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP2_LN0_RXCLK 14</span></div>
<div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5379418e8778931cfd25f8ba92b25c97">  994</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP2_LN0_RXFCLK 15</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf1f97c8881aac28f8cd244f0ddc66c1d">  995</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXFCLK 16</span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga49224252063c9ad6f10628f96c284fad">  996</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_SERDES_10G0_IP2_LN0_TXMCLK 17</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160; </div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad8dfe2916f9fcb9798f4b672f84d97ee">  998</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_TX0_CLK_IN 0</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga41b4876f83a2e9214183056f33534f09">  999</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_TX1_CLK_IN 1</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaca18f3f6431c73acb958dfe017097026"> 1000</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_IN 2</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga4b8c54c0a845536634923cf9c01c3425"> 1001</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_CLK_IN 3</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7b849e4b5246e49c44bd219676c606ab"> 1002</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN 4</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8abd0c8bb3e7c611d7be0ff797e28fed"> 1003</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 5</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab4528977d5555a6a4db600f4c3032970"> 1004</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK 6</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3a4cfddd4eea111bd71484dbd5676212"> 1005</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C0_SCL_IN 7</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga331ec46b67ec3dee4b315f0e92c88695"> 1006</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C1_SCL_IN 8</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6cab3e17295588769fda1e2514acfbdd"> 1007</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C2_SCL_IN 9</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac792028cb8f51636ba91c7fb356998fe"> 1008</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C3_SCL_IN 10</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa5600889de5bcc875b2f43122babf46c"> 1009</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN 11</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae6768f8a882b7e393701cf7b11751a10"> 1010</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_IN 12</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadd1af5ddb6d999e977bb6a41b8f25b0f"> 1011</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN 13</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac3413bf5297841c51279f803ec64d4dd"> 1012</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0 14</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40f06c6974c2fab5928f337ba054d6f6"> 1013</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 15</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa2c7d663ed531988eae944b6972922e9"> 1014</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN 16</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga733d8c8269ba30558fa3e1c65ab5686b"> 1015</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN 17</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ead3abbf3f5be2d37b632c2f2d14887"> 1016</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN 18</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9d97f4e5bd7e3f5950003d91c4f0535e"> 1017</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN 19</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga882f07264663db5b344aae290d3d8dab"> 1018</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN 20</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5dadc50807f45f336e149470d0573697"> 1019</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN 21</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaba696cace2de5331b722c8c0b17cfe47"> 1020</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN 22</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8de64f9b3cc828c7f1bcd4c0ad185831"> 1021</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC1_CLK_IN 23</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga24bef5dffb879c1b95a3216866cd2a3d"> 1022</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN 24</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7522875e5d5156b864d37c685c05caf6"> 1023</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 25</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2cdf68d4e28fa3d29e5afe4193dfe726"> 1024</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 26</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac67c9cab3b223399bb7fcdc6f97bd2f8"> 1025</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0 27</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad9d7c5ddd5f24a889195fe386487c543"> 1026</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1 28</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8e4ca5ac14660fc86d1b4f551a8ddf4d"> 1027</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1 29</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9507b3cc419617dfaec7cd509488e339"> 1028</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2 30</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga857bb9ea4b8df8951ead8c6c6b797812"> 1029</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3 31</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga66a125d585883d0b08ea243d19e74079"> 1030</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK 32</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9a30f611509a0c387cb1ecd183d658a0"> 1031</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 33</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad99a28d7f3403f091295d2ec276b9492"> 1032</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 34</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8259f596c95fad901d91ba73e4bc73b5"> 1033</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 35</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga26ca9deb4a0ab0769e93690e1a896f6d"> 1034</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT 36</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab49a8b0f79ff1f2cf28a805657cc55e9"> 1035</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8 37</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga800ab4842340a7dab30bb824f1f32b5c"> 1036</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0 38</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga352fab942983f0c3fa92683f99687ddc"> 1037</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 39</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga431da05d2893ebcc6587cb7aa0c10f4f"> 1038</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3 40</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab796edd2a5f2f30e42be1ce7cecf9681"> 1039</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN 41</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaebbc642cdfee82670c60f7c6561ca364"> 1040</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG0_MDIO0_MDC_IN 42</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab7432a7e3d4e80bde529c37bef2ca788"> 1041</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_IN 43</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0fac7646a1df2b72d2390ed1bd5cff1f"> 1042</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_IN 44</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga874da6d54f65c36b64fb051d52a4444d"> 1043</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG1_MDIO0_MDC_IN 45</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7fbf6cb097302e3dc041ba18ce562859"> 1044</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_IN 46</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadf385943d75a5641d30fd0f6131d9505"> 1045</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_IN 47</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf820bf002cb1d66a5b903e7945509f3e"> 1046</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII1_TXC_IN 48</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga476162217cdc09cee0bab8dba22adda5"> 1047</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII2_TXC_IN 49</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaca1ef5d27a9b94289b9ea531f876244d"> 1048</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI0_CLK_IN 50</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5653a0b25e4913af1bc8f3e41d4f4e9e"> 1049</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI1_CLK_IN 51</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49"> 1050</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI2_CLK_IN 52</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga498e9ed36c32e867e8aae99f627a22bf"> 1051</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI3_CLK_IN 53</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga231fc4d49b56986d5aecd04f365d6a32"> 1052</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI4_CLK_IN 54</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga399780a268a683e8b58859bfd9823b93"> 1053</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN 55</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf6b19ebe7036d8055a9db630c51a0705"> 1054</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO0_IN 56</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga0536365248c5852b09909bcccfdd4087"> 1055</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO10_IN 57</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3bf17bb8d07aa3636b3e90b374f7240a"> 1056</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO11_IN 58</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab3cf353a0229d54a4cd438b0471e5c0f"> 1057</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO1_IN 59</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga932304e65ce916f61fdfc4f7462be4b2"> 1058</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO2_IN 60</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga1882ccf589b2f8ddac93ba8bc50139f8"> 1059</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO3_IN 61</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae6ff79169781edf6c2e285bfadfcb32e"> 1060</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO4_IN 62</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadf1132e3a9a31c30f12ea4eff409f8d2"> 1061</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO5_IN 63</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac48a45268629788bc7c12fa848d70f6d"> 1062</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO6_IN 64</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaed2b695a904f26eec7fcb60589b0583c"> 1063</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO7_IN 65</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga326e0983b6398a3a2cf774a27382f9fc"> 1064</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO8_IN 66</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab0a9209b8d7beaaa6b0ceb8e8d230887"> 1065</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TIMER_IO9_IN 67</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gadae2c4cc9f95085ff0776f8cbd1fe52e"> 1066</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT 68</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac040afeb9a6452bbebca78314017bab8"> 1067</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT 69</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gabffbc2c392bb56168704a3de5ad73057"> 1068</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT 70</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaf2a03a38469744531b1f874d917c536d"> 1069</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_RX0_CLK_OUT 71</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae38106a6c882731a81a260c813a56e28"> 1070</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_RX1_CLK_OUT 72</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga42efa9a512f9f4de59bf4056741f0aed"> 1071</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_RX2_CLK_OUT 73</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga690bfde5eb0e3bc2ac2b8d39bf21fee0"> 1072</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_RX3_CLK_OUT 74</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40a92e95ab578ce04a30e1e6653dc0dd"> 1073</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_RX4_CLK_OUT 75</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga2ec30cf0765d82b1e862a86fd734c61e"> 1074</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_FSI_RX5_CLK_OUT 76</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga69ad3d090f142dafba910fece2963f61"> 1075</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT 77</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8cbdcb7871956bc3a7e0b3e64c036216"> 1076</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C0_SCL_OUT 78</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9534687b016ddef68053275c955b2001"> 1077</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C1_SCL_OUT 79</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga7dcd1077a252700a00a826eb511c7e3e"> 1078</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C2_SCL_OUT 80</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga3724cd81561e4bd697f6bbc8b5b48671"> 1079</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_I2C3_SCL_OUT 81</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gad11b8cff4479a8e2cee0a5e4d3a0e3c1"> 1080</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_LED_CLK_OUT 82</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga6ae5958cf39368dbe9629ab6bcbf1757"> 1081</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT 83</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab4fa2ea4345ea0ffd36be1eef364ac2b"> 1082</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT 84</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa467d7fd94c88496def0da76aafce7b"> 1083</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT 85</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga5e8313d7c6cd350ad1ad82e8eb82cd88"> 1084</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT 86</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaa35fb7ed1e3a2180532a2ffbbab1114c"> 1085</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT 87</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafa3ab375c803a6ab14a909be4232ecf9"> 1086</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_MMC1_CLKLB_OUT 88</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec"> 1087</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OSPI0_DQS_OUT 89</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab2980fffcf3c63ea655f3e0e592b6d01"> 1088</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT 90</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gab23867b35f3df4f8cf0b7820a94ae365"> 1089</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG0_RGMII1_RXC_OUT 91</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga460a2525b05a5acccf0a3ff157d10465"> 1090</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_OUT 92</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga182f21645f59abe319427f4e784a3a64"> 1091</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG0_RGMII2_RXC_OUT 93</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac295c2d973dc28e3eb2e9bd6098301aa"> 1092</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_OUT 94</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga20a81b76bf558e736981db1ee5b31e6b"> 1093</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG1_RGMII1_RXC_OUT 95</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac0f197309d678ea7b383936906fd9950"> 1094</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_OUT 96</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gafb09c667857231831ee822da08853532"> 1095</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG1_RGMII2_RXC_OUT 97</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaedfd633fb301c18b0a52c3e77b83c569"> 1096</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_OUT 98</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3"> 1097</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT 99</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga84ca9934a96c675db75e350a0b690216"> 1098</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII1_TXC_OUT 100</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga06830588c9adb446188ad2dd2bae5227"> 1099</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII2_RXC_OUT 101</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga8775cde31e588ff73a7734bcf19e72a6"> 1100</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RGMII2_TXC_OUT 102</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga9b7c7302c89a25536c41c511a7a0fe03"> 1101</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_RMII_REF_CLK_OUT 103</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga06fe58a8f52377d7e4b4a157d4830efe"> 1102</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI0_CLK_OUT 104</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gac67ddd39afe1806f67b49cc968b4d8ff"> 1103</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI1_CLK_OUT 105</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga470f06622bd9a81fcc83b65ebdb76c1e"> 1104</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI2_CLK_OUT 106</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gae74255ca7d8c0466cf214a976c40dacb"> 1105</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI3_CLK_OUT 107</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga40653bea67fb0490b74819e1b4ed35d1"> 1106</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_SPI4_CLK_OUT 108</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#gade263a150bcf452795b7e121af7abdb3"> 1107</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_TCK_OUT 109</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga36410a603ac3ff508e64848a251577a8"> 1108</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CLKOUT0_IN 123</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga362bf5afd17e20f9c515c35ab083ec41"> 1109</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK5 124</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__tisci__clocks.html#ga421365d01457573afd58dbb81d3fe17e"> 1110</a></span>&#160;<span class="preprocessor">#define TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK10 125</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160; </div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160; </div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160; </div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;}</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160; </div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SOC_AM64X_CLOCKS_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7d921ee4388de0385733bf7c1b49a908.html">sciclient</a></li><li class="navelem"><a class="el" href="dir_b01c295c3d7a855c55b39d9490b615fb.html">include</a></li><li class="navelem"><a class="el" href="dir_b7abc3986f03db2f318de71d354b23eb.html">tisci</a></li><li class="navelem"><a class="el" href="dir_d2a698e3e0ae1f9585955885bc6a8834.html">am64x_am243x</a></li><li class="navelem"><a class="el" href="tisci__clocks_8h.html">tisci_clocks.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
