Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Mar 29 10:18:26 2025
| Host         : Laptopylces running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (412)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (160)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (412)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk_var_hz_switchable_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[0]/L7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff2_2/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff0/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff1/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff2/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff3/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff4/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff3/ff5/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff3/ff6/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/ff7/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff7/count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (160)
--------------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.285        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.285        0.000                      0                   90        0.265        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.463ns (37.029%)  route 2.488ns (62.971%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     9.272    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.556    ff2_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.463ns (37.029%)  route 2.488ns (62.971%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     9.272    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[5]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.556    ff2_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.463ns (37.029%)  route 2.488ns (62.971%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     9.272    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[6]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.556    ff2_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.463ns (37.029%)  route 2.488ns (62.971%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     9.272    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599    15.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[7]/C
                         clock pessimism              0.299    15.321    
                         clock uncertainty           -0.035    15.285    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.729    14.556    ff2_2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.463ns (37.320%)  route 2.457ns (62.680%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     9.241    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[24]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.729    14.536    ff2_2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.463ns (37.320%)  route 2.457ns (62.680%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     9.241    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.729    14.536    ff2_2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.463ns (37.320%)  route 2.457ns (62.680%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     9.241    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[26]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.729    14.536    ff2_2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.463ns (37.320%)  route 2.457ns (62.680%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     9.241    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[27]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.729    14.536    ff2_2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.463ns (37.963%)  route 2.391ns (62.037%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.162     9.174    ff2_2/count0_carry__1_n_2
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598    15.021    ff2_2/clk
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.729    14.531    ff2_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 ff2_2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.463ns (37.963%)  route 2.391ns (62.037%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     5.321    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     5.839 f  ff2_2/count_reg[4]/Q
                         net (fo=2, routed)           1.229     7.068    ff2_2/count_reg[4]
    SLICE_X3Y85          LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  ff2_2/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.192    ff2_2/count0_carry_i_3_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.742 r  ff2_2/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.742    ff2_2/count0_carry_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.856    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.013 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.162     9.174    ff2_2/count0_carry__1_n_2
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598    15.021    ff2_2/clk
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[1]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.729    14.531    ff2_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  ff1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff1/count_reg[14]/Q
                         net (fo=2, routed)           0.125     1.810    ff1/count_reg[14]
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    ff1/count_reg[12]_i_1_n_5
    SLICE_X6Y89          FDRE                                         r  ff1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  ff1/count_reg[14]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.134     1.654    ff1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff1/count_reg[6]/Q
                         net (fo=2, routed)           0.125     1.809    ff1/count_reg[6]
    SLICE_X6Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  ff1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    ff1/count_reg[4]_i_1_n_5
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     2.035    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  ff1/count_reg[6]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.134     1.653    ff1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff2_2/clk
    SLICE_X2Y85          FDRE                                         r  ff2_2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff2_2/count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.809    ff2_2/count_reg[10]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  ff2_2/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.919    ff2_2/count_reg[8]_i_1__0_n_5
    SLICE_X2Y85          FDRE                                         r  ff2_2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff2_2/clk
    SLICE_X2Y85          FDRE                                         r  ff2_2/count_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    ff2_2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ff1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  ff1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ff1/count_reg[2]/Q
                         net (fo=2, routed)           0.126     1.808    ff1/count_reg[2]
    SLICE_X6Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  ff1/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.918    ff1/count_reg[0]_i_2_n_5
    SLICE_X6Y86          FDRE                                         r  ff1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     2.034    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  ff1/count_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.134     1.652    ff1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff1/count_reg[10]/Q
                         net (fo=2, routed)           0.127     1.811    ff1/count_reg[10]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  ff1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    ff1/count_reg[8]_i_1_n_5
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff1/count_reg[10]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.134     1.654    ff1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff2_2/clk
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff2_2/count_reg[18]/Q
                         net (fo=2, routed)           0.127     1.811    ff2_2/count_reg[18]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  ff2_2/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    ff2_2/count_reg[16]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff2_2/clk
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[18]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    ff2_2/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff2_2/count_reg[6]/Q
                         net (fo=2, routed)           0.127     1.810    ff2_2/count_reg[6]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff2_2/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.920    ff2_2/count_reg[4]_i_1__0_n_5
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.871     2.036    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    ff2_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff2_2/clk
    SLICE_X2Y86          FDRE                                         r  ff2_2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ff2_2/count_reg[14]/Q
                         net (fo=2, routed)           0.127     1.810    ff2_2/count_reg[14]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  ff2_2/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.920    ff2_2/count_reg[12]_i_1__0_n_5
    SLICE_X2Y86          FDRE                                         r  ff2_2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff2_2/clk
    SLICE_X2Y86          FDRE                                         r  ff2_2/count_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    ff2_2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.599     1.518    ff2_2/clk
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ff2_2/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.809    ff2_2/count_reg[2]
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  ff2_2/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    ff2_2/count_reg[0]_i_1_n_5
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     2.035    ff2_2/clk
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[2]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.652    ff2_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ff2_2/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2_2/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff2_2/clk
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff2_2/count_reg[22]/Q
                         net (fo=2, routed)           0.127     1.812    ff2_2/out[1]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  ff2_2/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    ff2_2/count_reg[20]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff2_2/clk
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[22]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    ff2_2/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     ff1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     ff1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.359ns  (logic 4.098ns (43.781%)  route 5.262ns (56.219%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.037     1.493    ff5/Q[0]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     1.617 r  ff5/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.225     5.842    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.359 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.359    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 4.390ns (53.554%)  route 3.808ns (46.446%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[0]/Q
                         net (fo=24, routed)          0.928     1.384    ff5/Q[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.152     1.536 r  ff5/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.880     4.416    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.198 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.198    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.940ns  (logic 4.133ns (52.057%)  route 3.807ns (47.943%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[0]/Q
                         net (fo=24, routed)          0.926     1.382    ff5/Q[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I0_O)        0.124     1.506 r  ff5/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.881     4.387    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.940 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.940    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.132ns (52.833%)  route 3.689ns (47.167%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.052     1.508    ff5/Q[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.124     1.632 r  ff5/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.637     4.269    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.821 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.821    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.350ns (56.657%)  route 3.327ns (43.343%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.037     1.493    ff5/Q[0]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.150     1.643 r  ff5/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.291     3.933    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     7.677 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.677    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.116ns (54.249%)  route 3.471ns (45.751%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.061     1.517    ff5/Q[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     1.641 r  ff5/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.410     4.051    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.587 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.587    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 4.362ns (57.947%)  route 3.165ns (42.053%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.052     1.508    ff5/Q[0]
    SLICE_X1Y83          LUT3 (Prop_lut3_I1_O)        0.152     1.660 r  ff5/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.113     3.773    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     7.527 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.527    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 4.344ns (59.824%)  route 2.917ns (40.176%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          LDCE                         0.000     0.000 r  ff6/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X1Y84          LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  ff6/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           2.917     3.684    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.261 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.261    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.143ns (58.032%)  route 2.996ns (41.968%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[5]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ff9/current_rand_reg[5]/Q
                         net (fo=5, routed)           2.996     3.415    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.724     7.139 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.139    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff5/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.092ns  (logic 4.360ns (61.477%)  route 2.732ns (38.523%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE                         0.000     0.000 r  ff5/count_reg[0]/C
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff5/count_reg[0]/Q
                         net (fo=24, routed)          1.061     1.517    ff5/Q[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I1_O)        0.152     1.669 r  ff5/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.340    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.092 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.092    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff7/TIMER_FINISHED_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff0/last_triggers_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDCE                         0.000     0.000 r  ff7/TIMER_FINISHED_reg/C
    SLICE_X1Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff7/TIMER_FINISHED_reg/Q
                         net (fo=6, routed)           0.110     0.251    ff0/TIMER_FINISHED
    SLICE_X2Y82          FDRE                                         r  ff0/last_triggers_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff4/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff3/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  ff3/ff4/tick_reg/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff3/ff4/tick_reg/Q
                         net (fo=1, routed)           0.097     0.238    ff3/ff4/tick_reg_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ff3/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.283    ff3/ff4/tick
    SLICE_X4Y86          FDRE                                         r  ff3/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff5/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff3/ff5/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE                         0.000     0.000 r  ff3/ff5/tick_reg/C
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff3/ff5/tick_reg/Q
                         net (fo=1, routed)           0.097     0.238    ff3/ff5/tick_reg_n_0
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ff3/ff5/tick__0_i_1__4/O
                         net (fo=1, routed)           0.000     0.283    ff3/ff5/tick
    SLICE_X4Y89          FDRE                                         r  ff3/ff5/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff2/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff3/ff2/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.260%)  route 0.108ns (36.740%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE                         0.000     0.000 r  ff3/ff2/tick_reg/C
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff3/ff2/tick_reg/Q
                         net (fo=1, routed)           0.108     0.249    ff3/ff2/tick_reg_n_0
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.294 r  ff3/ff2/tick__0_i_1__1/O
                         net (fo=1, routed)           0.000     0.294    ff3/ff2/tick
    SLICE_X5Y83          FDRE                                         r  ff3/ff2/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[0]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff9/current_rand_reg[0]/Q
                         net (fo=2, routed)           0.070     0.198    ff9/Q[0]
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.099     0.297 r  ff9/current_rand[7]_i_1/O
                         net (fo=1, routed)           0.000     0.297    ff9/current_rand[7]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  ff9/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dotiey_countdown_en_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            ff7/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.490%)  route 0.098ns (32.510%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          LDCE                         0.000     0.000 r  dotiey_countdown_en_reg/L7/G
    SLICE_X0Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dotiey_countdown_en_reg/L7/Q
                         net (fo=3, routed)           0.098     0.256    ff7/dotiey_countdown_en
    SLICE_X1Y81          LUT6 (Prop_lut6_I0_O)        0.045     0.301 r  ff7/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.301    ff7/TIMER_FINISHED_i_1_n_0
    SLICE_X1Y81          FDCE                                         r  ff7/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.224%)  route 0.164ns (53.776%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.164     0.305    ff9/Q[1]
    SLICE_X3Y87          FDRE                                         r  ff9/current_rand_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff5/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff3/ff5/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.207%)  route 0.121ns (38.793%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  ff3/ff5/tick_reg__0/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff3/ff5/tick_reg__0/Q
                         net (fo=8, routed)           0.121     0.267    ff3/ff5/tick_5
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  ff3/ff5/tick_i_1__4/O
                         net (fo=1, routed)           0.000     0.312    ff3/ff5/tick_i_1__4_n_0
    SLICE_X5Y89          FDRE                                         r  ff3/ff5/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff3/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE                         0.000     0.000 r  ff3/ff1/tick_reg/C
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff3/ff1/tick_reg/Q
                         net (fo=1, routed)           0.136     0.277    ff3/ff1/tick_reg_n_0
    SLICE_X7Y83          LUT2 (Prop_lut2_I0_O)        0.045     0.322 r  ff3/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.322    ff3/ff1/tick
    SLICE_X7Y83          FDRE                                         r  ff3/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/ff0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff3/ff0/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.539%)  route 0.137ns (42.461%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  ff3/ff0/count_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff3/ff0/count_reg[1]/Q
                         net (fo=5, routed)           0.137     0.278    ff3/ff0/Q[1]
    SLICE_X3Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.323 r  ff3/ff0/tick_i_1/O
                         net (fo=1, routed)           0.000     0.323    ff3/ff0/tick_i_1_n_0
    SLICE_X3Y84          FDRE                                         r  ff3/ff0/tick_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff2_2/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.584ns  (logic 0.456ns (28.794%)  route 1.128ns (71.206%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.722     5.325    ff2_2/clk
    SLICE_X3Y88          FDRE                                         r  ff2_2/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  ff2_2/temp_reg/Q
                         net (fo=15, routed)          1.128     6.908    clk_var_hz
    SLICE_X0Y84          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff2_2/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.141ns (21.213%)  route 0.524ns (78.787%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff2_2/clk
    SLICE_X3Y88          FDRE                                         r  ff2_2/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff2_2/temp_reg/Q
                         net (fo=15, routed)          0.524     2.186    clk_var_hz
    SLICE_X0Y84          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 1.135ns (33.770%)  route 2.226ns (66.230%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     3.361    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[4]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 1.135ns (33.770%)  route 2.226ns (66.230%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     3.361    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[5]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 1.135ns (33.770%)  route 2.226ns (66.230%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     3.361    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[6]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.361ns  (logic 1.135ns (33.770%)  route 2.226ns (66.230%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.259     3.361    ff2_2/count0_carry__1_n_2
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.599     5.022    ff2_2/clk
    SLICE_X2Y84          FDRE                                         r  ff2_2/count_reg[7]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 1.135ns (34.083%)  route 2.195ns (65.917%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     3.330    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[24]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 1.135ns (34.083%)  route 2.195ns (65.917%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     3.330    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[25]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 1.135ns (34.083%)  route 2.195ns (65.917%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     3.330    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[26]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.330ns  (logic 1.135ns (34.083%)  route 2.195ns (65.917%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.228     3.330    ff2_2/count0_carry__1_n_2
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff2_2/clk
    SLICE_X2Y89          FDRE                                         r  ff2_2/count_reg[27]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.264ns  (logic 1.135ns (34.776%)  route 2.129ns (65.224%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.162     3.264    ff2_2/count0_carry__1_n_2
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.021    ff2_2/clk
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[0]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.264ns  (logic 1.135ns (34.776%)  route 2.129ns (65.224%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.967     1.423    ff2_2/Q[1]
    SLICE_X3Y86          LUT5 (Prop_lut5_I1_O)        0.124     1.547 r  ff2_2/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.547    ff2_2/count0_carry__0_i_2_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.945 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.945    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.102 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.162     3.264    ff2_2/count0_carry__1_n_2
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.021    ff2_2/clk
    SLICE_X2Y83          FDRE                                         r  ff2_2/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.346ns (54.943%)  route 0.284ns (45.057%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.630    ff2_2/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff2_2/clk
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[16]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.346ns (54.943%)  route 0.284ns (45.057%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.630    ff2_2/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff2_2/clk
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[17]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.346ns (54.943%)  route 0.284ns (45.057%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.630    ff2_2/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff2_2/clk
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[18]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.346ns (54.943%)  route 0.284ns (45.057%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.155     0.630    ff2_2/count0_carry__1_n_2
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff2_2/clk
    SLICE_X2Y87          FDRE                                         r  ff2_2/count_reg[19]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.346ns (49.706%)  route 0.350ns (50.294%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.221     0.696    ff2_2/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff2_2/clk
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[20]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.346ns (49.706%)  route 0.350ns (50.294%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.221     0.696    ff2_2/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff2_2/clk
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[21]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.346ns (49.706%)  route 0.350ns (50.294%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.221     0.696    ff2_2/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff2_2/clk
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[22]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.346ns (49.706%)  route 0.350ns (50.294%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.221     0.696    ff2_2/count0_carry__1_n_2
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff2_2/clk
    SLICE_X2Y88          FDRE                                         r  ff2_2/count_reg[23]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.346ns (45.736%)  route 0.411ns (54.264%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.281     0.757    ff2_2/count0_carry__1_n_2
    SLICE_X2Y86          FDRE                                         r  ff2_2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff2_2/clk
    SLICE_X2Y86          FDRE                                         r  ff2_2/count_reg[12]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff2_2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.346ns (45.736%)  route 0.411ns (54.264%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.129     0.270    ff9/Q[4]
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.315 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.315    ff2_2/S[0]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.430 r  ff2_2/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.430    ff2_2/count0_carry__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.475 r  ff2_2/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.281     0.757    ff2_2/count0_carry__1_n_2
    SLICE_X2Y86          FDRE                                         r  ff2_2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff2_2/clk
    SLICE_X2Y86          FDRE                                         r  ff2_2/count_reg[13]/C





