#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Mar 16 19:02:44 2022
# Process ID: 90252
# Current directory: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/runtime
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/runtime/TOP.vds
# Journal file: C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/runtime\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/juan_/Documents/FPGA/IPs/eucDistHW_tree_int'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.cache/ip 
Command: synth_design -top TOP -part xc7a100tcsg324-1 -retiming
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 89652
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1130.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv:10]
INFO: [Synth 8-6157] synthesizing module 'UART_RX_Logic' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_sync' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_sync' (2#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:78]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (3#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'fsm_rx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'fsm_rx' (4#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'fsm_rx_data_in' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'fsm_rx_data_in' (5#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX_Logic' (6#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv:10]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv:23]
	Parameter WIDTH bound to: 1024 - type: integer 
	Parameter SIZE bound to: 10 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (7#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CommandDecoder' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'CommandDecoder' (8#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv:10]
INFO: [Synth 8-6157] synthesizing module 'UART_TX_Logic' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv:10]
	Parameter BR_SIZE bound to: 1024 - type: integer 
	Parameter BR_WIDTH bound to: 10 - type: integer 
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fsm_send32' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'fsm_send32' (9#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv:10]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_tick_gen__parameterized0' (9#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (10#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX_Logic' (11#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv:10]
INFO: [Synth 8-6157] synthesizing module 'eucHW_0' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/synth/eucHW_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eucHW_RC' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC.v:12]
INFO: [Synth 8-6157] synthesizing module 'eucHW_RC_sqrt_fixed_32_32_s' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_RC_sqrt_fixed_32_32_s' (12#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'eucHW_RC_mul_9s_9s_18_1_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_RC_mul_9s_9s_18_1_1' (13#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_mul_9s_9s_18_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'eucHW_RC_mac_muladd_9s_9s_18s_18_4_1' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0' (14#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_RC_mac_muladd_9s_9s_18s_18_4_1' (15#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1.v:46]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_RC' (16#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/hdl/verilog/eucHW_RC.v:12]
INFO: [Synth 8-6155] done synthesizing module 'eucHW_0' (17#1) [c:/Users/juan_/Documents/FPGA/IP/eucHW_0_22/synth/eucHW_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DISP_MOD' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/DISP_MOD.sv:23]
INFO: [Synth 8-6157] synthesizing module 'unsigned_to_bcd' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v:22]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_to_bcd' (18#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v:22]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:22]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv:23]
	Parameter frec bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (19#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:55]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'display' (20#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'DISP_MOD' (21#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/DISP_MOD.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (22#1) [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1436.680 ; gain = 306.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1436.680 ; gain = 306.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1436.680 ; gain = 306.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1436.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/runtime/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_PRO_OP_PIPE/T3_PRO_OP_PIPE.runs/runtime/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1547.680 ; gain = 0.586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.514 . Memory (MB): peak = 1547.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1549.500 ; gain = 419.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1549.500 ; gain = 419.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for PROCC. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:09 . Memory (MB): peak = 1549.500 ; gain = 419.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'fsm_rx'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'fsm_rx_data_in'
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'fsm_send32'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                              000 |                              000
                RX_START |                              001 |                              001
                 RX_RECV |                              010 |                              010
                 RX_STOP |                              011 |                              011
                RX_READY |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
                 ESCRIBE |                               01 |                             0001
                  AVANZA |                               10 |                             0010
                  ESPERA |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                           000000
              FIRST_BYTE |                              001 |                           000001
              WRITE_BRAM |                              010 |                           000100
               END_WRITE |                              011 |                           000101
               COMM_DATA |                              100 |                           000010
          SEND_COMM_DATA |                              101 |                           000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_rx_data_in'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
              BYTE_READY |                               01 |                             0001
                    SEND |                               10 |                             0010
                  ESPERA |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'fsm_send32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
                TX_START |                               01 |                               01
                 TX_SEND |                               10 |                               10
                 TX_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                              001 |                              001
                 S_SHIFT |                              010 |                              010
                  S_ADD3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'unsigned_to_bcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1549.500 ; gain = 419.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 4     
	   2 Input   24 Bit       Adders := 8     
	   2 Input   23 Bit       Adders := 16    
	   2 Input   22 Bit       Adders := 32    
	   2 Input   21 Bit       Adders := 64    
	   2 Input   20 Bit       Adders := 128   
	   2 Input   19 Bit       Adders := 258   
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1025  
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 8     
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 10    
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 16    
	               20 Bit    Registers := 128   
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 513   
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 513   
	                8 Bit    Registers := 2054  
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   35 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 2     
	  18 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 20    
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_419_reg_58811_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_419_reg_58811_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U420/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U933/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_163_reg_57530_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_163_reg_57530_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U165/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_2_reg_56725_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_2_reg_56725_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U4/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U259/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U772/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U478/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U991/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U223/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U736/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U422/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U935/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U167/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U680/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U471/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U984/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U216/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U729/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_371_reg_58571_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_371_reg_58571_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U372/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U885/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_115_reg_57290_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_115_reg_57290_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U117/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_499_reg_59211_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_499_reg_59211_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U500/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_243_reg_57931_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_243_reg_57931_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U244/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U757/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U362/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U875/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U16/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U529/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U271/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U784/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U399/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U912/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U144/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U657/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U335/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U848/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U80/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U593/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U463/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U976/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U208/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U721/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U303/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U816/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U48/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U561/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U431/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U944/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U176/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U689/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U367/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U880/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U112/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U625/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U495/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1008/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U239/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U752/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_324_reg_58336_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_324_reg_58336_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U325/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U838/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_68_reg_57055_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_68_reg_57055_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U70/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_452_reg_58976_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_452_reg_58976_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U453/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U966/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_196_reg_57695_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_196_reg_57695_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U198/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U711/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_36_reg_56895_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_36_reg_56895_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U38/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_292_reg_58176_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_292_reg_58176_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U293/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U806/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_420_reg_58816_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_420_reg_58816_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U421/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U934/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_164_reg_57535_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_164_reg_57535_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U166/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_356_reg_58496_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_356_reg_58496_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U357/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U870/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_100_reg_57215_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_100_reg_57215_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U102/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_484_reg_59136_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_484_reg_59136_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U485/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U998/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U229/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U742/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_6_reg_56745_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_6_reg_56745_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U8/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_262_reg_58026_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_262_reg_58026_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U263/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U776/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_390_reg_58666_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_390_reg_58666_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U391/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U904/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_134_reg_57385_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_134_reg_57385_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U136/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_326_reg_58346_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_326_reg_58346_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U327/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U840/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_70_reg_57065_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_70_reg_57065_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U72/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_454_reg_58986_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_454_reg_58986_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U455/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U968/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_198_reg_57705_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_198_reg_57705_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U200/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U713/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_422_reg_58826_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_422_reg_58826_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U423/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U936/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_166_reg_57545_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_166_reg_57545_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U168/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_358_reg_58506_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_358_reg_58506_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U359/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U872/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_102_reg_57225_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_102_reg_57225_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U104/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_486_reg_59146_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_486_reg_59146_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U487/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_230_reg_57866_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_230_reg_57866_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U231/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U744/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_7_reg_56750_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_7_reg_56750_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U9/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_263_reg_58031_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_263_reg_58031_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U264/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U777/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_391_reg_58671_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_391_reg_58671_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U392/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U905/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_135_reg_57390_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_135_reg_57390_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U137/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_327_reg_58351_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_327_reg_58351_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U328/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U841/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_71_reg_57070_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_71_reg_57070_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U73/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U456/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U969/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U201/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U714/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_20_reg_56815_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_20_reg_56815_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U22/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_276_reg_58096_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_276_reg_58096_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U277/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U790/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_404_reg_58736_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_404_reg_58736_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U405/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U918/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_148_reg_57455_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_148_reg_57455_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U150/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_340_reg_58416_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_340_reg_58416_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U341/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U854/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_84_reg_57135_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_84_reg_57135_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U86/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_468_reg_59056_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_468_reg_59056_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U469/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U982/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_212_reg_57775_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_212_reg_57775_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U214/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U727/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_308_reg_58256_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_308_reg_58256_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U309/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U822/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_52_reg_56975_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_52_reg_56975_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U54/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_436_reg_58896_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_436_reg_58896_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U437/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U950/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_180_reg_57615_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_180_reg_57615_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U182/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U695/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_372_reg_58576_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_372_reg_58576_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U373/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U886/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_116_reg_57295_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_116_reg_57295_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U118/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_500_reg_59216_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_500_reg_59216_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U501/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_244_reg_57936_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_244_reg_57936_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U245/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U758/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_21_reg_56820_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_21_reg_56820_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U23/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_277_reg_58101_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_277_reg_58101_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U278/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U791/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_405_reg_58741_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_405_reg_58741_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U406/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U919/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_149_reg_57460_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_149_reg_57460_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U151/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_341_reg_58421_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_341_reg_58421_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U342/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U855/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_85_reg_57140_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_85_reg_57140_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U87/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_469_reg_59061_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_469_reg_59061_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U470/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U983/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_213_reg_57780_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_213_reg_57780_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U215/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U728/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_309_reg_58261_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_309_reg_58261_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U310/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U823/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_53_reg_56980_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_53_reg_56980_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U55/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_437_reg_58901_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_437_reg_58901_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U438/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U951/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_181_reg_57620_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_181_reg_57620_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U183/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U696/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_373_reg_58581_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_373_reg_58581_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U374/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U887/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_117_reg_57300_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_117_reg_57300_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U119/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U502/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1015/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U246/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U759/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U464/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U977/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U209/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U722/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U188/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U701/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U320/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U833/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U65/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U578/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U448/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U961/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U193/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U706/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U384/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U897/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U129/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U642/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U512/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1025/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U256/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U769/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U480/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U993/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U225/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U738/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U447/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U960/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U192/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U705/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U496/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1009/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U240/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U753/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U13/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U526/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U268/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U781/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U396/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U909/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U141/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U654/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U332/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U845/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U77/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U590/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U460/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U973/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U205/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U718/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U14/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U527/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U269/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U782/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U397/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U910/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U142/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U655/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U317/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U830/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U62/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U575/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U302/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U815/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_45_reg_56940_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_45_reg_56940_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U47/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U430/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U943/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U175/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U688/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U366/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U879/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U111/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U624/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U494/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1007/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U238/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U751/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U31/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U544/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U286/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U799/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U414/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U927/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U159/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U672/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U350/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U863/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U95/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U608/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U415/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U928/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U160/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U673/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U352/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U865/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U97/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U610/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U354/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U867/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U99/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U612/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_4_reg_56735_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_4_reg_56735_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U6/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_260_reg_58016_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_260_reg_58016_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U261/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U774/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_388_reg_58656_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_388_reg_58656_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U389/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U902/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_132_reg_57375_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_132_reg_57375_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U134/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U450/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U963/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U195/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U708/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U34/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U547/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U289/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U802/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_355_reg_58491_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_355_reg_58491_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U356/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U869/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_99_reg_57210_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_99_reg_57210_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U101/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U387/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U900/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U132/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U645/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U323/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U836/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U68/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U581/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U451/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U964/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U196/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U709/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U513/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U514/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U482/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U995/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U35/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U548/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U290/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U803/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U418/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U931/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U163/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U676/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U3/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U516/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U258/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U771/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U386/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U899/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U131/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U644/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U322/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U835/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U67/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U580/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_325_reg_58341_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_325_reg_58341_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U326/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U839/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_69_reg_57060_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_69_reg_57060_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U71/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_453_reg_58981_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_453_reg_58981_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U454/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U967/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_197_reg_57700_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_197_reg_57700_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U199/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U712/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_39_reg_56910_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_39_reg_56910_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U41/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_295_reg_58191_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_295_reg_58191_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U296/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U809/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_423_reg_58831_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_423_reg_58831_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U424/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U937/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_167_reg_57550_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_167_reg_57550_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U169/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_359_reg_58511_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_359_reg_58511_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U360/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U873/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_103_reg_57230_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_103_reg_57230_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U105/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_487_reg_59151_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_487_reg_59151_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U488/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_231_reg_57871_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_231_reg_57871_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U232/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U745/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U44/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U557/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U299/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U812/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U427/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U940/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U172/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U685/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U363/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U876/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U108/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U621/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U491/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1004/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U235/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U748/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U25/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U538/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U280/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U793/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U408/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U921/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U153/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U666/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U329/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U842/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U74/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U587/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U457/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U970/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U202/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U715/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U11/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U524/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U266/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U779/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U394/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U907/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U139/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U652/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U330/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U843/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U75/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U588/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U458/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U971/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U203/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U716/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U43/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U556/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U298/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U811/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U426/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U939/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U171/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U684/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U107/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U620/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U490/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1003/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U234/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U747/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U24/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U537/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U279/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U792/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U407/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U920/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U152/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U665/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U343/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U856/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U88/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U601/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U311/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U824/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U56/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U569/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U439/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U952/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U184/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U697/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U375/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U888/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U120/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U633/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U503/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1016/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U247/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U760/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U315/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U828/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U60/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U573/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U443/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U956/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U379/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U892/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U124/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U637/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U507/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1020/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U251/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U764/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_19_reg_56810_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_19_reg_56810_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U21/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_275_reg_58091_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_275_reg_58091_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U276/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U789/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_403_reg_58731_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_403_reg_58731_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U404/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U917/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_147_reg_57450_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_147_reg_57450_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U149/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_339_reg_58411_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_339_reg_58411_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U340/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U853/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_83_reg_57130_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_83_reg_57130_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U85/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_467_reg_59051_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_467_reg_59051_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U468/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U981/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_211_reg_57770_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_211_reg_57770_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U213/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U726/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_307_reg_58251_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_307_reg_58251_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U308/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U821/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_51_reg_56970_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_51_reg_56970_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U53/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_435_reg_58891_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_435_reg_58891_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U436/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U949/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_179_reg_57610_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_179_reg_57610_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U181/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U694/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U45/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U558/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U300/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U813/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U428/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U941/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U173/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U686/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U364/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U877/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U109/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U622/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U492/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1005/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U236/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U749/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_305_reg_58241_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_305_reg_58241_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U306/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U819/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_49_reg_56960_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_49_reg_56960_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U51/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_16_reg_56795_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_16_reg_56795_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U18/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_272_reg_58076_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_272_reg_58076_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U273/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U786/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_400_reg_58716_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_400_reg_58716_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U401/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U914/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_144_reg_57435_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_144_reg_57435_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U146/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_38_reg_56905_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_38_reg_56905_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U40/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_294_reg_58186_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_294_reg_58186_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U295/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U808/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_37_reg_56900_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_37_reg_56900_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U39/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_293_reg_58181_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_293_reg_58181_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U294/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U807/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_357_reg_58501_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_357_reg_58501_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U358/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U871/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_101_reg_57220_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_101_reg_57220_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U103/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_485_reg_59141_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_485_reg_59141_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U486/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U999/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_229_reg_57861_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_229_reg_57861_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U230/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U743/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U30/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U543/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U285/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U798/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U413/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U926/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U158/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U671/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U349/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U862/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U94/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U607/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U477/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U990/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U222/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U735/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U2/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U515/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U257/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U770/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U385/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U898/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U130/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U643/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U321/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U834/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U66/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U579/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U449/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U962/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U194/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U707/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U417/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U930/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U162/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U675/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U353/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U866/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U98/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U611/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U481/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U994/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U226/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U739/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_47_reg_56950_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_47_reg_56950_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U49/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U33/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U546/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U288/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U801/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U416/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U929/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U161/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U674/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U15/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U528/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U270/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U783/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U398/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U911/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U143/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U656/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U334/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U847/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U79/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U592/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U462/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U975/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U207/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U720/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U333/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U846/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U78/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U591/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U461/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U974/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U206/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U719/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U12/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U525/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U267/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U780/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U395/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U908/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U140/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U653/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U331/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U844/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U76/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U589/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U459/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U972/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U204/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U717/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U344/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U857/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U89/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U602/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U472/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U985/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U217/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U730/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_15_reg_56790_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_15_reg_56790_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U17/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_271_reg_58071_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_271_reg_58071_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U272/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U785/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_399_reg_58711_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_399_reg_58711_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U400/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U913/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_143_reg_57430_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_143_reg_57430_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U145/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_335_reg_58391_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_335_reg_58391_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U336/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U849/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_79_reg_57110_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_79_reg_57110_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U81/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_303_reg_58231_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_303_reg_58231_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U304/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U817/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_431_reg_58871_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_431_reg_58871_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U432/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U945/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_175_reg_57590_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_175_reg_57590_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U177/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U690/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_367_reg_58551_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_367_reg_58551_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U368/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U881/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_111_reg_57270_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_111_reg_57270_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U113/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_304_reg_58236_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_304_reg_58236_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U305/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U818/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_48_reg_56955_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_48_reg_56955_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U50/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_432_reg_58876_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_432_reg_58876_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U433/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U946/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_176_reg_57595_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_176_reg_57595_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U178/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U691/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_368_reg_58556_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_368_reg_58556_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U369/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U882/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_112_reg_57275_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_112_reg_57275_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U114/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_496_reg_59196_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_496_reg_59196_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U497/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_240_reg_57916_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_240_reg_57916_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U241/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U754/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_17_reg_56800_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_17_reg_56800_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U19/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_273_reg_58081_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_273_reg_58081_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U274/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U787/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_401_reg_58721_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_401_reg_58721_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U402/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U915/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_145_reg_57440_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_145_reg_57440_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U147/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_337_reg_58401_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_337_reg_58401_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U338/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U851/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_81_reg_57120_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_81_reg_57120_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U83/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_465_reg_59041_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_465_reg_59041_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U466/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U979/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_209_reg_57760_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_209_reg_57760_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U211/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U724/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_433_reg_58881_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_433_reg_58881_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U434/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U947/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_177_reg_57600_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_177_reg_57600_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U179/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U692/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_369_reg_58561_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_369_reg_58561_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U370/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U883/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_113_reg_57280_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_113_reg_57280_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U115/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_497_reg_59201_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_497_reg_59201_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U498/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_241_reg_57921_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_241_reg_57921_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U242/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U755/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_18_reg_56805_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_18_reg_56805_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U20/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_274_reg_58086_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_274_reg_58086_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U275/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U788/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_402_reg_58726_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_402_reg_58726_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U403/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U916/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_146_reg_57445_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_146_reg_57445_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U148/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_338_reg_58406_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_338_reg_58406_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U339/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U852/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_82_reg_57125_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_82_reg_57125_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U84/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_466_reg_59046_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_466_reg_59046_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U467/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U980/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_210_reg_57765_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_210_reg_57765_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U212/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U725/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_306_reg_58246_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_306_reg_58246_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U307/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U820/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_50_reg_56965_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_50_reg_56965_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U52/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_434_reg_58886_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_434_reg_58886_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U435/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U948/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_178_reg_57605_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_178_reg_57605_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U180/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U693/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_370_reg_58566_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_370_reg_58566_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U371/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U884/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_114_reg_57285_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_114_reg_57285_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U116/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_498_reg_59206_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_498_reg_59206_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U499/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_242_reg_57926_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_242_reg_57926_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U243/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U756/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_34_reg_56885_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_34_reg_56885_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U36/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_290_reg_58166_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_290_reg_58166_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U291/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U804/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_418_reg_58806_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_418_reg_58806_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U419/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U932/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_162_reg_57525_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_162_reg_57525_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U164/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_354_reg_58486_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_354_reg_58486_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U355/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U868/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_98_reg_57205_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_98_reg_57205_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U100/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_482_reg_59126_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_482_reg_59126_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U483/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U996/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_226_reg_57846_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_226_reg_57846_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U227/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U740/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_3_reg_56730_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_3_reg_56730_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U5/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_259_reg_58011_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_259_reg_58011_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U260/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U773/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_387_reg_58651_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_387_reg_58651_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U388/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U901/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_131_reg_57370_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_131_reg_57370_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U133/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_323_reg_58331_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_323_reg_58331_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U324/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U837/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_67_reg_57050_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_67_reg_57050_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U69/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_451_reg_58971_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_451_reg_58971_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U452/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U965/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_195_reg_57690_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_195_reg_57690_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U197/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U710/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_35_reg_56890_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_35_reg_56890_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U37/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_291_reg_58171_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_291_reg_58171_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U292/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U805/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_483_reg_59131_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_483_reg_59131_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U484/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U997/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_227_reg_57851_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_227_reg_57851_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U228/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U741/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_318_reg_58306_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_318_reg_58306_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U319/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U832/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_62_reg_57025_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_62_reg_57025_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U64/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_382_reg_58626_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_382_reg_58626_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U383/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U896/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_126_reg_57345_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_126_reg_57345_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U128/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_510_reg_59266_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_510_reg_59266_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U511/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_254_reg_57986_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_254_reg_57986_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U255/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U768/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_350_reg_58466_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_350_reg_58466_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U351/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U864/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_94_reg_57185_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_94_reg_57185_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U96/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_478_reg_59106_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_478_reg_59106_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U479/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U992/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_222_reg_57825_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_222_reg_57825_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U224/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U737/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_30_reg_56865_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_30_reg_56865_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U32/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_286_reg_58146_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_286_reg_58146_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U287/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U800/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_317_reg_58301_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_317_reg_58301_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U318/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U831/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_61_reg_57020_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_61_reg_57020_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U63/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_445_reg_58941_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_445_reg_58941_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U446/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U959/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_189_reg_57660_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_189_reg_57660_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U191/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U704/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_381_reg_58621_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_381_reg_58621_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U382/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U895/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_125_reg_57340_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_125_reg_57340_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U127/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_509_reg_59261_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_509_reg_59261_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U510/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_253_reg_57981_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_253_reg_57981_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U254/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U767/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_380_reg_58616_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_380_reg_58616_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U381/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U894/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_124_reg_57335_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_124_reg_57335_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U126/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_508_reg_59256_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_508_reg_59256_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U509/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_252_reg_57976_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_252_reg_57976_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U253/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U766/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_444_reg_58936_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_444_reg_58936_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U445/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U958/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_188_reg_57655_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_188_reg_57655_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U190/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U703/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_44_reg_56935_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_44_reg_56935_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U46/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_300_reg_58216_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_300_reg_58216_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U301/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U814/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_428_reg_58856_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_428_reg_58856_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U429/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U942/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_172_reg_57575_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_172_reg_57575_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U174/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_364_reg_58536_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_364_reg_58536_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U365/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U878/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_108_reg_57255_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_108_reg_57255_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U110/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_492_reg_59176_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_492_reg_59176_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U493/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_236_reg_57896_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_236_reg_57896_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U237/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U750/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_27_reg_56850_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_27_reg_56850_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U29/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_283_reg_58131_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_283_reg_58131_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U284/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U797/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_411_reg_58771_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_411_reg_58771_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U412/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U925/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_155_reg_57490_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_155_reg_57490_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U157/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_347_reg_58451_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_347_reg_58451_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U348/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U861/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_91_reg_57170_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_91_reg_57170_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U93/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_475_reg_59091_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_475_reg_59091_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U476/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U989/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_219_reg_57810_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_219_reg_57810_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U221/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U734/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_315_reg_58291_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_315_reg_58291_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U316/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U829/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_59_reg_57010_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_59_reg_57010_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U61/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_443_reg_58931_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_443_reg_58931_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U444/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U957/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_187_reg_57650_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_187_reg_57650_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U189/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U702/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_379_reg_58611_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_379_reg_58611_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U380/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U893/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_123_reg_57330_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_123_reg_57330_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U125/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_507_reg_59251_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_507_reg_59251_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U508/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_251_reg_57971_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_251_reg_57971_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U252/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U765/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_26_reg_56845_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_26_reg_56845_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U28/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_282_reg_58126_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_282_reg_58126_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U283/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U796/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_410_reg_58766_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_410_reg_58766_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U411/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U924/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_154_reg_57485_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_154_reg_57485_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U156/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_346_reg_58446_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_346_reg_58446_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U347/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U860/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_90_reg_57165_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_90_reg_57165_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U92/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_474_reg_59086_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_474_reg_59086_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U475/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U988/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_218_reg_57805_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_218_reg_57805_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U220/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U733/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_25_reg_56840_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_25_reg_56840_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U27/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_281_reg_58121_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_281_reg_58121_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U282/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U795/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_409_reg_58761_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_409_reg_58761_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U410/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U923/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_153_reg_57480_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_153_reg_57480_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U155/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_345_reg_58441_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_345_reg_58441_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U346/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U859/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_89_reg_57160_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_89_reg_57160_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U91/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_473_reg_59081_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_473_reg_59081_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U474/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U987/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_217_reg_57800_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_217_reg_57800_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U219/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U732/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_313_reg_58281_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_313_reg_58281_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U314/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U827/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_57_reg_57000_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_57_reg_57000_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U59/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_441_reg_58921_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_441_reg_58921_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U442/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U955/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_185_reg_57640_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_185_reg_57640_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U187/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U700/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_377_reg_58601_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_377_reg_58601_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U378/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U891/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_121_reg_57320_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_121_reg_57320_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U123/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_505_reg_59241_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_505_reg_59241_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U506/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_249_reg_57961_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_249_reg_57961_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U250/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U763/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_24_reg_56835_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_24_reg_56835_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U26/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_280_reg_58116_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_280_reg_58116_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U281/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U794/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_408_reg_58756_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_408_reg_58756_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U409/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U922/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_152_reg_57475_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_152_reg_57475_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U154/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_344_reg_58436_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_344_reg_58436_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U345/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U858/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_88_reg_57155_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_88_reg_57155_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U90/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_472_reg_59076_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_472_reg_59076_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U473/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U986/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_216_reg_57795_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_216_reg_57795_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U218/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U731/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_312_reg_58276_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_312_reg_58276_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U313/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U826/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_56_reg_56995_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_56_reg_56995_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U58/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_440_reg_58916_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_440_reg_58916_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U441/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U954/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_184_reg_57635_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_184_reg_57635_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U186/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U699/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_376_reg_58596_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_376_reg_58596_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U377/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U890/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_120_reg_57315_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_120_reg_57315_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U122/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_504_reg_59236_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_504_reg_59236_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U505/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_248_reg_57956_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_248_reg_57956_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U249/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U762/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_40_reg_56915_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_40_reg_56915_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U42/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_296_reg_58196_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_296_reg_58196_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U297/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U810/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_424_reg_58836_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_424_reg_58836_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U425/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U938/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_168_reg_57555_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_168_reg_57555_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U170/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_360_reg_58516_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_360_reg_58516_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U361/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U874/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_104_reg_57235_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_104_reg_57235_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U106/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_488_reg_59156_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_488_reg_59156_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U489/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_232_reg_57876_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_232_reg_57876_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U233/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U746/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_8_reg_56755_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_8_reg_56755_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U10/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_264_reg_58036_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_264_reg_58036_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U265/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U778/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_392_reg_58676_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_392_reg_58676_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U393/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U906/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_136_reg_57395_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_136_reg_57395_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U138/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_311_reg_58271_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_311_reg_58271_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U312/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U825/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_55_reg_56990_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_55_reg_56990_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U57/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_439_reg_58911_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_439_reg_58911_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U440/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U953/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_183_reg_57630_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_183_reg_57630_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U185/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U698/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_375_reg_58591_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_375_reg_58591_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U376/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U889/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_119_reg_57310_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_119_reg_57310_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U121/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_503_reg_59231_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_503_reg_59231_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U504/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_247_reg_57951_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_247_reg_57951_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U248/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U761/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_336_reg_58396_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_336_reg_58396_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U337/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U850/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_80_reg_57115_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_80_reg_57115_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U82/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_464_reg_59036_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_464_reg_59036_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U465/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U978/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_208_reg_57755_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_208_reg_57755_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U210/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U723/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_5_reg_56740_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_5_reg_56740_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U7/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_261_reg_58021_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_261_reg_58021_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U262/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U775/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_389_reg_58661_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_389_reg_58661_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U390/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U903/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register sub_ln15_133_reg_57380_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_133_reg_57380_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U135/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 1549.500 ; gain = 419.258
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_163_reg_57530_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_163_reg_57530_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U165/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U678/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_2_reg_56725_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_2_reg_56725_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U4/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U517/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_115_reg_57290_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_115_reg_57290_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U117/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U630/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_499_reg_59211_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_499_reg_59211_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U500/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1013/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_68_reg_57055_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_68_reg_57055_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U70/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U583/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_36_reg_56895_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_36_reg_56895_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U38/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U551/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_164_reg_57535_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_164_reg_57535_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U166/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U679/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_100_reg_57215_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_100_reg_57215_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U102/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U615/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_6_reg_56745_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_6_reg_56745_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U8/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U521/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_134_reg_57385_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_134_reg_57385_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U136/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U649/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_70_reg_57065_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_70_reg_57065_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U72/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U585/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_166_reg_57545_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_166_reg_57545_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U168/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U681/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_102_reg_57225_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_102_reg_57225_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U104/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U617/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_486_reg_59146_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_486_reg_59146_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U487/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1000/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_7_reg_56750_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_7_reg_56750_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U9/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U522/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_135_reg_57390_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_135_reg_57390_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U137/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U650/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_71_reg_57070_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_71_reg_57070_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U73/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U586/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_20_reg_56815_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_20_reg_56815_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U22/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U535/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_148_reg_57455_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_148_reg_57455_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U150/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U663/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_84_reg_57135_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_84_reg_57135_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U86/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U599/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_52_reg_56975_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_52_reg_56975_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U54/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U567/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_116_reg_57295_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_116_reg_57295_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U118/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U631/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_500_reg_59216_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_500_reg_59216_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U501/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1014/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_21_reg_56820_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_21_reg_56820_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U23/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U536/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_149_reg_57460_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_149_reg_57460_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U151/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U664/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_85_reg_57140_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_85_reg_57140_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U87/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U600/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_53_reg_56980_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_53_reg_56980_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U55/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U568/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_117_reg_57300_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_117_reg_57300_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U119/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U632/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_45_reg_56940_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_45_reg_56940_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U47/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U560/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_4_reg_56735_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_4_reg_56735_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U6/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U519/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_132_reg_57375_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_132_reg_57375_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U134/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U647/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_99_reg_57210_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_99_reg_57210_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U101/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U614/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_69_reg_57060_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_69_reg_57060_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U71/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U584/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_39_reg_56910_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_39_reg_56910_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U41/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U554/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_167_reg_57550_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_167_reg_57550_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U169/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U682/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_103_reg_57230_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_103_reg_57230_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U105/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U618/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_487_reg_59151_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_487_reg_59151_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U488/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1001/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_19_reg_56810_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_19_reg_56810_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U21/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U534/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_147_reg_57450_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_147_reg_57450_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U149/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U662/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_83_reg_57130_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_83_reg_57130_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U85/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U598/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_51_reg_56970_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_51_reg_56970_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U53/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U566/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_49_reg_56960_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_49_reg_56960_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U51/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U564/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_16_reg_56795_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_16_reg_56795_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U18/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U531/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_144_reg_57435_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_144_reg_57435_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U146/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U659/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_38_reg_56905_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_38_reg_56905_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U40/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U553/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_37_reg_56900_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_37_reg_56900_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U39/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U552/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_101_reg_57220_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_101_reg_57220_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U103/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U616/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_47_reg_56950_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_47_reg_56950_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U49/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U562/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_15_reg_56790_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_15_reg_56790_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U17/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U530/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_143_reg_57430_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_143_reg_57430_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U145/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U658/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_79_reg_57110_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_79_reg_57110_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U81/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U594/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_111_reg_57270_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_111_reg_57270_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U113/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U626/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_48_reg_56955_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_48_reg_56955_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U50/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U563/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_112_reg_57275_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_112_reg_57275_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U114/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U627/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_496_reg_59196_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_496_reg_59196_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U497/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1010/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_17_reg_56800_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_17_reg_56800_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U19/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U532/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_145_reg_57440_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_145_reg_57440_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U147/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U660/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_81_reg_57120_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_81_reg_57120_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U83/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U596/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_113_reg_57280_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_113_reg_57280_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U115/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U628/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_497_reg_59201_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_497_reg_59201_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U498/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1011/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_18_reg_56805_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_18_reg_56805_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U20/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U533/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_146_reg_57445_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_146_reg_57445_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U148/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U661/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_82_reg_57125_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_82_reg_57125_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U84/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U597/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_50_reg_56965_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_50_reg_56965_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U52/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U565/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_114_reg_57285_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_114_reg_57285_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U116/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U629/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_498_reg_59206_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_498_reg_59206_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U499/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1012/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_34_reg_56885_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_34_reg_56885_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U36/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U549/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_162_reg_57525_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_162_reg_57525_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U164/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U677/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_98_reg_57205_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_98_reg_57205_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U100/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U613/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_3_reg_56730_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_3_reg_56730_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U5/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U518/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_131_reg_57370_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_131_reg_57370_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U133/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U646/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_67_reg_57050_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_67_reg_57050_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U69/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U582/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_35_reg_56890_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_35_reg_56890_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U37/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U550/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_62_reg_57025_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_62_reg_57025_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U64/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U577/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_126_reg_57345_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_126_reg_57345_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U128/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U641/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_510_reg_59266_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_510_reg_59266_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U511/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1024/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_94_reg_57185_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_94_reg_57185_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U96/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U609/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_30_reg_56865_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_30_reg_56865_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U32/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U545/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_61_reg_57020_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_61_reg_57020_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U63/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U576/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_125_reg_57340_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_125_reg_57340_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U127/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U640/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_509_reg_59261_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_509_reg_59261_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U510/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1023/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_124_reg_57335_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_124_reg_57335_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U126/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U639/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_508_reg_59256_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_508_reg_59256_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U509/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1022/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_44_reg_56935_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_44_reg_56935_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U46/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U559/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_172_reg_57575_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_172_reg_57575_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U174/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U687/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_108_reg_57255_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_108_reg_57255_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U110/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U623/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_492_reg_59176_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_492_reg_59176_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U493/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1006/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_27_reg_56850_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_27_reg_56850_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U29/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U542/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_155_reg_57490_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_155_reg_57490_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U157/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U670/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_91_reg_57170_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_91_reg_57170_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U93/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U606/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_59_reg_57010_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_59_reg_57010_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U61/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U574/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_123_reg_57330_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_123_reg_57330_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U125/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U638/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_507_reg_59251_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_507_reg_59251_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U508/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1021/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_26_reg_56845_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_26_reg_56845_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U28/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U541/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_154_reg_57485_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_154_reg_57485_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U156/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U669/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_90_reg_57165_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_90_reg_57165_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U92/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U605/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_25_reg_56840_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_25_reg_56840_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U27/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U540/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_153_reg_57480_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_153_reg_57480_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U155/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U668/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_89_reg_57160_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_89_reg_57160_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U91/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U604/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_57_reg_57000_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_57_reg_57000_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U59/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U572/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_121_reg_57320_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_121_reg_57320_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U123/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U636/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_505_reg_59241_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_505_reg_59241_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U506/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1019/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_24_reg_56835_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_24_reg_56835_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U26/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U539/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_152_reg_57475_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_152_reg_57475_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U154/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U667/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_88_reg_57155_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_88_reg_57155_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U90/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U603/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_56_reg_56995_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_56_reg_56995_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U58/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U571/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_120_reg_57315_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_120_reg_57315_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U122/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U635/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_504_reg_59236_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_504_reg_59236_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U505/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1018/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_40_reg_56915_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_40_reg_56915_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U42/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U555/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_168_reg_57555_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_168_reg_57555_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U170/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U683/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_104_reg_57235_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_104_reg_57235_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U106/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U619/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_488_reg_59156_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_488_reg_59156_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U489/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1002/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_8_reg_56755_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_8_reg_56755_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U10/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U523/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_136_reg_57395_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_136_reg_57395_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U138/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U651/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_55_reg_56990_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_55_reg_56990_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U57/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U570/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_119_reg_57310_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_119_reg_57310_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U121/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U634/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_503_reg_59231_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_503_reg_59231_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U504/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U1017/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_80_reg_57115_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_80_reg_57115_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U82/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U595/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_5_reg_56740_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_5_reg_56740_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U7/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U520/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is (post resource management): (PCIN+A2*B2)'.
DSP Report: register sub_ln15_133_reg_57380_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register sub_ln15_133_reg_57380_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_9s_9s_18_1_1_U135/dout is absorbed into DSP mac_muladd_9s_9s_18s_18_4_1_U648/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+---------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_RC_mac_muladd_9s_9s_18s_18_4_1_DSP48_0 | (PCIN+A*B)'   | 9      | 9      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|eucHW_0                                      | (A2*B2)'      | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|eucHW_0                                      | (PCIN+A2*B2)' | 9      | 9      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:41 ; elapsed = 00:03:49 . Memory (MB): peak = 1549.500 ; gain = 419.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
