// Seed: 1146167003
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_2 = 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  uwire id_0
    , id_6,
    output logic id_1,
    input  logic id_2,
    input  wor   id_3,
    output logic id_4
);
  always @(id_3 or negedge 1'b0) begin : LABEL_0
    id_4 <= id_2;
    id_1 <= 1 - 1'd0 & id_6;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
