
Hendrik_Fischer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ba8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08005c68  08005c68  00015c68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005dd0  08005dd0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08005dd0  08005dd0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005dd0  08005dd0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005dd0  08005dd0  00015dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005dd4  08005dd4  00015dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005dd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000000c  08005de4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08005de4  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bfb0  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d93  00000000  00000000  0002bfe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c30  00000000  00000000  0002dd78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b38  00000000  00000000  0002e9a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012bd0  00000000  00000000  0002f4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f225  00000000  00000000  000420b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006e2bc  00000000  00000000  000512d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000bf591  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e34  00000000  00000000  000bf5e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005c50 	.word	0x08005c50

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005c50 	.word	0x08005c50

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0010      	movs	r0, r2
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	0019      	movs	r1, r3
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f000 ff0d 	bl	8001224 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fe5d 	bl	80010d4 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 feff 	bl	8001224 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 fef5 	bl	8001224 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fe85 	bl	8001158 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fe7b 	bl	8001158 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_dadd>:
 8000470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000472:	464f      	mov	r7, r9
 8000474:	4646      	mov	r6, r8
 8000476:	46d6      	mov	lr, sl
 8000478:	000d      	movs	r5, r1
 800047a:	0004      	movs	r4, r0
 800047c:	b5c0      	push	{r6, r7, lr}
 800047e:	001f      	movs	r7, r3
 8000480:	0011      	movs	r1, r2
 8000482:	0328      	lsls	r0, r5, #12
 8000484:	0f62      	lsrs	r2, r4, #29
 8000486:	0a40      	lsrs	r0, r0, #9
 8000488:	4310      	orrs	r0, r2
 800048a:	007a      	lsls	r2, r7, #1
 800048c:	0d52      	lsrs	r2, r2, #21
 800048e:	00e3      	lsls	r3, r4, #3
 8000490:	033c      	lsls	r4, r7, #12
 8000492:	4691      	mov	r9, r2
 8000494:	0a64      	lsrs	r4, r4, #9
 8000496:	0ffa      	lsrs	r2, r7, #31
 8000498:	0f4f      	lsrs	r7, r1, #29
 800049a:	006e      	lsls	r6, r5, #1
 800049c:	4327      	orrs	r7, r4
 800049e:	4692      	mov	sl, r2
 80004a0:	46b8      	mov	r8, r7
 80004a2:	0d76      	lsrs	r6, r6, #21
 80004a4:	0fed      	lsrs	r5, r5, #31
 80004a6:	00c9      	lsls	r1, r1, #3
 80004a8:	4295      	cmp	r5, r2
 80004aa:	d100      	bne.n	80004ae <__aeabi_dadd+0x3e>
 80004ac:	e099      	b.n	80005e2 <__aeabi_dadd+0x172>
 80004ae:	464c      	mov	r4, r9
 80004b0:	1b34      	subs	r4, r6, r4
 80004b2:	46a4      	mov	ip, r4
 80004b4:	2c00      	cmp	r4, #0
 80004b6:	dc00      	bgt.n	80004ba <__aeabi_dadd+0x4a>
 80004b8:	e07c      	b.n	80005b4 <__aeabi_dadd+0x144>
 80004ba:	464a      	mov	r2, r9
 80004bc:	2a00      	cmp	r2, #0
 80004be:	d100      	bne.n	80004c2 <__aeabi_dadd+0x52>
 80004c0:	e0b8      	b.n	8000634 <__aeabi_dadd+0x1c4>
 80004c2:	4ac5      	ldr	r2, [pc, #788]	; (80007d8 <__aeabi_dadd+0x368>)
 80004c4:	4296      	cmp	r6, r2
 80004c6:	d100      	bne.n	80004ca <__aeabi_dadd+0x5a>
 80004c8:	e11c      	b.n	8000704 <__aeabi_dadd+0x294>
 80004ca:	2280      	movs	r2, #128	; 0x80
 80004cc:	003c      	movs	r4, r7
 80004ce:	0412      	lsls	r2, r2, #16
 80004d0:	4314      	orrs	r4, r2
 80004d2:	46a0      	mov	r8, r4
 80004d4:	4662      	mov	r2, ip
 80004d6:	2a38      	cmp	r2, #56	; 0x38
 80004d8:	dd00      	ble.n	80004dc <__aeabi_dadd+0x6c>
 80004da:	e161      	b.n	80007a0 <__aeabi_dadd+0x330>
 80004dc:	2a1f      	cmp	r2, #31
 80004de:	dd00      	ble.n	80004e2 <__aeabi_dadd+0x72>
 80004e0:	e1cc      	b.n	800087c <__aeabi_dadd+0x40c>
 80004e2:	4664      	mov	r4, ip
 80004e4:	2220      	movs	r2, #32
 80004e6:	1b12      	subs	r2, r2, r4
 80004e8:	4644      	mov	r4, r8
 80004ea:	4094      	lsls	r4, r2
 80004ec:	000f      	movs	r7, r1
 80004ee:	46a1      	mov	r9, r4
 80004f0:	4664      	mov	r4, ip
 80004f2:	4091      	lsls	r1, r2
 80004f4:	40e7      	lsrs	r7, r4
 80004f6:	464c      	mov	r4, r9
 80004f8:	1e4a      	subs	r2, r1, #1
 80004fa:	4191      	sbcs	r1, r2
 80004fc:	433c      	orrs	r4, r7
 80004fe:	4642      	mov	r2, r8
 8000500:	4321      	orrs	r1, r4
 8000502:	4664      	mov	r4, ip
 8000504:	40e2      	lsrs	r2, r4
 8000506:	1a80      	subs	r0, r0, r2
 8000508:	1a5c      	subs	r4, r3, r1
 800050a:	42a3      	cmp	r3, r4
 800050c:	419b      	sbcs	r3, r3
 800050e:	425f      	negs	r7, r3
 8000510:	1bc7      	subs	r7, r0, r7
 8000512:	023b      	lsls	r3, r7, #8
 8000514:	d400      	bmi.n	8000518 <__aeabi_dadd+0xa8>
 8000516:	e0d0      	b.n	80006ba <__aeabi_dadd+0x24a>
 8000518:	027f      	lsls	r7, r7, #9
 800051a:	0a7f      	lsrs	r7, r7, #9
 800051c:	2f00      	cmp	r7, #0
 800051e:	d100      	bne.n	8000522 <__aeabi_dadd+0xb2>
 8000520:	e0ff      	b.n	8000722 <__aeabi_dadd+0x2b2>
 8000522:	0038      	movs	r0, r7
 8000524:	f001 fd10 	bl	8001f48 <__clzsi2>
 8000528:	0001      	movs	r1, r0
 800052a:	3908      	subs	r1, #8
 800052c:	2320      	movs	r3, #32
 800052e:	0022      	movs	r2, r4
 8000530:	1a5b      	subs	r3, r3, r1
 8000532:	408f      	lsls	r7, r1
 8000534:	40da      	lsrs	r2, r3
 8000536:	408c      	lsls	r4, r1
 8000538:	4317      	orrs	r7, r2
 800053a:	42b1      	cmp	r1, r6
 800053c:	da00      	bge.n	8000540 <__aeabi_dadd+0xd0>
 800053e:	e0ff      	b.n	8000740 <__aeabi_dadd+0x2d0>
 8000540:	1b89      	subs	r1, r1, r6
 8000542:	1c4b      	adds	r3, r1, #1
 8000544:	2b1f      	cmp	r3, #31
 8000546:	dd00      	ble.n	800054a <__aeabi_dadd+0xda>
 8000548:	e0a8      	b.n	800069c <__aeabi_dadd+0x22c>
 800054a:	2220      	movs	r2, #32
 800054c:	0039      	movs	r1, r7
 800054e:	1ad2      	subs	r2, r2, r3
 8000550:	0020      	movs	r0, r4
 8000552:	4094      	lsls	r4, r2
 8000554:	4091      	lsls	r1, r2
 8000556:	40d8      	lsrs	r0, r3
 8000558:	1e62      	subs	r2, r4, #1
 800055a:	4194      	sbcs	r4, r2
 800055c:	40df      	lsrs	r7, r3
 800055e:	2600      	movs	r6, #0
 8000560:	4301      	orrs	r1, r0
 8000562:	430c      	orrs	r4, r1
 8000564:	0763      	lsls	r3, r4, #29
 8000566:	d009      	beq.n	800057c <__aeabi_dadd+0x10c>
 8000568:	230f      	movs	r3, #15
 800056a:	4023      	ands	r3, r4
 800056c:	2b04      	cmp	r3, #4
 800056e:	d005      	beq.n	800057c <__aeabi_dadd+0x10c>
 8000570:	1d23      	adds	r3, r4, #4
 8000572:	42a3      	cmp	r3, r4
 8000574:	41a4      	sbcs	r4, r4
 8000576:	4264      	negs	r4, r4
 8000578:	193f      	adds	r7, r7, r4
 800057a:	001c      	movs	r4, r3
 800057c:	023b      	lsls	r3, r7, #8
 800057e:	d400      	bmi.n	8000582 <__aeabi_dadd+0x112>
 8000580:	e09e      	b.n	80006c0 <__aeabi_dadd+0x250>
 8000582:	4b95      	ldr	r3, [pc, #596]	; (80007d8 <__aeabi_dadd+0x368>)
 8000584:	3601      	adds	r6, #1
 8000586:	429e      	cmp	r6, r3
 8000588:	d100      	bne.n	800058c <__aeabi_dadd+0x11c>
 800058a:	e0b7      	b.n	80006fc <__aeabi_dadd+0x28c>
 800058c:	4a93      	ldr	r2, [pc, #588]	; (80007dc <__aeabi_dadd+0x36c>)
 800058e:	08e4      	lsrs	r4, r4, #3
 8000590:	4017      	ands	r7, r2
 8000592:	077b      	lsls	r3, r7, #29
 8000594:	0571      	lsls	r1, r6, #21
 8000596:	027f      	lsls	r7, r7, #9
 8000598:	4323      	orrs	r3, r4
 800059a:	0b3f      	lsrs	r7, r7, #12
 800059c:	0d4a      	lsrs	r2, r1, #21
 800059e:	0512      	lsls	r2, r2, #20
 80005a0:	433a      	orrs	r2, r7
 80005a2:	07ed      	lsls	r5, r5, #31
 80005a4:	432a      	orrs	r2, r5
 80005a6:	0018      	movs	r0, r3
 80005a8:	0011      	movs	r1, r2
 80005aa:	bce0      	pop	{r5, r6, r7}
 80005ac:	46ba      	mov	sl, r7
 80005ae:	46b1      	mov	r9, r6
 80005b0:	46a8      	mov	r8, r5
 80005b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b4:	2c00      	cmp	r4, #0
 80005b6:	d04b      	beq.n	8000650 <__aeabi_dadd+0x1e0>
 80005b8:	464c      	mov	r4, r9
 80005ba:	1ba4      	subs	r4, r4, r6
 80005bc:	46a4      	mov	ip, r4
 80005be:	2e00      	cmp	r6, #0
 80005c0:	d000      	beq.n	80005c4 <__aeabi_dadd+0x154>
 80005c2:	e123      	b.n	800080c <__aeabi_dadd+0x39c>
 80005c4:	0004      	movs	r4, r0
 80005c6:	431c      	orrs	r4, r3
 80005c8:	d100      	bne.n	80005cc <__aeabi_dadd+0x15c>
 80005ca:	e1af      	b.n	800092c <__aeabi_dadd+0x4bc>
 80005cc:	4662      	mov	r2, ip
 80005ce:	1e54      	subs	r4, r2, #1
 80005d0:	2a01      	cmp	r2, #1
 80005d2:	d100      	bne.n	80005d6 <__aeabi_dadd+0x166>
 80005d4:	e215      	b.n	8000a02 <__aeabi_dadd+0x592>
 80005d6:	4d80      	ldr	r5, [pc, #512]	; (80007d8 <__aeabi_dadd+0x368>)
 80005d8:	45ac      	cmp	ip, r5
 80005da:	d100      	bne.n	80005de <__aeabi_dadd+0x16e>
 80005dc:	e1c8      	b.n	8000970 <__aeabi_dadd+0x500>
 80005de:	46a4      	mov	ip, r4
 80005e0:	e11b      	b.n	800081a <__aeabi_dadd+0x3aa>
 80005e2:	464a      	mov	r2, r9
 80005e4:	1ab2      	subs	r2, r6, r2
 80005e6:	4694      	mov	ip, r2
 80005e8:	2a00      	cmp	r2, #0
 80005ea:	dc00      	bgt.n	80005ee <__aeabi_dadd+0x17e>
 80005ec:	e0ac      	b.n	8000748 <__aeabi_dadd+0x2d8>
 80005ee:	464a      	mov	r2, r9
 80005f0:	2a00      	cmp	r2, #0
 80005f2:	d043      	beq.n	800067c <__aeabi_dadd+0x20c>
 80005f4:	4a78      	ldr	r2, [pc, #480]	; (80007d8 <__aeabi_dadd+0x368>)
 80005f6:	4296      	cmp	r6, r2
 80005f8:	d100      	bne.n	80005fc <__aeabi_dadd+0x18c>
 80005fa:	e1af      	b.n	800095c <__aeabi_dadd+0x4ec>
 80005fc:	2280      	movs	r2, #128	; 0x80
 80005fe:	003c      	movs	r4, r7
 8000600:	0412      	lsls	r2, r2, #16
 8000602:	4314      	orrs	r4, r2
 8000604:	46a0      	mov	r8, r4
 8000606:	4662      	mov	r2, ip
 8000608:	2a38      	cmp	r2, #56	; 0x38
 800060a:	dc67      	bgt.n	80006dc <__aeabi_dadd+0x26c>
 800060c:	2a1f      	cmp	r2, #31
 800060e:	dc00      	bgt.n	8000612 <__aeabi_dadd+0x1a2>
 8000610:	e15f      	b.n	80008d2 <__aeabi_dadd+0x462>
 8000612:	4647      	mov	r7, r8
 8000614:	3a20      	subs	r2, #32
 8000616:	40d7      	lsrs	r7, r2
 8000618:	4662      	mov	r2, ip
 800061a:	2a20      	cmp	r2, #32
 800061c:	d005      	beq.n	800062a <__aeabi_dadd+0x1ba>
 800061e:	4664      	mov	r4, ip
 8000620:	2240      	movs	r2, #64	; 0x40
 8000622:	1b12      	subs	r2, r2, r4
 8000624:	4644      	mov	r4, r8
 8000626:	4094      	lsls	r4, r2
 8000628:	4321      	orrs	r1, r4
 800062a:	1e4a      	subs	r2, r1, #1
 800062c:	4191      	sbcs	r1, r2
 800062e:	000c      	movs	r4, r1
 8000630:	433c      	orrs	r4, r7
 8000632:	e057      	b.n	80006e4 <__aeabi_dadd+0x274>
 8000634:	003a      	movs	r2, r7
 8000636:	430a      	orrs	r2, r1
 8000638:	d100      	bne.n	800063c <__aeabi_dadd+0x1cc>
 800063a:	e105      	b.n	8000848 <__aeabi_dadd+0x3d8>
 800063c:	0022      	movs	r2, r4
 800063e:	3a01      	subs	r2, #1
 8000640:	2c01      	cmp	r4, #1
 8000642:	d100      	bne.n	8000646 <__aeabi_dadd+0x1d6>
 8000644:	e182      	b.n	800094c <__aeabi_dadd+0x4dc>
 8000646:	4c64      	ldr	r4, [pc, #400]	; (80007d8 <__aeabi_dadd+0x368>)
 8000648:	45a4      	cmp	ip, r4
 800064a:	d05b      	beq.n	8000704 <__aeabi_dadd+0x294>
 800064c:	4694      	mov	ip, r2
 800064e:	e741      	b.n	80004d4 <__aeabi_dadd+0x64>
 8000650:	4c63      	ldr	r4, [pc, #396]	; (80007e0 <__aeabi_dadd+0x370>)
 8000652:	1c77      	adds	r7, r6, #1
 8000654:	4227      	tst	r7, r4
 8000656:	d000      	beq.n	800065a <__aeabi_dadd+0x1ea>
 8000658:	e0c4      	b.n	80007e4 <__aeabi_dadd+0x374>
 800065a:	0004      	movs	r4, r0
 800065c:	431c      	orrs	r4, r3
 800065e:	2e00      	cmp	r6, #0
 8000660:	d000      	beq.n	8000664 <__aeabi_dadd+0x1f4>
 8000662:	e169      	b.n	8000938 <__aeabi_dadd+0x4c8>
 8000664:	2c00      	cmp	r4, #0
 8000666:	d100      	bne.n	800066a <__aeabi_dadd+0x1fa>
 8000668:	e1bf      	b.n	80009ea <__aeabi_dadd+0x57a>
 800066a:	4644      	mov	r4, r8
 800066c:	430c      	orrs	r4, r1
 800066e:	d000      	beq.n	8000672 <__aeabi_dadd+0x202>
 8000670:	e1d0      	b.n	8000a14 <__aeabi_dadd+0x5a4>
 8000672:	0742      	lsls	r2, r0, #29
 8000674:	08db      	lsrs	r3, r3, #3
 8000676:	4313      	orrs	r3, r2
 8000678:	08c0      	lsrs	r0, r0, #3
 800067a:	e029      	b.n	80006d0 <__aeabi_dadd+0x260>
 800067c:	003a      	movs	r2, r7
 800067e:	430a      	orrs	r2, r1
 8000680:	d100      	bne.n	8000684 <__aeabi_dadd+0x214>
 8000682:	e170      	b.n	8000966 <__aeabi_dadd+0x4f6>
 8000684:	4662      	mov	r2, ip
 8000686:	4664      	mov	r4, ip
 8000688:	3a01      	subs	r2, #1
 800068a:	2c01      	cmp	r4, #1
 800068c:	d100      	bne.n	8000690 <__aeabi_dadd+0x220>
 800068e:	e0e0      	b.n	8000852 <__aeabi_dadd+0x3e2>
 8000690:	4c51      	ldr	r4, [pc, #324]	; (80007d8 <__aeabi_dadd+0x368>)
 8000692:	45a4      	cmp	ip, r4
 8000694:	d100      	bne.n	8000698 <__aeabi_dadd+0x228>
 8000696:	e161      	b.n	800095c <__aeabi_dadd+0x4ec>
 8000698:	4694      	mov	ip, r2
 800069a:	e7b4      	b.n	8000606 <__aeabi_dadd+0x196>
 800069c:	003a      	movs	r2, r7
 800069e:	391f      	subs	r1, #31
 80006a0:	40ca      	lsrs	r2, r1
 80006a2:	0011      	movs	r1, r2
 80006a4:	2b20      	cmp	r3, #32
 80006a6:	d003      	beq.n	80006b0 <__aeabi_dadd+0x240>
 80006a8:	2240      	movs	r2, #64	; 0x40
 80006aa:	1ad3      	subs	r3, r2, r3
 80006ac:	409f      	lsls	r7, r3
 80006ae:	433c      	orrs	r4, r7
 80006b0:	1e63      	subs	r3, r4, #1
 80006b2:	419c      	sbcs	r4, r3
 80006b4:	2700      	movs	r7, #0
 80006b6:	2600      	movs	r6, #0
 80006b8:	430c      	orrs	r4, r1
 80006ba:	0763      	lsls	r3, r4, #29
 80006bc:	d000      	beq.n	80006c0 <__aeabi_dadd+0x250>
 80006be:	e753      	b.n	8000568 <__aeabi_dadd+0xf8>
 80006c0:	46b4      	mov	ip, r6
 80006c2:	08e4      	lsrs	r4, r4, #3
 80006c4:	077b      	lsls	r3, r7, #29
 80006c6:	4323      	orrs	r3, r4
 80006c8:	08f8      	lsrs	r0, r7, #3
 80006ca:	4a43      	ldr	r2, [pc, #268]	; (80007d8 <__aeabi_dadd+0x368>)
 80006cc:	4594      	cmp	ip, r2
 80006ce:	d01d      	beq.n	800070c <__aeabi_dadd+0x29c>
 80006d0:	4662      	mov	r2, ip
 80006d2:	0307      	lsls	r7, r0, #12
 80006d4:	0552      	lsls	r2, r2, #21
 80006d6:	0b3f      	lsrs	r7, r7, #12
 80006d8:	0d52      	lsrs	r2, r2, #21
 80006da:	e760      	b.n	800059e <__aeabi_dadd+0x12e>
 80006dc:	4644      	mov	r4, r8
 80006de:	430c      	orrs	r4, r1
 80006e0:	1e62      	subs	r2, r4, #1
 80006e2:	4194      	sbcs	r4, r2
 80006e4:	18e4      	adds	r4, r4, r3
 80006e6:	429c      	cmp	r4, r3
 80006e8:	419b      	sbcs	r3, r3
 80006ea:	425f      	negs	r7, r3
 80006ec:	183f      	adds	r7, r7, r0
 80006ee:	023b      	lsls	r3, r7, #8
 80006f0:	d5e3      	bpl.n	80006ba <__aeabi_dadd+0x24a>
 80006f2:	4b39      	ldr	r3, [pc, #228]	; (80007d8 <__aeabi_dadd+0x368>)
 80006f4:	3601      	adds	r6, #1
 80006f6:	429e      	cmp	r6, r3
 80006f8:	d000      	beq.n	80006fc <__aeabi_dadd+0x28c>
 80006fa:	e0b5      	b.n	8000868 <__aeabi_dadd+0x3f8>
 80006fc:	0032      	movs	r2, r6
 80006fe:	2700      	movs	r7, #0
 8000700:	2300      	movs	r3, #0
 8000702:	e74c      	b.n	800059e <__aeabi_dadd+0x12e>
 8000704:	0742      	lsls	r2, r0, #29
 8000706:	08db      	lsrs	r3, r3, #3
 8000708:	4313      	orrs	r3, r2
 800070a:	08c0      	lsrs	r0, r0, #3
 800070c:	001a      	movs	r2, r3
 800070e:	4302      	orrs	r2, r0
 8000710:	d100      	bne.n	8000714 <__aeabi_dadd+0x2a4>
 8000712:	e1e1      	b.n	8000ad8 <__aeabi_dadd+0x668>
 8000714:	2780      	movs	r7, #128	; 0x80
 8000716:	033f      	lsls	r7, r7, #12
 8000718:	4307      	orrs	r7, r0
 800071a:	033f      	lsls	r7, r7, #12
 800071c:	4a2e      	ldr	r2, [pc, #184]	; (80007d8 <__aeabi_dadd+0x368>)
 800071e:	0b3f      	lsrs	r7, r7, #12
 8000720:	e73d      	b.n	800059e <__aeabi_dadd+0x12e>
 8000722:	0020      	movs	r0, r4
 8000724:	f001 fc10 	bl	8001f48 <__clzsi2>
 8000728:	0001      	movs	r1, r0
 800072a:	3118      	adds	r1, #24
 800072c:	291f      	cmp	r1, #31
 800072e:	dc00      	bgt.n	8000732 <__aeabi_dadd+0x2c2>
 8000730:	e6fc      	b.n	800052c <__aeabi_dadd+0xbc>
 8000732:	3808      	subs	r0, #8
 8000734:	4084      	lsls	r4, r0
 8000736:	0027      	movs	r7, r4
 8000738:	2400      	movs	r4, #0
 800073a:	42b1      	cmp	r1, r6
 800073c:	db00      	blt.n	8000740 <__aeabi_dadd+0x2d0>
 800073e:	e6ff      	b.n	8000540 <__aeabi_dadd+0xd0>
 8000740:	4a26      	ldr	r2, [pc, #152]	; (80007dc <__aeabi_dadd+0x36c>)
 8000742:	1a76      	subs	r6, r6, r1
 8000744:	4017      	ands	r7, r2
 8000746:	e70d      	b.n	8000564 <__aeabi_dadd+0xf4>
 8000748:	2a00      	cmp	r2, #0
 800074a:	d02f      	beq.n	80007ac <__aeabi_dadd+0x33c>
 800074c:	464a      	mov	r2, r9
 800074e:	1b92      	subs	r2, r2, r6
 8000750:	4694      	mov	ip, r2
 8000752:	2e00      	cmp	r6, #0
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x2e8>
 8000756:	e0ad      	b.n	80008b4 <__aeabi_dadd+0x444>
 8000758:	4a1f      	ldr	r2, [pc, #124]	; (80007d8 <__aeabi_dadd+0x368>)
 800075a:	4591      	cmp	r9, r2
 800075c:	d100      	bne.n	8000760 <__aeabi_dadd+0x2f0>
 800075e:	e10f      	b.n	8000980 <__aeabi_dadd+0x510>
 8000760:	2280      	movs	r2, #128	; 0x80
 8000762:	0412      	lsls	r2, r2, #16
 8000764:	4310      	orrs	r0, r2
 8000766:	4662      	mov	r2, ip
 8000768:	2a38      	cmp	r2, #56	; 0x38
 800076a:	dd00      	ble.n	800076e <__aeabi_dadd+0x2fe>
 800076c:	e10f      	b.n	800098e <__aeabi_dadd+0x51e>
 800076e:	2a1f      	cmp	r2, #31
 8000770:	dd00      	ble.n	8000774 <__aeabi_dadd+0x304>
 8000772:	e180      	b.n	8000a76 <__aeabi_dadd+0x606>
 8000774:	4664      	mov	r4, ip
 8000776:	2220      	movs	r2, #32
 8000778:	001e      	movs	r6, r3
 800077a:	1b12      	subs	r2, r2, r4
 800077c:	4667      	mov	r7, ip
 800077e:	0004      	movs	r4, r0
 8000780:	4093      	lsls	r3, r2
 8000782:	4094      	lsls	r4, r2
 8000784:	40fe      	lsrs	r6, r7
 8000786:	1e5a      	subs	r2, r3, #1
 8000788:	4193      	sbcs	r3, r2
 800078a:	40f8      	lsrs	r0, r7
 800078c:	4334      	orrs	r4, r6
 800078e:	431c      	orrs	r4, r3
 8000790:	4480      	add	r8, r0
 8000792:	1864      	adds	r4, r4, r1
 8000794:	428c      	cmp	r4, r1
 8000796:	41bf      	sbcs	r7, r7
 8000798:	427f      	negs	r7, r7
 800079a:	464e      	mov	r6, r9
 800079c:	4447      	add	r7, r8
 800079e:	e7a6      	b.n	80006ee <__aeabi_dadd+0x27e>
 80007a0:	4642      	mov	r2, r8
 80007a2:	430a      	orrs	r2, r1
 80007a4:	0011      	movs	r1, r2
 80007a6:	1e4a      	subs	r2, r1, #1
 80007a8:	4191      	sbcs	r1, r2
 80007aa:	e6ad      	b.n	8000508 <__aeabi_dadd+0x98>
 80007ac:	4c0c      	ldr	r4, [pc, #48]	; (80007e0 <__aeabi_dadd+0x370>)
 80007ae:	1c72      	adds	r2, r6, #1
 80007b0:	4222      	tst	r2, r4
 80007b2:	d000      	beq.n	80007b6 <__aeabi_dadd+0x346>
 80007b4:	e0a1      	b.n	80008fa <__aeabi_dadd+0x48a>
 80007b6:	0002      	movs	r2, r0
 80007b8:	431a      	orrs	r2, r3
 80007ba:	2e00      	cmp	r6, #0
 80007bc:	d000      	beq.n	80007c0 <__aeabi_dadd+0x350>
 80007be:	e0fa      	b.n	80009b6 <__aeabi_dadd+0x546>
 80007c0:	2a00      	cmp	r2, #0
 80007c2:	d100      	bne.n	80007c6 <__aeabi_dadd+0x356>
 80007c4:	e145      	b.n	8000a52 <__aeabi_dadd+0x5e2>
 80007c6:	003a      	movs	r2, r7
 80007c8:	430a      	orrs	r2, r1
 80007ca:	d000      	beq.n	80007ce <__aeabi_dadd+0x35e>
 80007cc:	e146      	b.n	8000a5c <__aeabi_dadd+0x5ec>
 80007ce:	0742      	lsls	r2, r0, #29
 80007d0:	08db      	lsrs	r3, r3, #3
 80007d2:	4313      	orrs	r3, r2
 80007d4:	08c0      	lsrs	r0, r0, #3
 80007d6:	e77b      	b.n	80006d0 <__aeabi_dadd+0x260>
 80007d8:	000007ff 	.word	0x000007ff
 80007dc:	ff7fffff 	.word	0xff7fffff
 80007e0:	000007fe 	.word	0x000007fe
 80007e4:	4647      	mov	r7, r8
 80007e6:	1a5c      	subs	r4, r3, r1
 80007e8:	1bc2      	subs	r2, r0, r7
 80007ea:	42a3      	cmp	r3, r4
 80007ec:	41bf      	sbcs	r7, r7
 80007ee:	427f      	negs	r7, r7
 80007f0:	46b9      	mov	r9, r7
 80007f2:	0017      	movs	r7, r2
 80007f4:	464a      	mov	r2, r9
 80007f6:	1abf      	subs	r7, r7, r2
 80007f8:	023a      	lsls	r2, r7, #8
 80007fa:	d500      	bpl.n	80007fe <__aeabi_dadd+0x38e>
 80007fc:	e08d      	b.n	800091a <__aeabi_dadd+0x4aa>
 80007fe:	0023      	movs	r3, r4
 8000800:	433b      	orrs	r3, r7
 8000802:	d000      	beq.n	8000806 <__aeabi_dadd+0x396>
 8000804:	e68a      	b.n	800051c <__aeabi_dadd+0xac>
 8000806:	2000      	movs	r0, #0
 8000808:	2500      	movs	r5, #0
 800080a:	e761      	b.n	80006d0 <__aeabi_dadd+0x260>
 800080c:	4cb4      	ldr	r4, [pc, #720]	; (8000ae0 <__aeabi_dadd+0x670>)
 800080e:	45a1      	cmp	r9, r4
 8000810:	d100      	bne.n	8000814 <__aeabi_dadd+0x3a4>
 8000812:	e0ad      	b.n	8000970 <__aeabi_dadd+0x500>
 8000814:	2480      	movs	r4, #128	; 0x80
 8000816:	0424      	lsls	r4, r4, #16
 8000818:	4320      	orrs	r0, r4
 800081a:	4664      	mov	r4, ip
 800081c:	2c38      	cmp	r4, #56	; 0x38
 800081e:	dc3d      	bgt.n	800089c <__aeabi_dadd+0x42c>
 8000820:	4662      	mov	r2, ip
 8000822:	2c1f      	cmp	r4, #31
 8000824:	dd00      	ble.n	8000828 <__aeabi_dadd+0x3b8>
 8000826:	e0b7      	b.n	8000998 <__aeabi_dadd+0x528>
 8000828:	2520      	movs	r5, #32
 800082a:	001e      	movs	r6, r3
 800082c:	1b2d      	subs	r5, r5, r4
 800082e:	0004      	movs	r4, r0
 8000830:	40ab      	lsls	r3, r5
 8000832:	40ac      	lsls	r4, r5
 8000834:	40d6      	lsrs	r6, r2
 8000836:	40d0      	lsrs	r0, r2
 8000838:	4642      	mov	r2, r8
 800083a:	1e5d      	subs	r5, r3, #1
 800083c:	41ab      	sbcs	r3, r5
 800083e:	4334      	orrs	r4, r6
 8000840:	1a12      	subs	r2, r2, r0
 8000842:	4690      	mov	r8, r2
 8000844:	4323      	orrs	r3, r4
 8000846:	e02c      	b.n	80008a2 <__aeabi_dadd+0x432>
 8000848:	0742      	lsls	r2, r0, #29
 800084a:	08db      	lsrs	r3, r3, #3
 800084c:	4313      	orrs	r3, r2
 800084e:	08c0      	lsrs	r0, r0, #3
 8000850:	e73b      	b.n	80006ca <__aeabi_dadd+0x25a>
 8000852:	185c      	adds	r4, r3, r1
 8000854:	429c      	cmp	r4, r3
 8000856:	419b      	sbcs	r3, r3
 8000858:	4440      	add	r0, r8
 800085a:	425b      	negs	r3, r3
 800085c:	18c7      	adds	r7, r0, r3
 800085e:	2601      	movs	r6, #1
 8000860:	023b      	lsls	r3, r7, #8
 8000862:	d400      	bmi.n	8000866 <__aeabi_dadd+0x3f6>
 8000864:	e729      	b.n	80006ba <__aeabi_dadd+0x24a>
 8000866:	2602      	movs	r6, #2
 8000868:	4a9e      	ldr	r2, [pc, #632]	; (8000ae4 <__aeabi_dadd+0x674>)
 800086a:	0863      	lsrs	r3, r4, #1
 800086c:	4017      	ands	r7, r2
 800086e:	2201      	movs	r2, #1
 8000870:	4014      	ands	r4, r2
 8000872:	431c      	orrs	r4, r3
 8000874:	07fb      	lsls	r3, r7, #31
 8000876:	431c      	orrs	r4, r3
 8000878:	087f      	lsrs	r7, r7, #1
 800087a:	e673      	b.n	8000564 <__aeabi_dadd+0xf4>
 800087c:	4644      	mov	r4, r8
 800087e:	3a20      	subs	r2, #32
 8000880:	40d4      	lsrs	r4, r2
 8000882:	4662      	mov	r2, ip
 8000884:	2a20      	cmp	r2, #32
 8000886:	d005      	beq.n	8000894 <__aeabi_dadd+0x424>
 8000888:	4667      	mov	r7, ip
 800088a:	2240      	movs	r2, #64	; 0x40
 800088c:	1bd2      	subs	r2, r2, r7
 800088e:	4647      	mov	r7, r8
 8000890:	4097      	lsls	r7, r2
 8000892:	4339      	orrs	r1, r7
 8000894:	1e4a      	subs	r2, r1, #1
 8000896:	4191      	sbcs	r1, r2
 8000898:	4321      	orrs	r1, r4
 800089a:	e635      	b.n	8000508 <__aeabi_dadd+0x98>
 800089c:	4303      	orrs	r3, r0
 800089e:	1e58      	subs	r0, r3, #1
 80008a0:	4183      	sbcs	r3, r0
 80008a2:	1acc      	subs	r4, r1, r3
 80008a4:	42a1      	cmp	r1, r4
 80008a6:	41bf      	sbcs	r7, r7
 80008a8:	4643      	mov	r3, r8
 80008aa:	427f      	negs	r7, r7
 80008ac:	4655      	mov	r5, sl
 80008ae:	464e      	mov	r6, r9
 80008b0:	1bdf      	subs	r7, r3, r7
 80008b2:	e62e      	b.n	8000512 <__aeabi_dadd+0xa2>
 80008b4:	0002      	movs	r2, r0
 80008b6:	431a      	orrs	r2, r3
 80008b8:	d100      	bne.n	80008bc <__aeabi_dadd+0x44c>
 80008ba:	e0bd      	b.n	8000a38 <__aeabi_dadd+0x5c8>
 80008bc:	4662      	mov	r2, ip
 80008be:	4664      	mov	r4, ip
 80008c0:	3a01      	subs	r2, #1
 80008c2:	2c01      	cmp	r4, #1
 80008c4:	d100      	bne.n	80008c8 <__aeabi_dadd+0x458>
 80008c6:	e0e5      	b.n	8000a94 <__aeabi_dadd+0x624>
 80008c8:	4c85      	ldr	r4, [pc, #532]	; (8000ae0 <__aeabi_dadd+0x670>)
 80008ca:	45a4      	cmp	ip, r4
 80008cc:	d058      	beq.n	8000980 <__aeabi_dadd+0x510>
 80008ce:	4694      	mov	ip, r2
 80008d0:	e749      	b.n	8000766 <__aeabi_dadd+0x2f6>
 80008d2:	4664      	mov	r4, ip
 80008d4:	2220      	movs	r2, #32
 80008d6:	1b12      	subs	r2, r2, r4
 80008d8:	4644      	mov	r4, r8
 80008da:	4094      	lsls	r4, r2
 80008dc:	000f      	movs	r7, r1
 80008de:	46a1      	mov	r9, r4
 80008e0:	4664      	mov	r4, ip
 80008e2:	4091      	lsls	r1, r2
 80008e4:	40e7      	lsrs	r7, r4
 80008e6:	464c      	mov	r4, r9
 80008e8:	1e4a      	subs	r2, r1, #1
 80008ea:	4191      	sbcs	r1, r2
 80008ec:	433c      	orrs	r4, r7
 80008ee:	4642      	mov	r2, r8
 80008f0:	430c      	orrs	r4, r1
 80008f2:	4661      	mov	r1, ip
 80008f4:	40ca      	lsrs	r2, r1
 80008f6:	1880      	adds	r0, r0, r2
 80008f8:	e6f4      	b.n	80006e4 <__aeabi_dadd+0x274>
 80008fa:	4c79      	ldr	r4, [pc, #484]	; (8000ae0 <__aeabi_dadd+0x670>)
 80008fc:	42a2      	cmp	r2, r4
 80008fe:	d100      	bne.n	8000902 <__aeabi_dadd+0x492>
 8000900:	e6fd      	b.n	80006fe <__aeabi_dadd+0x28e>
 8000902:	1859      	adds	r1, r3, r1
 8000904:	4299      	cmp	r1, r3
 8000906:	419b      	sbcs	r3, r3
 8000908:	4440      	add	r0, r8
 800090a:	425f      	negs	r7, r3
 800090c:	19c7      	adds	r7, r0, r7
 800090e:	07fc      	lsls	r4, r7, #31
 8000910:	0849      	lsrs	r1, r1, #1
 8000912:	0016      	movs	r6, r2
 8000914:	430c      	orrs	r4, r1
 8000916:	087f      	lsrs	r7, r7, #1
 8000918:	e6cf      	b.n	80006ba <__aeabi_dadd+0x24a>
 800091a:	1acc      	subs	r4, r1, r3
 800091c:	42a1      	cmp	r1, r4
 800091e:	41bf      	sbcs	r7, r7
 8000920:	4643      	mov	r3, r8
 8000922:	427f      	negs	r7, r7
 8000924:	1a18      	subs	r0, r3, r0
 8000926:	4655      	mov	r5, sl
 8000928:	1bc7      	subs	r7, r0, r7
 800092a:	e5f7      	b.n	800051c <__aeabi_dadd+0xac>
 800092c:	08c9      	lsrs	r1, r1, #3
 800092e:	077b      	lsls	r3, r7, #29
 8000930:	4655      	mov	r5, sl
 8000932:	430b      	orrs	r3, r1
 8000934:	08f8      	lsrs	r0, r7, #3
 8000936:	e6c8      	b.n	80006ca <__aeabi_dadd+0x25a>
 8000938:	2c00      	cmp	r4, #0
 800093a:	d000      	beq.n	800093e <__aeabi_dadd+0x4ce>
 800093c:	e081      	b.n	8000a42 <__aeabi_dadd+0x5d2>
 800093e:	4643      	mov	r3, r8
 8000940:	430b      	orrs	r3, r1
 8000942:	d115      	bne.n	8000970 <__aeabi_dadd+0x500>
 8000944:	2080      	movs	r0, #128	; 0x80
 8000946:	2500      	movs	r5, #0
 8000948:	0300      	lsls	r0, r0, #12
 800094a:	e6e3      	b.n	8000714 <__aeabi_dadd+0x2a4>
 800094c:	1a5c      	subs	r4, r3, r1
 800094e:	42a3      	cmp	r3, r4
 8000950:	419b      	sbcs	r3, r3
 8000952:	1bc7      	subs	r7, r0, r7
 8000954:	425b      	negs	r3, r3
 8000956:	2601      	movs	r6, #1
 8000958:	1aff      	subs	r7, r7, r3
 800095a:	e5da      	b.n	8000512 <__aeabi_dadd+0xa2>
 800095c:	0742      	lsls	r2, r0, #29
 800095e:	08db      	lsrs	r3, r3, #3
 8000960:	4313      	orrs	r3, r2
 8000962:	08c0      	lsrs	r0, r0, #3
 8000964:	e6d2      	b.n	800070c <__aeabi_dadd+0x29c>
 8000966:	0742      	lsls	r2, r0, #29
 8000968:	08db      	lsrs	r3, r3, #3
 800096a:	4313      	orrs	r3, r2
 800096c:	08c0      	lsrs	r0, r0, #3
 800096e:	e6ac      	b.n	80006ca <__aeabi_dadd+0x25a>
 8000970:	4643      	mov	r3, r8
 8000972:	4642      	mov	r2, r8
 8000974:	08c9      	lsrs	r1, r1, #3
 8000976:	075b      	lsls	r3, r3, #29
 8000978:	4655      	mov	r5, sl
 800097a:	430b      	orrs	r3, r1
 800097c:	08d0      	lsrs	r0, r2, #3
 800097e:	e6c5      	b.n	800070c <__aeabi_dadd+0x29c>
 8000980:	4643      	mov	r3, r8
 8000982:	4642      	mov	r2, r8
 8000984:	075b      	lsls	r3, r3, #29
 8000986:	08c9      	lsrs	r1, r1, #3
 8000988:	430b      	orrs	r3, r1
 800098a:	08d0      	lsrs	r0, r2, #3
 800098c:	e6be      	b.n	800070c <__aeabi_dadd+0x29c>
 800098e:	4303      	orrs	r3, r0
 8000990:	001c      	movs	r4, r3
 8000992:	1e63      	subs	r3, r4, #1
 8000994:	419c      	sbcs	r4, r3
 8000996:	e6fc      	b.n	8000792 <__aeabi_dadd+0x322>
 8000998:	0002      	movs	r2, r0
 800099a:	3c20      	subs	r4, #32
 800099c:	40e2      	lsrs	r2, r4
 800099e:	0014      	movs	r4, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	2a20      	cmp	r2, #32
 80009a4:	d003      	beq.n	80009ae <__aeabi_dadd+0x53e>
 80009a6:	2540      	movs	r5, #64	; 0x40
 80009a8:	1aad      	subs	r5, r5, r2
 80009aa:	40a8      	lsls	r0, r5
 80009ac:	4303      	orrs	r3, r0
 80009ae:	1e58      	subs	r0, r3, #1
 80009b0:	4183      	sbcs	r3, r0
 80009b2:	4323      	orrs	r3, r4
 80009b4:	e775      	b.n	80008a2 <__aeabi_dadd+0x432>
 80009b6:	2a00      	cmp	r2, #0
 80009b8:	d0e2      	beq.n	8000980 <__aeabi_dadd+0x510>
 80009ba:	003a      	movs	r2, r7
 80009bc:	430a      	orrs	r2, r1
 80009be:	d0cd      	beq.n	800095c <__aeabi_dadd+0x4ec>
 80009c0:	0742      	lsls	r2, r0, #29
 80009c2:	08db      	lsrs	r3, r3, #3
 80009c4:	4313      	orrs	r3, r2
 80009c6:	2280      	movs	r2, #128	; 0x80
 80009c8:	08c0      	lsrs	r0, r0, #3
 80009ca:	0312      	lsls	r2, r2, #12
 80009cc:	4210      	tst	r0, r2
 80009ce:	d006      	beq.n	80009de <__aeabi_dadd+0x56e>
 80009d0:	08fc      	lsrs	r4, r7, #3
 80009d2:	4214      	tst	r4, r2
 80009d4:	d103      	bne.n	80009de <__aeabi_dadd+0x56e>
 80009d6:	0020      	movs	r0, r4
 80009d8:	08cb      	lsrs	r3, r1, #3
 80009da:	077a      	lsls	r2, r7, #29
 80009dc:	4313      	orrs	r3, r2
 80009de:	0f5a      	lsrs	r2, r3, #29
 80009e0:	00db      	lsls	r3, r3, #3
 80009e2:	0752      	lsls	r2, r2, #29
 80009e4:	08db      	lsrs	r3, r3, #3
 80009e6:	4313      	orrs	r3, r2
 80009e8:	e690      	b.n	800070c <__aeabi_dadd+0x29c>
 80009ea:	4643      	mov	r3, r8
 80009ec:	430b      	orrs	r3, r1
 80009ee:	d100      	bne.n	80009f2 <__aeabi_dadd+0x582>
 80009f0:	e709      	b.n	8000806 <__aeabi_dadd+0x396>
 80009f2:	4643      	mov	r3, r8
 80009f4:	4642      	mov	r2, r8
 80009f6:	08c9      	lsrs	r1, r1, #3
 80009f8:	075b      	lsls	r3, r3, #29
 80009fa:	4655      	mov	r5, sl
 80009fc:	430b      	orrs	r3, r1
 80009fe:	08d0      	lsrs	r0, r2, #3
 8000a00:	e666      	b.n	80006d0 <__aeabi_dadd+0x260>
 8000a02:	1acc      	subs	r4, r1, r3
 8000a04:	42a1      	cmp	r1, r4
 8000a06:	4189      	sbcs	r1, r1
 8000a08:	1a3f      	subs	r7, r7, r0
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	4655      	mov	r5, sl
 8000a0e:	2601      	movs	r6, #1
 8000a10:	1a7f      	subs	r7, r7, r1
 8000a12:	e57e      	b.n	8000512 <__aeabi_dadd+0xa2>
 8000a14:	4642      	mov	r2, r8
 8000a16:	1a5c      	subs	r4, r3, r1
 8000a18:	1a87      	subs	r7, r0, r2
 8000a1a:	42a3      	cmp	r3, r4
 8000a1c:	4192      	sbcs	r2, r2
 8000a1e:	4252      	negs	r2, r2
 8000a20:	1abf      	subs	r7, r7, r2
 8000a22:	023a      	lsls	r2, r7, #8
 8000a24:	d53d      	bpl.n	8000aa2 <__aeabi_dadd+0x632>
 8000a26:	1acc      	subs	r4, r1, r3
 8000a28:	42a1      	cmp	r1, r4
 8000a2a:	4189      	sbcs	r1, r1
 8000a2c:	4643      	mov	r3, r8
 8000a2e:	4249      	negs	r1, r1
 8000a30:	1a1f      	subs	r7, r3, r0
 8000a32:	4655      	mov	r5, sl
 8000a34:	1a7f      	subs	r7, r7, r1
 8000a36:	e595      	b.n	8000564 <__aeabi_dadd+0xf4>
 8000a38:	077b      	lsls	r3, r7, #29
 8000a3a:	08c9      	lsrs	r1, r1, #3
 8000a3c:	430b      	orrs	r3, r1
 8000a3e:	08f8      	lsrs	r0, r7, #3
 8000a40:	e643      	b.n	80006ca <__aeabi_dadd+0x25a>
 8000a42:	4644      	mov	r4, r8
 8000a44:	08db      	lsrs	r3, r3, #3
 8000a46:	430c      	orrs	r4, r1
 8000a48:	d130      	bne.n	8000aac <__aeabi_dadd+0x63c>
 8000a4a:	0742      	lsls	r2, r0, #29
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	08c0      	lsrs	r0, r0, #3
 8000a50:	e65c      	b.n	800070c <__aeabi_dadd+0x29c>
 8000a52:	077b      	lsls	r3, r7, #29
 8000a54:	08c9      	lsrs	r1, r1, #3
 8000a56:	430b      	orrs	r3, r1
 8000a58:	08f8      	lsrs	r0, r7, #3
 8000a5a:	e639      	b.n	80006d0 <__aeabi_dadd+0x260>
 8000a5c:	185c      	adds	r4, r3, r1
 8000a5e:	429c      	cmp	r4, r3
 8000a60:	419b      	sbcs	r3, r3
 8000a62:	4440      	add	r0, r8
 8000a64:	425b      	negs	r3, r3
 8000a66:	18c7      	adds	r7, r0, r3
 8000a68:	023b      	lsls	r3, r7, #8
 8000a6a:	d400      	bmi.n	8000a6e <__aeabi_dadd+0x5fe>
 8000a6c:	e625      	b.n	80006ba <__aeabi_dadd+0x24a>
 8000a6e:	4b1d      	ldr	r3, [pc, #116]	; (8000ae4 <__aeabi_dadd+0x674>)
 8000a70:	2601      	movs	r6, #1
 8000a72:	401f      	ands	r7, r3
 8000a74:	e621      	b.n	80006ba <__aeabi_dadd+0x24a>
 8000a76:	0004      	movs	r4, r0
 8000a78:	3a20      	subs	r2, #32
 8000a7a:	40d4      	lsrs	r4, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	2a20      	cmp	r2, #32
 8000a80:	d004      	beq.n	8000a8c <__aeabi_dadd+0x61c>
 8000a82:	2240      	movs	r2, #64	; 0x40
 8000a84:	4666      	mov	r6, ip
 8000a86:	1b92      	subs	r2, r2, r6
 8000a88:	4090      	lsls	r0, r2
 8000a8a:	4303      	orrs	r3, r0
 8000a8c:	1e5a      	subs	r2, r3, #1
 8000a8e:	4193      	sbcs	r3, r2
 8000a90:	431c      	orrs	r4, r3
 8000a92:	e67e      	b.n	8000792 <__aeabi_dadd+0x322>
 8000a94:	185c      	adds	r4, r3, r1
 8000a96:	428c      	cmp	r4, r1
 8000a98:	4189      	sbcs	r1, r1
 8000a9a:	4440      	add	r0, r8
 8000a9c:	4249      	negs	r1, r1
 8000a9e:	1847      	adds	r7, r0, r1
 8000aa0:	e6dd      	b.n	800085e <__aeabi_dadd+0x3ee>
 8000aa2:	0023      	movs	r3, r4
 8000aa4:	433b      	orrs	r3, r7
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x63a>
 8000aa8:	e6ad      	b.n	8000806 <__aeabi_dadd+0x396>
 8000aaa:	e606      	b.n	80006ba <__aeabi_dadd+0x24a>
 8000aac:	0744      	lsls	r4, r0, #29
 8000aae:	4323      	orrs	r3, r4
 8000ab0:	2480      	movs	r4, #128	; 0x80
 8000ab2:	08c0      	lsrs	r0, r0, #3
 8000ab4:	0324      	lsls	r4, r4, #12
 8000ab6:	4220      	tst	r0, r4
 8000ab8:	d008      	beq.n	8000acc <__aeabi_dadd+0x65c>
 8000aba:	4642      	mov	r2, r8
 8000abc:	08d6      	lsrs	r6, r2, #3
 8000abe:	4226      	tst	r6, r4
 8000ac0:	d104      	bne.n	8000acc <__aeabi_dadd+0x65c>
 8000ac2:	4655      	mov	r5, sl
 8000ac4:	0030      	movs	r0, r6
 8000ac6:	08cb      	lsrs	r3, r1, #3
 8000ac8:	0751      	lsls	r1, r2, #29
 8000aca:	430b      	orrs	r3, r1
 8000acc:	0f5a      	lsrs	r2, r3, #29
 8000ace:	00db      	lsls	r3, r3, #3
 8000ad0:	08db      	lsrs	r3, r3, #3
 8000ad2:	0752      	lsls	r2, r2, #29
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	e619      	b.n	800070c <__aeabi_dadd+0x29c>
 8000ad8:	2300      	movs	r3, #0
 8000ada:	4a01      	ldr	r2, [pc, #4]	; (8000ae0 <__aeabi_dadd+0x670>)
 8000adc:	001f      	movs	r7, r3
 8000ade:	e55e      	b.n	800059e <__aeabi_dadd+0x12e>
 8000ae0:	000007ff 	.word	0x000007ff
 8000ae4:	ff7fffff 	.word	0xff7fffff

08000ae8 <__aeabi_ddiv>:
 8000ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aea:	4657      	mov	r7, sl
 8000aec:	464e      	mov	r6, r9
 8000aee:	4645      	mov	r5, r8
 8000af0:	46de      	mov	lr, fp
 8000af2:	b5e0      	push	{r5, r6, r7, lr}
 8000af4:	4681      	mov	r9, r0
 8000af6:	0005      	movs	r5, r0
 8000af8:	030c      	lsls	r4, r1, #12
 8000afa:	0048      	lsls	r0, r1, #1
 8000afc:	4692      	mov	sl, r2
 8000afe:	001f      	movs	r7, r3
 8000b00:	b085      	sub	sp, #20
 8000b02:	0b24      	lsrs	r4, r4, #12
 8000b04:	0d40      	lsrs	r0, r0, #21
 8000b06:	0fce      	lsrs	r6, r1, #31
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d100      	bne.n	8000b0e <__aeabi_ddiv+0x26>
 8000b0c:	e156      	b.n	8000dbc <__aeabi_ddiv+0x2d4>
 8000b0e:	4bd4      	ldr	r3, [pc, #848]	; (8000e60 <__aeabi_ddiv+0x378>)
 8000b10:	4298      	cmp	r0, r3
 8000b12:	d100      	bne.n	8000b16 <__aeabi_ddiv+0x2e>
 8000b14:	e172      	b.n	8000dfc <__aeabi_ddiv+0x314>
 8000b16:	0f6b      	lsrs	r3, r5, #29
 8000b18:	00e4      	lsls	r4, r4, #3
 8000b1a:	431c      	orrs	r4, r3
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	041b      	lsls	r3, r3, #16
 8000b20:	4323      	orrs	r3, r4
 8000b22:	4698      	mov	r8, r3
 8000b24:	4bcf      	ldr	r3, [pc, #828]	; (8000e64 <__aeabi_ddiv+0x37c>)
 8000b26:	00ed      	lsls	r5, r5, #3
 8000b28:	469b      	mov	fp, r3
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	4699      	mov	r9, r3
 8000b2e:	4483      	add	fp, r0
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	033c      	lsls	r4, r7, #12
 8000b34:	007b      	lsls	r3, r7, #1
 8000b36:	4650      	mov	r0, sl
 8000b38:	0b24      	lsrs	r4, r4, #12
 8000b3a:	0d5b      	lsrs	r3, r3, #21
 8000b3c:	0fff      	lsrs	r7, r7, #31
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d100      	bne.n	8000b44 <__aeabi_ddiv+0x5c>
 8000b42:	e11f      	b.n	8000d84 <__aeabi_ddiv+0x29c>
 8000b44:	4ac6      	ldr	r2, [pc, #792]	; (8000e60 <__aeabi_ddiv+0x378>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d100      	bne.n	8000b4c <__aeabi_ddiv+0x64>
 8000b4a:	e162      	b.n	8000e12 <__aeabi_ddiv+0x32a>
 8000b4c:	49c5      	ldr	r1, [pc, #788]	; (8000e64 <__aeabi_ddiv+0x37c>)
 8000b4e:	0f42      	lsrs	r2, r0, #29
 8000b50:	468c      	mov	ip, r1
 8000b52:	00e4      	lsls	r4, r4, #3
 8000b54:	4659      	mov	r1, fp
 8000b56:	4314      	orrs	r4, r2
 8000b58:	2280      	movs	r2, #128	; 0x80
 8000b5a:	4463      	add	r3, ip
 8000b5c:	0412      	lsls	r2, r2, #16
 8000b5e:	1acb      	subs	r3, r1, r3
 8000b60:	4314      	orrs	r4, r2
 8000b62:	469b      	mov	fp, r3
 8000b64:	00c2      	lsls	r2, r0, #3
 8000b66:	2000      	movs	r0, #0
 8000b68:	0033      	movs	r3, r6
 8000b6a:	407b      	eors	r3, r7
 8000b6c:	469a      	mov	sl, r3
 8000b6e:	464b      	mov	r3, r9
 8000b70:	2b0f      	cmp	r3, #15
 8000b72:	d827      	bhi.n	8000bc4 <__aeabi_ddiv+0xdc>
 8000b74:	49bc      	ldr	r1, [pc, #752]	; (8000e68 <__aeabi_ddiv+0x380>)
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	58cb      	ldr	r3, [r1, r3]
 8000b7a:	469f      	mov	pc, r3
 8000b7c:	46b2      	mov	sl, r6
 8000b7e:	9b00      	ldr	r3, [sp, #0]
 8000b80:	2b02      	cmp	r3, #2
 8000b82:	d016      	beq.n	8000bb2 <__aeabi_ddiv+0xca>
 8000b84:	2b03      	cmp	r3, #3
 8000b86:	d100      	bne.n	8000b8a <__aeabi_ddiv+0xa2>
 8000b88:	e28e      	b.n	80010a8 <__aeabi_ddiv+0x5c0>
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d000      	beq.n	8000b90 <__aeabi_ddiv+0xa8>
 8000b8e:	e0d9      	b.n	8000d44 <__aeabi_ddiv+0x25c>
 8000b90:	2300      	movs	r3, #0
 8000b92:	2400      	movs	r4, #0
 8000b94:	2500      	movs	r5, #0
 8000b96:	4652      	mov	r2, sl
 8000b98:	051b      	lsls	r3, r3, #20
 8000b9a:	4323      	orrs	r3, r4
 8000b9c:	07d2      	lsls	r2, r2, #31
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	0028      	movs	r0, r5
 8000ba2:	0019      	movs	r1, r3
 8000ba4:	b005      	add	sp, #20
 8000ba6:	bcf0      	pop	{r4, r5, r6, r7}
 8000ba8:	46bb      	mov	fp, r7
 8000baa:	46b2      	mov	sl, r6
 8000bac:	46a9      	mov	r9, r5
 8000bae:	46a0      	mov	r8, r4
 8000bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bb2:	2400      	movs	r4, #0
 8000bb4:	2500      	movs	r5, #0
 8000bb6:	4baa      	ldr	r3, [pc, #680]	; (8000e60 <__aeabi_ddiv+0x378>)
 8000bb8:	e7ed      	b.n	8000b96 <__aeabi_ddiv+0xae>
 8000bba:	46ba      	mov	sl, r7
 8000bbc:	46a0      	mov	r8, r4
 8000bbe:	0015      	movs	r5, r2
 8000bc0:	9000      	str	r0, [sp, #0]
 8000bc2:	e7dc      	b.n	8000b7e <__aeabi_ddiv+0x96>
 8000bc4:	4544      	cmp	r4, r8
 8000bc6:	d200      	bcs.n	8000bca <__aeabi_ddiv+0xe2>
 8000bc8:	e1c7      	b.n	8000f5a <__aeabi_ddiv+0x472>
 8000bca:	d100      	bne.n	8000bce <__aeabi_ddiv+0xe6>
 8000bcc:	e1c2      	b.n	8000f54 <__aeabi_ddiv+0x46c>
 8000bce:	2301      	movs	r3, #1
 8000bd0:	425b      	negs	r3, r3
 8000bd2:	469c      	mov	ip, r3
 8000bd4:	002e      	movs	r6, r5
 8000bd6:	4640      	mov	r0, r8
 8000bd8:	2500      	movs	r5, #0
 8000bda:	44e3      	add	fp, ip
 8000bdc:	0223      	lsls	r3, r4, #8
 8000bde:	0e14      	lsrs	r4, r2, #24
 8000be0:	431c      	orrs	r4, r3
 8000be2:	0c1b      	lsrs	r3, r3, #16
 8000be4:	4699      	mov	r9, r3
 8000be6:	0423      	lsls	r3, r4, #16
 8000be8:	0c1f      	lsrs	r7, r3, #16
 8000bea:	0212      	lsls	r2, r2, #8
 8000bec:	4649      	mov	r1, r9
 8000bee:	9200      	str	r2, [sp, #0]
 8000bf0:	9701      	str	r7, [sp, #4]
 8000bf2:	f7ff fb0f 	bl	8000214 <__aeabi_uidivmod>
 8000bf6:	0002      	movs	r2, r0
 8000bf8:	437a      	muls	r2, r7
 8000bfa:	040b      	lsls	r3, r1, #16
 8000bfc:	0c31      	lsrs	r1, r6, #16
 8000bfe:	4680      	mov	r8, r0
 8000c00:	4319      	orrs	r1, r3
 8000c02:	428a      	cmp	r2, r1
 8000c04:	d907      	bls.n	8000c16 <__aeabi_ddiv+0x12e>
 8000c06:	2301      	movs	r3, #1
 8000c08:	425b      	negs	r3, r3
 8000c0a:	469c      	mov	ip, r3
 8000c0c:	1909      	adds	r1, r1, r4
 8000c0e:	44e0      	add	r8, ip
 8000c10:	428c      	cmp	r4, r1
 8000c12:	d800      	bhi.n	8000c16 <__aeabi_ddiv+0x12e>
 8000c14:	e207      	b.n	8001026 <__aeabi_ddiv+0x53e>
 8000c16:	1a88      	subs	r0, r1, r2
 8000c18:	4649      	mov	r1, r9
 8000c1a:	f7ff fafb 	bl	8000214 <__aeabi_uidivmod>
 8000c1e:	0409      	lsls	r1, r1, #16
 8000c20:	468c      	mov	ip, r1
 8000c22:	0431      	lsls	r1, r6, #16
 8000c24:	4666      	mov	r6, ip
 8000c26:	9a01      	ldr	r2, [sp, #4]
 8000c28:	0c09      	lsrs	r1, r1, #16
 8000c2a:	4342      	muls	r2, r0
 8000c2c:	0003      	movs	r3, r0
 8000c2e:	4331      	orrs	r1, r6
 8000c30:	428a      	cmp	r2, r1
 8000c32:	d904      	bls.n	8000c3e <__aeabi_ddiv+0x156>
 8000c34:	1909      	adds	r1, r1, r4
 8000c36:	3b01      	subs	r3, #1
 8000c38:	428c      	cmp	r4, r1
 8000c3a:	d800      	bhi.n	8000c3e <__aeabi_ddiv+0x156>
 8000c3c:	e1ed      	b.n	800101a <__aeabi_ddiv+0x532>
 8000c3e:	1a88      	subs	r0, r1, r2
 8000c40:	4642      	mov	r2, r8
 8000c42:	0412      	lsls	r2, r2, #16
 8000c44:	431a      	orrs	r2, r3
 8000c46:	4690      	mov	r8, r2
 8000c48:	4641      	mov	r1, r8
 8000c4a:	9b00      	ldr	r3, [sp, #0]
 8000c4c:	040e      	lsls	r6, r1, #16
 8000c4e:	0c1b      	lsrs	r3, r3, #16
 8000c50:	001f      	movs	r7, r3
 8000c52:	9302      	str	r3, [sp, #8]
 8000c54:	9b00      	ldr	r3, [sp, #0]
 8000c56:	0c36      	lsrs	r6, r6, #16
 8000c58:	041b      	lsls	r3, r3, #16
 8000c5a:	0c19      	lsrs	r1, r3, #16
 8000c5c:	000b      	movs	r3, r1
 8000c5e:	4373      	muls	r3, r6
 8000c60:	0c12      	lsrs	r2, r2, #16
 8000c62:	437e      	muls	r6, r7
 8000c64:	9103      	str	r1, [sp, #12]
 8000c66:	4351      	muls	r1, r2
 8000c68:	437a      	muls	r2, r7
 8000c6a:	0c1f      	lsrs	r7, r3, #16
 8000c6c:	46bc      	mov	ip, r7
 8000c6e:	1876      	adds	r6, r6, r1
 8000c70:	4466      	add	r6, ip
 8000c72:	42b1      	cmp	r1, r6
 8000c74:	d903      	bls.n	8000c7e <__aeabi_ddiv+0x196>
 8000c76:	2180      	movs	r1, #128	; 0x80
 8000c78:	0249      	lsls	r1, r1, #9
 8000c7a:	468c      	mov	ip, r1
 8000c7c:	4462      	add	r2, ip
 8000c7e:	0c31      	lsrs	r1, r6, #16
 8000c80:	188a      	adds	r2, r1, r2
 8000c82:	0431      	lsls	r1, r6, #16
 8000c84:	041e      	lsls	r6, r3, #16
 8000c86:	0c36      	lsrs	r6, r6, #16
 8000c88:	198e      	adds	r6, r1, r6
 8000c8a:	4290      	cmp	r0, r2
 8000c8c:	d302      	bcc.n	8000c94 <__aeabi_ddiv+0x1ac>
 8000c8e:	d112      	bne.n	8000cb6 <__aeabi_ddiv+0x1ce>
 8000c90:	42b5      	cmp	r5, r6
 8000c92:	d210      	bcs.n	8000cb6 <__aeabi_ddiv+0x1ce>
 8000c94:	4643      	mov	r3, r8
 8000c96:	1e59      	subs	r1, r3, #1
 8000c98:	9b00      	ldr	r3, [sp, #0]
 8000c9a:	469c      	mov	ip, r3
 8000c9c:	4465      	add	r5, ip
 8000c9e:	001f      	movs	r7, r3
 8000ca0:	429d      	cmp	r5, r3
 8000ca2:	419b      	sbcs	r3, r3
 8000ca4:	425b      	negs	r3, r3
 8000ca6:	191b      	adds	r3, r3, r4
 8000ca8:	18c0      	adds	r0, r0, r3
 8000caa:	4284      	cmp	r4, r0
 8000cac:	d200      	bcs.n	8000cb0 <__aeabi_ddiv+0x1c8>
 8000cae:	e1a0      	b.n	8000ff2 <__aeabi_ddiv+0x50a>
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_ddiv+0x1cc>
 8000cb2:	e19b      	b.n	8000fec <__aeabi_ddiv+0x504>
 8000cb4:	4688      	mov	r8, r1
 8000cb6:	1bae      	subs	r6, r5, r6
 8000cb8:	42b5      	cmp	r5, r6
 8000cba:	41ad      	sbcs	r5, r5
 8000cbc:	1a80      	subs	r0, r0, r2
 8000cbe:	426d      	negs	r5, r5
 8000cc0:	1b40      	subs	r0, r0, r5
 8000cc2:	4284      	cmp	r4, r0
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_ddiv+0x1e0>
 8000cc6:	e1d5      	b.n	8001074 <__aeabi_ddiv+0x58c>
 8000cc8:	4649      	mov	r1, r9
 8000cca:	f7ff faa3 	bl	8000214 <__aeabi_uidivmod>
 8000cce:	9a01      	ldr	r2, [sp, #4]
 8000cd0:	040b      	lsls	r3, r1, #16
 8000cd2:	4342      	muls	r2, r0
 8000cd4:	0c31      	lsrs	r1, r6, #16
 8000cd6:	0005      	movs	r5, r0
 8000cd8:	4319      	orrs	r1, r3
 8000cda:	428a      	cmp	r2, r1
 8000cdc:	d900      	bls.n	8000ce0 <__aeabi_ddiv+0x1f8>
 8000cde:	e16c      	b.n	8000fba <__aeabi_ddiv+0x4d2>
 8000ce0:	1a88      	subs	r0, r1, r2
 8000ce2:	4649      	mov	r1, r9
 8000ce4:	f7ff fa96 	bl	8000214 <__aeabi_uidivmod>
 8000ce8:	9a01      	ldr	r2, [sp, #4]
 8000cea:	0436      	lsls	r6, r6, #16
 8000cec:	4342      	muls	r2, r0
 8000cee:	0409      	lsls	r1, r1, #16
 8000cf0:	0c36      	lsrs	r6, r6, #16
 8000cf2:	0003      	movs	r3, r0
 8000cf4:	430e      	orrs	r6, r1
 8000cf6:	42b2      	cmp	r2, r6
 8000cf8:	d900      	bls.n	8000cfc <__aeabi_ddiv+0x214>
 8000cfa:	e153      	b.n	8000fa4 <__aeabi_ddiv+0x4bc>
 8000cfc:	9803      	ldr	r0, [sp, #12]
 8000cfe:	1ab6      	subs	r6, r6, r2
 8000d00:	0002      	movs	r2, r0
 8000d02:	042d      	lsls	r5, r5, #16
 8000d04:	431d      	orrs	r5, r3
 8000d06:	9f02      	ldr	r7, [sp, #8]
 8000d08:	042b      	lsls	r3, r5, #16
 8000d0a:	0c1b      	lsrs	r3, r3, #16
 8000d0c:	435a      	muls	r2, r3
 8000d0e:	437b      	muls	r3, r7
 8000d10:	469c      	mov	ip, r3
 8000d12:	0c29      	lsrs	r1, r5, #16
 8000d14:	4348      	muls	r0, r1
 8000d16:	0c13      	lsrs	r3, r2, #16
 8000d18:	4484      	add	ip, r0
 8000d1a:	4463      	add	r3, ip
 8000d1c:	4379      	muls	r1, r7
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d903      	bls.n	8000d2a <__aeabi_ddiv+0x242>
 8000d22:	2080      	movs	r0, #128	; 0x80
 8000d24:	0240      	lsls	r0, r0, #9
 8000d26:	4684      	mov	ip, r0
 8000d28:	4461      	add	r1, ip
 8000d2a:	0c18      	lsrs	r0, r3, #16
 8000d2c:	0412      	lsls	r2, r2, #16
 8000d2e:	041b      	lsls	r3, r3, #16
 8000d30:	0c12      	lsrs	r2, r2, #16
 8000d32:	1841      	adds	r1, r0, r1
 8000d34:	189b      	adds	r3, r3, r2
 8000d36:	428e      	cmp	r6, r1
 8000d38:	d200      	bcs.n	8000d3c <__aeabi_ddiv+0x254>
 8000d3a:	e0ff      	b.n	8000f3c <__aeabi_ddiv+0x454>
 8000d3c:	d100      	bne.n	8000d40 <__aeabi_ddiv+0x258>
 8000d3e:	e0fa      	b.n	8000f36 <__aeabi_ddiv+0x44e>
 8000d40:	2301      	movs	r3, #1
 8000d42:	431d      	orrs	r5, r3
 8000d44:	4a49      	ldr	r2, [pc, #292]	; (8000e6c <__aeabi_ddiv+0x384>)
 8000d46:	445a      	add	r2, fp
 8000d48:	2a00      	cmp	r2, #0
 8000d4a:	dc00      	bgt.n	8000d4e <__aeabi_ddiv+0x266>
 8000d4c:	e0aa      	b.n	8000ea4 <__aeabi_ddiv+0x3bc>
 8000d4e:	076b      	lsls	r3, r5, #29
 8000d50:	d000      	beq.n	8000d54 <__aeabi_ddiv+0x26c>
 8000d52:	e13d      	b.n	8000fd0 <__aeabi_ddiv+0x4e8>
 8000d54:	08ed      	lsrs	r5, r5, #3
 8000d56:	4643      	mov	r3, r8
 8000d58:	01db      	lsls	r3, r3, #7
 8000d5a:	d506      	bpl.n	8000d6a <__aeabi_ddiv+0x282>
 8000d5c:	4642      	mov	r2, r8
 8000d5e:	4b44      	ldr	r3, [pc, #272]	; (8000e70 <__aeabi_ddiv+0x388>)
 8000d60:	401a      	ands	r2, r3
 8000d62:	4690      	mov	r8, r2
 8000d64:	2280      	movs	r2, #128	; 0x80
 8000d66:	00d2      	lsls	r2, r2, #3
 8000d68:	445a      	add	r2, fp
 8000d6a:	4b42      	ldr	r3, [pc, #264]	; (8000e74 <__aeabi_ddiv+0x38c>)
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	dd00      	ble.n	8000d72 <__aeabi_ddiv+0x28a>
 8000d70:	e71f      	b.n	8000bb2 <__aeabi_ddiv+0xca>
 8000d72:	4643      	mov	r3, r8
 8000d74:	075b      	lsls	r3, r3, #29
 8000d76:	431d      	orrs	r5, r3
 8000d78:	4643      	mov	r3, r8
 8000d7a:	0552      	lsls	r2, r2, #21
 8000d7c:	025c      	lsls	r4, r3, #9
 8000d7e:	0b24      	lsrs	r4, r4, #12
 8000d80:	0d53      	lsrs	r3, r2, #21
 8000d82:	e708      	b.n	8000b96 <__aeabi_ddiv+0xae>
 8000d84:	4652      	mov	r2, sl
 8000d86:	4322      	orrs	r2, r4
 8000d88:	d100      	bne.n	8000d8c <__aeabi_ddiv+0x2a4>
 8000d8a:	e07b      	b.n	8000e84 <__aeabi_ddiv+0x39c>
 8000d8c:	2c00      	cmp	r4, #0
 8000d8e:	d100      	bne.n	8000d92 <__aeabi_ddiv+0x2aa>
 8000d90:	e0fa      	b.n	8000f88 <__aeabi_ddiv+0x4a0>
 8000d92:	0020      	movs	r0, r4
 8000d94:	f001 f8d8 	bl	8001f48 <__clzsi2>
 8000d98:	0002      	movs	r2, r0
 8000d9a:	3a0b      	subs	r2, #11
 8000d9c:	231d      	movs	r3, #29
 8000d9e:	0001      	movs	r1, r0
 8000da0:	1a9b      	subs	r3, r3, r2
 8000da2:	4652      	mov	r2, sl
 8000da4:	3908      	subs	r1, #8
 8000da6:	40da      	lsrs	r2, r3
 8000da8:	408c      	lsls	r4, r1
 8000daa:	4314      	orrs	r4, r2
 8000dac:	4652      	mov	r2, sl
 8000dae:	408a      	lsls	r2, r1
 8000db0:	4b31      	ldr	r3, [pc, #196]	; (8000e78 <__aeabi_ddiv+0x390>)
 8000db2:	4458      	add	r0, fp
 8000db4:	469b      	mov	fp, r3
 8000db6:	4483      	add	fp, r0
 8000db8:	2000      	movs	r0, #0
 8000dba:	e6d5      	b.n	8000b68 <__aeabi_ddiv+0x80>
 8000dbc:	464b      	mov	r3, r9
 8000dbe:	4323      	orrs	r3, r4
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	d044      	beq.n	8000e4e <__aeabi_ddiv+0x366>
 8000dc4:	2c00      	cmp	r4, #0
 8000dc6:	d100      	bne.n	8000dca <__aeabi_ddiv+0x2e2>
 8000dc8:	e0ce      	b.n	8000f68 <__aeabi_ddiv+0x480>
 8000dca:	0020      	movs	r0, r4
 8000dcc:	f001 f8bc 	bl	8001f48 <__clzsi2>
 8000dd0:	0001      	movs	r1, r0
 8000dd2:	0002      	movs	r2, r0
 8000dd4:	390b      	subs	r1, #11
 8000dd6:	231d      	movs	r3, #29
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	4649      	mov	r1, r9
 8000ddc:	0010      	movs	r0, r2
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	3808      	subs	r0, #8
 8000de2:	4084      	lsls	r4, r0
 8000de4:	000b      	movs	r3, r1
 8000de6:	464d      	mov	r5, r9
 8000de8:	4323      	orrs	r3, r4
 8000dea:	4698      	mov	r8, r3
 8000dec:	4085      	lsls	r5, r0
 8000dee:	4823      	ldr	r0, [pc, #140]	; (8000e7c <__aeabi_ddiv+0x394>)
 8000df0:	1a83      	subs	r3, r0, r2
 8000df2:	469b      	mov	fp, r3
 8000df4:	2300      	movs	r3, #0
 8000df6:	4699      	mov	r9, r3
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	e69a      	b.n	8000b32 <__aeabi_ddiv+0x4a>
 8000dfc:	464b      	mov	r3, r9
 8000dfe:	4323      	orrs	r3, r4
 8000e00:	4698      	mov	r8, r3
 8000e02:	d11d      	bne.n	8000e40 <__aeabi_ddiv+0x358>
 8000e04:	2308      	movs	r3, #8
 8000e06:	4699      	mov	r9, r3
 8000e08:	3b06      	subs	r3, #6
 8000e0a:	2500      	movs	r5, #0
 8000e0c:	4683      	mov	fp, r0
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	e68f      	b.n	8000b32 <__aeabi_ddiv+0x4a>
 8000e12:	4652      	mov	r2, sl
 8000e14:	4322      	orrs	r2, r4
 8000e16:	d109      	bne.n	8000e2c <__aeabi_ddiv+0x344>
 8000e18:	2302      	movs	r3, #2
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	4319      	orrs	r1, r3
 8000e1e:	4b18      	ldr	r3, [pc, #96]	; (8000e80 <__aeabi_ddiv+0x398>)
 8000e20:	4689      	mov	r9, r1
 8000e22:	469c      	mov	ip, r3
 8000e24:	2400      	movs	r4, #0
 8000e26:	2002      	movs	r0, #2
 8000e28:	44e3      	add	fp, ip
 8000e2a:	e69d      	b.n	8000b68 <__aeabi_ddiv+0x80>
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	464a      	mov	r2, r9
 8000e30:	431a      	orrs	r2, r3
 8000e32:	4b13      	ldr	r3, [pc, #76]	; (8000e80 <__aeabi_ddiv+0x398>)
 8000e34:	4691      	mov	r9, r2
 8000e36:	469c      	mov	ip, r3
 8000e38:	4652      	mov	r2, sl
 8000e3a:	2003      	movs	r0, #3
 8000e3c:	44e3      	add	fp, ip
 8000e3e:	e693      	b.n	8000b68 <__aeabi_ddiv+0x80>
 8000e40:	230c      	movs	r3, #12
 8000e42:	4699      	mov	r9, r3
 8000e44:	3b09      	subs	r3, #9
 8000e46:	46a0      	mov	r8, r4
 8000e48:	4683      	mov	fp, r0
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	e671      	b.n	8000b32 <__aeabi_ddiv+0x4a>
 8000e4e:	2304      	movs	r3, #4
 8000e50:	4699      	mov	r9, r3
 8000e52:	2300      	movs	r3, #0
 8000e54:	469b      	mov	fp, r3
 8000e56:	3301      	adds	r3, #1
 8000e58:	2500      	movs	r5, #0
 8000e5a:	9300      	str	r3, [sp, #0]
 8000e5c:	e669      	b.n	8000b32 <__aeabi_ddiv+0x4a>
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	000007ff 	.word	0x000007ff
 8000e64:	fffffc01 	.word	0xfffffc01
 8000e68:	08005cd0 	.word	0x08005cd0
 8000e6c:	000003ff 	.word	0x000003ff
 8000e70:	feffffff 	.word	0xfeffffff
 8000e74:	000007fe 	.word	0x000007fe
 8000e78:	000003f3 	.word	0x000003f3
 8000e7c:	fffffc0d 	.word	0xfffffc0d
 8000e80:	fffff801 	.word	0xfffff801
 8000e84:	4649      	mov	r1, r9
 8000e86:	2301      	movs	r3, #1
 8000e88:	4319      	orrs	r1, r3
 8000e8a:	4689      	mov	r9, r1
 8000e8c:	2400      	movs	r4, #0
 8000e8e:	2001      	movs	r0, #1
 8000e90:	e66a      	b.n	8000b68 <__aeabi_ddiv+0x80>
 8000e92:	2300      	movs	r3, #0
 8000e94:	2480      	movs	r4, #128	; 0x80
 8000e96:	469a      	mov	sl, r3
 8000e98:	2500      	movs	r5, #0
 8000e9a:	4b8a      	ldr	r3, [pc, #552]	; (80010c4 <__aeabi_ddiv+0x5dc>)
 8000e9c:	0324      	lsls	r4, r4, #12
 8000e9e:	e67a      	b.n	8000b96 <__aeabi_ddiv+0xae>
 8000ea0:	2501      	movs	r5, #1
 8000ea2:	426d      	negs	r5, r5
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	2b38      	cmp	r3, #56	; 0x38
 8000eaa:	dd00      	ble.n	8000eae <__aeabi_ddiv+0x3c6>
 8000eac:	e670      	b.n	8000b90 <__aeabi_ddiv+0xa8>
 8000eae:	2b1f      	cmp	r3, #31
 8000eb0:	dc00      	bgt.n	8000eb4 <__aeabi_ddiv+0x3cc>
 8000eb2:	e0bf      	b.n	8001034 <__aeabi_ddiv+0x54c>
 8000eb4:	211f      	movs	r1, #31
 8000eb6:	4249      	negs	r1, r1
 8000eb8:	1a8a      	subs	r2, r1, r2
 8000eba:	4641      	mov	r1, r8
 8000ebc:	40d1      	lsrs	r1, r2
 8000ebe:	000a      	movs	r2, r1
 8000ec0:	2b20      	cmp	r3, #32
 8000ec2:	d004      	beq.n	8000ece <__aeabi_ddiv+0x3e6>
 8000ec4:	4641      	mov	r1, r8
 8000ec6:	4b80      	ldr	r3, [pc, #512]	; (80010c8 <__aeabi_ddiv+0x5e0>)
 8000ec8:	445b      	add	r3, fp
 8000eca:	4099      	lsls	r1, r3
 8000ecc:	430d      	orrs	r5, r1
 8000ece:	1e6b      	subs	r3, r5, #1
 8000ed0:	419d      	sbcs	r5, r3
 8000ed2:	2307      	movs	r3, #7
 8000ed4:	432a      	orrs	r2, r5
 8000ed6:	001d      	movs	r5, r3
 8000ed8:	2400      	movs	r4, #0
 8000eda:	4015      	ands	r5, r2
 8000edc:	4213      	tst	r3, r2
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_ddiv+0x3fa>
 8000ee0:	e0d4      	b.n	800108c <__aeabi_ddiv+0x5a4>
 8000ee2:	210f      	movs	r1, #15
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	4011      	ands	r1, r2
 8000ee8:	2904      	cmp	r1, #4
 8000eea:	d100      	bne.n	8000eee <__aeabi_ddiv+0x406>
 8000eec:	e0cb      	b.n	8001086 <__aeabi_ddiv+0x59e>
 8000eee:	1d11      	adds	r1, r2, #4
 8000ef0:	4291      	cmp	r1, r2
 8000ef2:	4192      	sbcs	r2, r2
 8000ef4:	4252      	negs	r2, r2
 8000ef6:	189b      	adds	r3, r3, r2
 8000ef8:	000a      	movs	r2, r1
 8000efa:	0219      	lsls	r1, r3, #8
 8000efc:	d400      	bmi.n	8000f00 <__aeabi_ddiv+0x418>
 8000efe:	e0c2      	b.n	8001086 <__aeabi_ddiv+0x59e>
 8000f00:	2301      	movs	r3, #1
 8000f02:	2400      	movs	r4, #0
 8000f04:	2500      	movs	r5, #0
 8000f06:	e646      	b.n	8000b96 <__aeabi_ddiv+0xae>
 8000f08:	2380      	movs	r3, #128	; 0x80
 8000f0a:	4641      	mov	r1, r8
 8000f0c:	031b      	lsls	r3, r3, #12
 8000f0e:	4219      	tst	r1, r3
 8000f10:	d008      	beq.n	8000f24 <__aeabi_ddiv+0x43c>
 8000f12:	421c      	tst	r4, r3
 8000f14:	d106      	bne.n	8000f24 <__aeabi_ddiv+0x43c>
 8000f16:	431c      	orrs	r4, r3
 8000f18:	0324      	lsls	r4, r4, #12
 8000f1a:	46ba      	mov	sl, r7
 8000f1c:	0015      	movs	r5, r2
 8000f1e:	4b69      	ldr	r3, [pc, #420]	; (80010c4 <__aeabi_ddiv+0x5dc>)
 8000f20:	0b24      	lsrs	r4, r4, #12
 8000f22:	e638      	b.n	8000b96 <__aeabi_ddiv+0xae>
 8000f24:	2480      	movs	r4, #128	; 0x80
 8000f26:	4643      	mov	r3, r8
 8000f28:	0324      	lsls	r4, r4, #12
 8000f2a:	431c      	orrs	r4, r3
 8000f2c:	0324      	lsls	r4, r4, #12
 8000f2e:	46b2      	mov	sl, r6
 8000f30:	4b64      	ldr	r3, [pc, #400]	; (80010c4 <__aeabi_ddiv+0x5dc>)
 8000f32:	0b24      	lsrs	r4, r4, #12
 8000f34:	e62f      	b.n	8000b96 <__aeabi_ddiv+0xae>
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d100      	bne.n	8000f3c <__aeabi_ddiv+0x454>
 8000f3a:	e703      	b.n	8000d44 <__aeabi_ddiv+0x25c>
 8000f3c:	19a6      	adds	r6, r4, r6
 8000f3e:	1e68      	subs	r0, r5, #1
 8000f40:	42a6      	cmp	r6, r4
 8000f42:	d200      	bcs.n	8000f46 <__aeabi_ddiv+0x45e>
 8000f44:	e08d      	b.n	8001062 <__aeabi_ddiv+0x57a>
 8000f46:	428e      	cmp	r6, r1
 8000f48:	d200      	bcs.n	8000f4c <__aeabi_ddiv+0x464>
 8000f4a:	e0a3      	b.n	8001094 <__aeabi_ddiv+0x5ac>
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_ddiv+0x468>
 8000f4e:	e0b3      	b.n	80010b8 <__aeabi_ddiv+0x5d0>
 8000f50:	0005      	movs	r5, r0
 8000f52:	e6f5      	b.n	8000d40 <__aeabi_ddiv+0x258>
 8000f54:	42aa      	cmp	r2, r5
 8000f56:	d900      	bls.n	8000f5a <__aeabi_ddiv+0x472>
 8000f58:	e639      	b.n	8000bce <__aeabi_ddiv+0xe6>
 8000f5a:	4643      	mov	r3, r8
 8000f5c:	07de      	lsls	r6, r3, #31
 8000f5e:	0858      	lsrs	r0, r3, #1
 8000f60:	086b      	lsrs	r3, r5, #1
 8000f62:	431e      	orrs	r6, r3
 8000f64:	07ed      	lsls	r5, r5, #31
 8000f66:	e639      	b.n	8000bdc <__aeabi_ddiv+0xf4>
 8000f68:	4648      	mov	r0, r9
 8000f6a:	f000 ffed 	bl	8001f48 <__clzsi2>
 8000f6e:	0001      	movs	r1, r0
 8000f70:	0002      	movs	r2, r0
 8000f72:	3115      	adds	r1, #21
 8000f74:	3220      	adds	r2, #32
 8000f76:	291c      	cmp	r1, #28
 8000f78:	dc00      	bgt.n	8000f7c <__aeabi_ddiv+0x494>
 8000f7a:	e72c      	b.n	8000dd6 <__aeabi_ddiv+0x2ee>
 8000f7c:	464b      	mov	r3, r9
 8000f7e:	3808      	subs	r0, #8
 8000f80:	4083      	lsls	r3, r0
 8000f82:	2500      	movs	r5, #0
 8000f84:	4698      	mov	r8, r3
 8000f86:	e732      	b.n	8000dee <__aeabi_ddiv+0x306>
 8000f88:	f000 ffde 	bl	8001f48 <__clzsi2>
 8000f8c:	0003      	movs	r3, r0
 8000f8e:	001a      	movs	r2, r3
 8000f90:	3215      	adds	r2, #21
 8000f92:	3020      	adds	r0, #32
 8000f94:	2a1c      	cmp	r2, #28
 8000f96:	dc00      	bgt.n	8000f9a <__aeabi_ddiv+0x4b2>
 8000f98:	e700      	b.n	8000d9c <__aeabi_ddiv+0x2b4>
 8000f9a:	4654      	mov	r4, sl
 8000f9c:	3b08      	subs	r3, #8
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	409c      	lsls	r4, r3
 8000fa2:	e705      	b.n	8000db0 <__aeabi_ddiv+0x2c8>
 8000fa4:	1936      	adds	r6, r6, r4
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	42b4      	cmp	r4, r6
 8000faa:	d900      	bls.n	8000fae <__aeabi_ddiv+0x4c6>
 8000fac:	e6a6      	b.n	8000cfc <__aeabi_ddiv+0x214>
 8000fae:	42b2      	cmp	r2, r6
 8000fb0:	d800      	bhi.n	8000fb4 <__aeabi_ddiv+0x4cc>
 8000fb2:	e6a3      	b.n	8000cfc <__aeabi_ddiv+0x214>
 8000fb4:	1e83      	subs	r3, r0, #2
 8000fb6:	1936      	adds	r6, r6, r4
 8000fb8:	e6a0      	b.n	8000cfc <__aeabi_ddiv+0x214>
 8000fba:	1909      	adds	r1, r1, r4
 8000fbc:	3d01      	subs	r5, #1
 8000fbe:	428c      	cmp	r4, r1
 8000fc0:	d900      	bls.n	8000fc4 <__aeabi_ddiv+0x4dc>
 8000fc2:	e68d      	b.n	8000ce0 <__aeabi_ddiv+0x1f8>
 8000fc4:	428a      	cmp	r2, r1
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x4e2>
 8000fc8:	e68a      	b.n	8000ce0 <__aeabi_ddiv+0x1f8>
 8000fca:	1e85      	subs	r5, r0, #2
 8000fcc:	1909      	adds	r1, r1, r4
 8000fce:	e687      	b.n	8000ce0 <__aeabi_ddiv+0x1f8>
 8000fd0:	230f      	movs	r3, #15
 8000fd2:	402b      	ands	r3, r5
 8000fd4:	2b04      	cmp	r3, #4
 8000fd6:	d100      	bne.n	8000fda <__aeabi_ddiv+0x4f2>
 8000fd8:	e6bc      	b.n	8000d54 <__aeabi_ddiv+0x26c>
 8000fda:	2305      	movs	r3, #5
 8000fdc:	425b      	negs	r3, r3
 8000fde:	42ab      	cmp	r3, r5
 8000fe0:	419b      	sbcs	r3, r3
 8000fe2:	3504      	adds	r5, #4
 8000fe4:	425b      	negs	r3, r3
 8000fe6:	08ed      	lsrs	r5, r5, #3
 8000fe8:	4498      	add	r8, r3
 8000fea:	e6b4      	b.n	8000d56 <__aeabi_ddiv+0x26e>
 8000fec:	42af      	cmp	r7, r5
 8000fee:	d900      	bls.n	8000ff2 <__aeabi_ddiv+0x50a>
 8000ff0:	e660      	b.n	8000cb4 <__aeabi_ddiv+0x1cc>
 8000ff2:	4282      	cmp	r2, r0
 8000ff4:	d804      	bhi.n	8001000 <__aeabi_ddiv+0x518>
 8000ff6:	d000      	beq.n	8000ffa <__aeabi_ddiv+0x512>
 8000ff8:	e65c      	b.n	8000cb4 <__aeabi_ddiv+0x1cc>
 8000ffa:	42ae      	cmp	r6, r5
 8000ffc:	d800      	bhi.n	8001000 <__aeabi_ddiv+0x518>
 8000ffe:	e659      	b.n	8000cb4 <__aeabi_ddiv+0x1cc>
 8001000:	2302      	movs	r3, #2
 8001002:	425b      	negs	r3, r3
 8001004:	469c      	mov	ip, r3
 8001006:	9b00      	ldr	r3, [sp, #0]
 8001008:	44e0      	add	r8, ip
 800100a:	469c      	mov	ip, r3
 800100c:	4465      	add	r5, ip
 800100e:	429d      	cmp	r5, r3
 8001010:	419b      	sbcs	r3, r3
 8001012:	425b      	negs	r3, r3
 8001014:	191b      	adds	r3, r3, r4
 8001016:	18c0      	adds	r0, r0, r3
 8001018:	e64d      	b.n	8000cb6 <__aeabi_ddiv+0x1ce>
 800101a:	428a      	cmp	r2, r1
 800101c:	d800      	bhi.n	8001020 <__aeabi_ddiv+0x538>
 800101e:	e60e      	b.n	8000c3e <__aeabi_ddiv+0x156>
 8001020:	1e83      	subs	r3, r0, #2
 8001022:	1909      	adds	r1, r1, r4
 8001024:	e60b      	b.n	8000c3e <__aeabi_ddiv+0x156>
 8001026:	428a      	cmp	r2, r1
 8001028:	d800      	bhi.n	800102c <__aeabi_ddiv+0x544>
 800102a:	e5f4      	b.n	8000c16 <__aeabi_ddiv+0x12e>
 800102c:	1e83      	subs	r3, r0, #2
 800102e:	4698      	mov	r8, r3
 8001030:	1909      	adds	r1, r1, r4
 8001032:	e5f0      	b.n	8000c16 <__aeabi_ddiv+0x12e>
 8001034:	4925      	ldr	r1, [pc, #148]	; (80010cc <__aeabi_ddiv+0x5e4>)
 8001036:	0028      	movs	r0, r5
 8001038:	4459      	add	r1, fp
 800103a:	408d      	lsls	r5, r1
 800103c:	4642      	mov	r2, r8
 800103e:	408a      	lsls	r2, r1
 8001040:	1e69      	subs	r1, r5, #1
 8001042:	418d      	sbcs	r5, r1
 8001044:	4641      	mov	r1, r8
 8001046:	40d8      	lsrs	r0, r3
 8001048:	40d9      	lsrs	r1, r3
 800104a:	4302      	orrs	r2, r0
 800104c:	432a      	orrs	r2, r5
 800104e:	000b      	movs	r3, r1
 8001050:	0751      	lsls	r1, r2, #29
 8001052:	d100      	bne.n	8001056 <__aeabi_ddiv+0x56e>
 8001054:	e751      	b.n	8000efa <__aeabi_ddiv+0x412>
 8001056:	210f      	movs	r1, #15
 8001058:	4011      	ands	r1, r2
 800105a:	2904      	cmp	r1, #4
 800105c:	d000      	beq.n	8001060 <__aeabi_ddiv+0x578>
 800105e:	e746      	b.n	8000eee <__aeabi_ddiv+0x406>
 8001060:	e74b      	b.n	8000efa <__aeabi_ddiv+0x412>
 8001062:	0005      	movs	r5, r0
 8001064:	428e      	cmp	r6, r1
 8001066:	d000      	beq.n	800106a <__aeabi_ddiv+0x582>
 8001068:	e66a      	b.n	8000d40 <__aeabi_ddiv+0x258>
 800106a:	9a00      	ldr	r2, [sp, #0]
 800106c:	4293      	cmp	r3, r2
 800106e:	d000      	beq.n	8001072 <__aeabi_ddiv+0x58a>
 8001070:	e666      	b.n	8000d40 <__aeabi_ddiv+0x258>
 8001072:	e667      	b.n	8000d44 <__aeabi_ddiv+0x25c>
 8001074:	4a16      	ldr	r2, [pc, #88]	; (80010d0 <__aeabi_ddiv+0x5e8>)
 8001076:	445a      	add	r2, fp
 8001078:	2a00      	cmp	r2, #0
 800107a:	dc00      	bgt.n	800107e <__aeabi_ddiv+0x596>
 800107c:	e710      	b.n	8000ea0 <__aeabi_ddiv+0x3b8>
 800107e:	2301      	movs	r3, #1
 8001080:	2500      	movs	r5, #0
 8001082:	4498      	add	r8, r3
 8001084:	e667      	b.n	8000d56 <__aeabi_ddiv+0x26e>
 8001086:	075d      	lsls	r5, r3, #29
 8001088:	025b      	lsls	r3, r3, #9
 800108a:	0b1c      	lsrs	r4, r3, #12
 800108c:	08d2      	lsrs	r2, r2, #3
 800108e:	2300      	movs	r3, #0
 8001090:	4315      	orrs	r5, r2
 8001092:	e580      	b.n	8000b96 <__aeabi_ddiv+0xae>
 8001094:	9800      	ldr	r0, [sp, #0]
 8001096:	3d02      	subs	r5, #2
 8001098:	0042      	lsls	r2, r0, #1
 800109a:	4282      	cmp	r2, r0
 800109c:	41bf      	sbcs	r7, r7
 800109e:	427f      	negs	r7, r7
 80010a0:	193c      	adds	r4, r7, r4
 80010a2:	1936      	adds	r6, r6, r4
 80010a4:	9200      	str	r2, [sp, #0]
 80010a6:	e7dd      	b.n	8001064 <__aeabi_ddiv+0x57c>
 80010a8:	2480      	movs	r4, #128	; 0x80
 80010aa:	4643      	mov	r3, r8
 80010ac:	0324      	lsls	r4, r4, #12
 80010ae:	431c      	orrs	r4, r3
 80010b0:	0324      	lsls	r4, r4, #12
 80010b2:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <__aeabi_ddiv+0x5dc>)
 80010b4:	0b24      	lsrs	r4, r4, #12
 80010b6:	e56e      	b.n	8000b96 <__aeabi_ddiv+0xae>
 80010b8:	9a00      	ldr	r2, [sp, #0]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d3ea      	bcc.n	8001094 <__aeabi_ddiv+0x5ac>
 80010be:	0005      	movs	r5, r0
 80010c0:	e7d3      	b.n	800106a <__aeabi_ddiv+0x582>
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	000007ff 	.word	0x000007ff
 80010c8:	0000043e 	.word	0x0000043e
 80010cc:	0000041e 	.word	0x0000041e
 80010d0:	000003ff 	.word	0x000003ff

080010d4 <__eqdf2>:
 80010d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010d6:	464e      	mov	r6, r9
 80010d8:	4645      	mov	r5, r8
 80010da:	46de      	mov	lr, fp
 80010dc:	4657      	mov	r7, sl
 80010de:	4690      	mov	r8, r2
 80010e0:	b5e0      	push	{r5, r6, r7, lr}
 80010e2:	0017      	movs	r7, r2
 80010e4:	031a      	lsls	r2, r3, #12
 80010e6:	0b12      	lsrs	r2, r2, #12
 80010e8:	0005      	movs	r5, r0
 80010ea:	4684      	mov	ip, r0
 80010ec:	4819      	ldr	r0, [pc, #100]	; (8001154 <__eqdf2+0x80>)
 80010ee:	030e      	lsls	r6, r1, #12
 80010f0:	004c      	lsls	r4, r1, #1
 80010f2:	4691      	mov	r9, r2
 80010f4:	005a      	lsls	r2, r3, #1
 80010f6:	0fdb      	lsrs	r3, r3, #31
 80010f8:	469b      	mov	fp, r3
 80010fa:	0b36      	lsrs	r6, r6, #12
 80010fc:	0d64      	lsrs	r4, r4, #21
 80010fe:	0fc9      	lsrs	r1, r1, #31
 8001100:	0d52      	lsrs	r2, r2, #21
 8001102:	4284      	cmp	r4, r0
 8001104:	d019      	beq.n	800113a <__eqdf2+0x66>
 8001106:	4282      	cmp	r2, r0
 8001108:	d010      	beq.n	800112c <__eqdf2+0x58>
 800110a:	2001      	movs	r0, #1
 800110c:	4294      	cmp	r4, r2
 800110e:	d10e      	bne.n	800112e <__eqdf2+0x5a>
 8001110:	454e      	cmp	r6, r9
 8001112:	d10c      	bne.n	800112e <__eqdf2+0x5a>
 8001114:	2001      	movs	r0, #1
 8001116:	45c4      	cmp	ip, r8
 8001118:	d109      	bne.n	800112e <__eqdf2+0x5a>
 800111a:	4559      	cmp	r1, fp
 800111c:	d017      	beq.n	800114e <__eqdf2+0x7a>
 800111e:	2c00      	cmp	r4, #0
 8001120:	d105      	bne.n	800112e <__eqdf2+0x5a>
 8001122:	0030      	movs	r0, r6
 8001124:	4328      	orrs	r0, r5
 8001126:	1e43      	subs	r3, r0, #1
 8001128:	4198      	sbcs	r0, r3
 800112a:	e000      	b.n	800112e <__eqdf2+0x5a>
 800112c:	2001      	movs	r0, #1
 800112e:	bcf0      	pop	{r4, r5, r6, r7}
 8001130:	46bb      	mov	fp, r7
 8001132:	46b2      	mov	sl, r6
 8001134:	46a9      	mov	r9, r5
 8001136:	46a0      	mov	r8, r4
 8001138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113a:	0033      	movs	r3, r6
 800113c:	2001      	movs	r0, #1
 800113e:	432b      	orrs	r3, r5
 8001140:	d1f5      	bne.n	800112e <__eqdf2+0x5a>
 8001142:	42a2      	cmp	r2, r4
 8001144:	d1f3      	bne.n	800112e <__eqdf2+0x5a>
 8001146:	464b      	mov	r3, r9
 8001148:	433b      	orrs	r3, r7
 800114a:	d1f0      	bne.n	800112e <__eqdf2+0x5a>
 800114c:	e7e2      	b.n	8001114 <__eqdf2+0x40>
 800114e:	2000      	movs	r0, #0
 8001150:	e7ed      	b.n	800112e <__eqdf2+0x5a>
 8001152:	46c0      	nop			; (mov r8, r8)
 8001154:	000007ff 	.word	0x000007ff

08001158 <__gedf2>:
 8001158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800115a:	4647      	mov	r7, r8
 800115c:	46ce      	mov	lr, r9
 800115e:	0004      	movs	r4, r0
 8001160:	0018      	movs	r0, r3
 8001162:	0016      	movs	r6, r2
 8001164:	031b      	lsls	r3, r3, #12
 8001166:	0b1b      	lsrs	r3, r3, #12
 8001168:	4d2d      	ldr	r5, [pc, #180]	; (8001220 <__gedf2+0xc8>)
 800116a:	004a      	lsls	r2, r1, #1
 800116c:	4699      	mov	r9, r3
 800116e:	b580      	push	{r7, lr}
 8001170:	0043      	lsls	r3, r0, #1
 8001172:	030f      	lsls	r7, r1, #12
 8001174:	46a4      	mov	ip, r4
 8001176:	46b0      	mov	r8, r6
 8001178:	0b3f      	lsrs	r7, r7, #12
 800117a:	0d52      	lsrs	r2, r2, #21
 800117c:	0fc9      	lsrs	r1, r1, #31
 800117e:	0d5b      	lsrs	r3, r3, #21
 8001180:	0fc0      	lsrs	r0, r0, #31
 8001182:	42aa      	cmp	r2, r5
 8001184:	d021      	beq.n	80011ca <__gedf2+0x72>
 8001186:	42ab      	cmp	r3, r5
 8001188:	d013      	beq.n	80011b2 <__gedf2+0x5a>
 800118a:	2a00      	cmp	r2, #0
 800118c:	d122      	bne.n	80011d4 <__gedf2+0x7c>
 800118e:	433c      	orrs	r4, r7
 8001190:	2b00      	cmp	r3, #0
 8001192:	d102      	bne.n	800119a <__gedf2+0x42>
 8001194:	464d      	mov	r5, r9
 8001196:	432e      	orrs	r6, r5
 8001198:	d022      	beq.n	80011e0 <__gedf2+0x88>
 800119a:	2c00      	cmp	r4, #0
 800119c:	d010      	beq.n	80011c0 <__gedf2+0x68>
 800119e:	4281      	cmp	r1, r0
 80011a0:	d022      	beq.n	80011e8 <__gedf2+0x90>
 80011a2:	2002      	movs	r0, #2
 80011a4:	3901      	subs	r1, #1
 80011a6:	4008      	ands	r0, r1
 80011a8:	3801      	subs	r0, #1
 80011aa:	bcc0      	pop	{r6, r7}
 80011ac:	46b9      	mov	r9, r7
 80011ae:	46b0      	mov	r8, r6
 80011b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011b2:	464d      	mov	r5, r9
 80011b4:	432e      	orrs	r6, r5
 80011b6:	d129      	bne.n	800120c <__gedf2+0xb4>
 80011b8:	2a00      	cmp	r2, #0
 80011ba:	d1f0      	bne.n	800119e <__gedf2+0x46>
 80011bc:	433c      	orrs	r4, r7
 80011be:	d1ee      	bne.n	800119e <__gedf2+0x46>
 80011c0:	2800      	cmp	r0, #0
 80011c2:	d1f2      	bne.n	80011aa <__gedf2+0x52>
 80011c4:	2001      	movs	r0, #1
 80011c6:	4240      	negs	r0, r0
 80011c8:	e7ef      	b.n	80011aa <__gedf2+0x52>
 80011ca:	003d      	movs	r5, r7
 80011cc:	4325      	orrs	r5, r4
 80011ce:	d11d      	bne.n	800120c <__gedf2+0xb4>
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d0ee      	beq.n	80011b2 <__gedf2+0x5a>
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d1e2      	bne.n	800119e <__gedf2+0x46>
 80011d8:	464c      	mov	r4, r9
 80011da:	4326      	orrs	r6, r4
 80011dc:	d1df      	bne.n	800119e <__gedf2+0x46>
 80011de:	e7e0      	b.n	80011a2 <__gedf2+0x4a>
 80011e0:	2000      	movs	r0, #0
 80011e2:	2c00      	cmp	r4, #0
 80011e4:	d0e1      	beq.n	80011aa <__gedf2+0x52>
 80011e6:	e7dc      	b.n	80011a2 <__gedf2+0x4a>
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dc0a      	bgt.n	8001202 <__gedf2+0xaa>
 80011ec:	dbe8      	blt.n	80011c0 <__gedf2+0x68>
 80011ee:	454f      	cmp	r7, r9
 80011f0:	d8d7      	bhi.n	80011a2 <__gedf2+0x4a>
 80011f2:	d00e      	beq.n	8001212 <__gedf2+0xba>
 80011f4:	2000      	movs	r0, #0
 80011f6:	454f      	cmp	r7, r9
 80011f8:	d2d7      	bcs.n	80011aa <__gedf2+0x52>
 80011fa:	2900      	cmp	r1, #0
 80011fc:	d0e2      	beq.n	80011c4 <__gedf2+0x6c>
 80011fe:	0008      	movs	r0, r1
 8001200:	e7d3      	b.n	80011aa <__gedf2+0x52>
 8001202:	4243      	negs	r3, r0
 8001204:	4158      	adcs	r0, r3
 8001206:	0040      	lsls	r0, r0, #1
 8001208:	3801      	subs	r0, #1
 800120a:	e7ce      	b.n	80011aa <__gedf2+0x52>
 800120c:	2002      	movs	r0, #2
 800120e:	4240      	negs	r0, r0
 8001210:	e7cb      	b.n	80011aa <__gedf2+0x52>
 8001212:	45c4      	cmp	ip, r8
 8001214:	d8c5      	bhi.n	80011a2 <__gedf2+0x4a>
 8001216:	2000      	movs	r0, #0
 8001218:	45c4      	cmp	ip, r8
 800121a:	d2c6      	bcs.n	80011aa <__gedf2+0x52>
 800121c:	e7ed      	b.n	80011fa <__gedf2+0xa2>
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	000007ff 	.word	0x000007ff

08001224 <__ledf2>:
 8001224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001226:	4647      	mov	r7, r8
 8001228:	46ce      	mov	lr, r9
 800122a:	0004      	movs	r4, r0
 800122c:	0018      	movs	r0, r3
 800122e:	0016      	movs	r6, r2
 8001230:	031b      	lsls	r3, r3, #12
 8001232:	0b1b      	lsrs	r3, r3, #12
 8001234:	4d2c      	ldr	r5, [pc, #176]	; (80012e8 <__ledf2+0xc4>)
 8001236:	004a      	lsls	r2, r1, #1
 8001238:	4699      	mov	r9, r3
 800123a:	b580      	push	{r7, lr}
 800123c:	0043      	lsls	r3, r0, #1
 800123e:	030f      	lsls	r7, r1, #12
 8001240:	46a4      	mov	ip, r4
 8001242:	46b0      	mov	r8, r6
 8001244:	0b3f      	lsrs	r7, r7, #12
 8001246:	0d52      	lsrs	r2, r2, #21
 8001248:	0fc9      	lsrs	r1, r1, #31
 800124a:	0d5b      	lsrs	r3, r3, #21
 800124c:	0fc0      	lsrs	r0, r0, #31
 800124e:	42aa      	cmp	r2, r5
 8001250:	d00d      	beq.n	800126e <__ledf2+0x4a>
 8001252:	42ab      	cmp	r3, r5
 8001254:	d010      	beq.n	8001278 <__ledf2+0x54>
 8001256:	2a00      	cmp	r2, #0
 8001258:	d127      	bne.n	80012aa <__ledf2+0x86>
 800125a:	433c      	orrs	r4, r7
 800125c:	2b00      	cmp	r3, #0
 800125e:	d111      	bne.n	8001284 <__ledf2+0x60>
 8001260:	464d      	mov	r5, r9
 8001262:	432e      	orrs	r6, r5
 8001264:	d10e      	bne.n	8001284 <__ledf2+0x60>
 8001266:	2000      	movs	r0, #0
 8001268:	2c00      	cmp	r4, #0
 800126a:	d015      	beq.n	8001298 <__ledf2+0x74>
 800126c:	e00e      	b.n	800128c <__ledf2+0x68>
 800126e:	003d      	movs	r5, r7
 8001270:	4325      	orrs	r5, r4
 8001272:	d110      	bne.n	8001296 <__ledf2+0x72>
 8001274:	4293      	cmp	r3, r2
 8001276:	d118      	bne.n	80012aa <__ledf2+0x86>
 8001278:	464d      	mov	r5, r9
 800127a:	432e      	orrs	r6, r5
 800127c:	d10b      	bne.n	8001296 <__ledf2+0x72>
 800127e:	2a00      	cmp	r2, #0
 8001280:	d102      	bne.n	8001288 <__ledf2+0x64>
 8001282:	433c      	orrs	r4, r7
 8001284:	2c00      	cmp	r4, #0
 8001286:	d00b      	beq.n	80012a0 <__ledf2+0x7c>
 8001288:	4281      	cmp	r1, r0
 800128a:	d014      	beq.n	80012b6 <__ledf2+0x92>
 800128c:	2002      	movs	r0, #2
 800128e:	3901      	subs	r1, #1
 8001290:	4008      	ands	r0, r1
 8001292:	3801      	subs	r0, #1
 8001294:	e000      	b.n	8001298 <__ledf2+0x74>
 8001296:	2002      	movs	r0, #2
 8001298:	bcc0      	pop	{r6, r7}
 800129a:	46b9      	mov	r9, r7
 800129c:	46b0      	mov	r8, r6
 800129e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012a0:	2800      	cmp	r0, #0
 80012a2:	d1f9      	bne.n	8001298 <__ledf2+0x74>
 80012a4:	2001      	movs	r0, #1
 80012a6:	4240      	negs	r0, r0
 80012a8:	e7f6      	b.n	8001298 <__ledf2+0x74>
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d1ec      	bne.n	8001288 <__ledf2+0x64>
 80012ae:	464c      	mov	r4, r9
 80012b0:	4326      	orrs	r6, r4
 80012b2:	d1e9      	bne.n	8001288 <__ledf2+0x64>
 80012b4:	e7ea      	b.n	800128c <__ledf2+0x68>
 80012b6:	429a      	cmp	r2, r3
 80012b8:	dd04      	ble.n	80012c4 <__ledf2+0xa0>
 80012ba:	4243      	negs	r3, r0
 80012bc:	4158      	adcs	r0, r3
 80012be:	0040      	lsls	r0, r0, #1
 80012c0:	3801      	subs	r0, #1
 80012c2:	e7e9      	b.n	8001298 <__ledf2+0x74>
 80012c4:	429a      	cmp	r2, r3
 80012c6:	dbeb      	blt.n	80012a0 <__ledf2+0x7c>
 80012c8:	454f      	cmp	r7, r9
 80012ca:	d8df      	bhi.n	800128c <__ledf2+0x68>
 80012cc:	d006      	beq.n	80012dc <__ledf2+0xb8>
 80012ce:	2000      	movs	r0, #0
 80012d0:	454f      	cmp	r7, r9
 80012d2:	d2e1      	bcs.n	8001298 <__ledf2+0x74>
 80012d4:	2900      	cmp	r1, #0
 80012d6:	d0e5      	beq.n	80012a4 <__ledf2+0x80>
 80012d8:	0008      	movs	r0, r1
 80012da:	e7dd      	b.n	8001298 <__ledf2+0x74>
 80012dc:	45c4      	cmp	ip, r8
 80012de:	d8d5      	bhi.n	800128c <__ledf2+0x68>
 80012e0:	2000      	movs	r0, #0
 80012e2:	45c4      	cmp	ip, r8
 80012e4:	d2d8      	bcs.n	8001298 <__ledf2+0x74>
 80012e6:	e7f5      	b.n	80012d4 <__ledf2+0xb0>
 80012e8:	000007ff 	.word	0x000007ff

080012ec <__aeabi_dmul>:
 80012ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ee:	4657      	mov	r7, sl
 80012f0:	464e      	mov	r6, r9
 80012f2:	4645      	mov	r5, r8
 80012f4:	46de      	mov	lr, fp
 80012f6:	b5e0      	push	{r5, r6, r7, lr}
 80012f8:	4698      	mov	r8, r3
 80012fa:	030c      	lsls	r4, r1, #12
 80012fc:	004b      	lsls	r3, r1, #1
 80012fe:	0006      	movs	r6, r0
 8001300:	4692      	mov	sl, r2
 8001302:	b087      	sub	sp, #28
 8001304:	0b24      	lsrs	r4, r4, #12
 8001306:	0d5b      	lsrs	r3, r3, #21
 8001308:	0fcf      	lsrs	r7, r1, #31
 800130a:	2b00      	cmp	r3, #0
 800130c:	d100      	bne.n	8001310 <__aeabi_dmul+0x24>
 800130e:	e15c      	b.n	80015ca <__aeabi_dmul+0x2de>
 8001310:	4ad9      	ldr	r2, [pc, #868]	; (8001678 <__aeabi_dmul+0x38c>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d100      	bne.n	8001318 <__aeabi_dmul+0x2c>
 8001316:	e175      	b.n	8001604 <__aeabi_dmul+0x318>
 8001318:	0f42      	lsrs	r2, r0, #29
 800131a:	00e4      	lsls	r4, r4, #3
 800131c:	4314      	orrs	r4, r2
 800131e:	2280      	movs	r2, #128	; 0x80
 8001320:	0412      	lsls	r2, r2, #16
 8001322:	4314      	orrs	r4, r2
 8001324:	4ad5      	ldr	r2, [pc, #852]	; (800167c <__aeabi_dmul+0x390>)
 8001326:	00c5      	lsls	r5, r0, #3
 8001328:	4694      	mov	ip, r2
 800132a:	4463      	add	r3, ip
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	2300      	movs	r3, #0
 8001330:	4699      	mov	r9, r3
 8001332:	469b      	mov	fp, r3
 8001334:	4643      	mov	r3, r8
 8001336:	4642      	mov	r2, r8
 8001338:	031e      	lsls	r6, r3, #12
 800133a:	0fd2      	lsrs	r2, r2, #31
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	4650      	mov	r0, sl
 8001340:	4690      	mov	r8, r2
 8001342:	0b36      	lsrs	r6, r6, #12
 8001344:	0d5b      	lsrs	r3, r3, #21
 8001346:	d100      	bne.n	800134a <__aeabi_dmul+0x5e>
 8001348:	e120      	b.n	800158c <__aeabi_dmul+0x2a0>
 800134a:	4acb      	ldr	r2, [pc, #812]	; (8001678 <__aeabi_dmul+0x38c>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d100      	bne.n	8001352 <__aeabi_dmul+0x66>
 8001350:	e162      	b.n	8001618 <__aeabi_dmul+0x32c>
 8001352:	49ca      	ldr	r1, [pc, #808]	; (800167c <__aeabi_dmul+0x390>)
 8001354:	0f42      	lsrs	r2, r0, #29
 8001356:	468c      	mov	ip, r1
 8001358:	9900      	ldr	r1, [sp, #0]
 800135a:	4463      	add	r3, ip
 800135c:	00f6      	lsls	r6, r6, #3
 800135e:	468c      	mov	ip, r1
 8001360:	4316      	orrs	r6, r2
 8001362:	2280      	movs	r2, #128	; 0x80
 8001364:	449c      	add	ip, r3
 8001366:	0412      	lsls	r2, r2, #16
 8001368:	4663      	mov	r3, ip
 800136a:	4316      	orrs	r6, r2
 800136c:	00c2      	lsls	r2, r0, #3
 800136e:	2000      	movs	r0, #0
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	9900      	ldr	r1, [sp, #0]
 8001374:	4643      	mov	r3, r8
 8001376:	3101      	adds	r1, #1
 8001378:	468c      	mov	ip, r1
 800137a:	4649      	mov	r1, r9
 800137c:	407b      	eors	r3, r7
 800137e:	9301      	str	r3, [sp, #4]
 8001380:	290f      	cmp	r1, #15
 8001382:	d826      	bhi.n	80013d2 <__aeabi_dmul+0xe6>
 8001384:	4bbe      	ldr	r3, [pc, #760]	; (8001680 <__aeabi_dmul+0x394>)
 8001386:	0089      	lsls	r1, r1, #2
 8001388:	5859      	ldr	r1, [r3, r1]
 800138a:	468f      	mov	pc, r1
 800138c:	4643      	mov	r3, r8
 800138e:	9301      	str	r3, [sp, #4]
 8001390:	0034      	movs	r4, r6
 8001392:	0015      	movs	r5, r2
 8001394:	4683      	mov	fp, r0
 8001396:	465b      	mov	r3, fp
 8001398:	2b02      	cmp	r3, #2
 800139a:	d016      	beq.n	80013ca <__aeabi_dmul+0xde>
 800139c:	2b03      	cmp	r3, #3
 800139e:	d100      	bne.n	80013a2 <__aeabi_dmul+0xb6>
 80013a0:	e203      	b.n	80017aa <__aeabi_dmul+0x4be>
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d000      	beq.n	80013a8 <__aeabi_dmul+0xbc>
 80013a6:	e0cd      	b.n	8001544 <__aeabi_dmul+0x258>
 80013a8:	2200      	movs	r2, #0
 80013aa:	2400      	movs	r4, #0
 80013ac:	2500      	movs	r5, #0
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	0512      	lsls	r2, r2, #20
 80013b2:	4322      	orrs	r2, r4
 80013b4:	07db      	lsls	r3, r3, #31
 80013b6:	431a      	orrs	r2, r3
 80013b8:	0028      	movs	r0, r5
 80013ba:	0011      	movs	r1, r2
 80013bc:	b007      	add	sp, #28
 80013be:	bcf0      	pop	{r4, r5, r6, r7}
 80013c0:	46bb      	mov	fp, r7
 80013c2:	46b2      	mov	sl, r6
 80013c4:	46a9      	mov	r9, r5
 80013c6:	46a0      	mov	r8, r4
 80013c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013ca:	2400      	movs	r4, #0
 80013cc:	2500      	movs	r5, #0
 80013ce:	4aaa      	ldr	r2, [pc, #680]	; (8001678 <__aeabi_dmul+0x38c>)
 80013d0:	e7ed      	b.n	80013ae <__aeabi_dmul+0xc2>
 80013d2:	0c28      	lsrs	r0, r5, #16
 80013d4:	042d      	lsls	r5, r5, #16
 80013d6:	0c2d      	lsrs	r5, r5, #16
 80013d8:	002b      	movs	r3, r5
 80013da:	0c11      	lsrs	r1, r2, #16
 80013dc:	0412      	lsls	r2, r2, #16
 80013de:	0c12      	lsrs	r2, r2, #16
 80013e0:	4353      	muls	r3, r2
 80013e2:	4698      	mov	r8, r3
 80013e4:	0013      	movs	r3, r2
 80013e6:	002f      	movs	r7, r5
 80013e8:	4343      	muls	r3, r0
 80013ea:	4699      	mov	r9, r3
 80013ec:	434f      	muls	r7, r1
 80013ee:	444f      	add	r7, r9
 80013f0:	46bb      	mov	fp, r7
 80013f2:	4647      	mov	r7, r8
 80013f4:	000b      	movs	r3, r1
 80013f6:	0c3f      	lsrs	r7, r7, #16
 80013f8:	46ba      	mov	sl, r7
 80013fa:	4343      	muls	r3, r0
 80013fc:	44da      	add	sl, fp
 80013fe:	9302      	str	r3, [sp, #8]
 8001400:	45d1      	cmp	r9, sl
 8001402:	d904      	bls.n	800140e <__aeabi_dmul+0x122>
 8001404:	2780      	movs	r7, #128	; 0x80
 8001406:	027f      	lsls	r7, r7, #9
 8001408:	46b9      	mov	r9, r7
 800140a:	444b      	add	r3, r9
 800140c:	9302      	str	r3, [sp, #8]
 800140e:	4653      	mov	r3, sl
 8001410:	0c1b      	lsrs	r3, r3, #16
 8001412:	469b      	mov	fp, r3
 8001414:	4653      	mov	r3, sl
 8001416:	041f      	lsls	r7, r3, #16
 8001418:	4643      	mov	r3, r8
 800141a:	041b      	lsls	r3, r3, #16
 800141c:	0c1b      	lsrs	r3, r3, #16
 800141e:	4698      	mov	r8, r3
 8001420:	003b      	movs	r3, r7
 8001422:	4443      	add	r3, r8
 8001424:	9304      	str	r3, [sp, #16]
 8001426:	0c33      	lsrs	r3, r6, #16
 8001428:	0436      	lsls	r6, r6, #16
 800142a:	0c36      	lsrs	r6, r6, #16
 800142c:	4698      	mov	r8, r3
 800142e:	0033      	movs	r3, r6
 8001430:	4343      	muls	r3, r0
 8001432:	4699      	mov	r9, r3
 8001434:	4643      	mov	r3, r8
 8001436:	4343      	muls	r3, r0
 8001438:	002f      	movs	r7, r5
 800143a:	469a      	mov	sl, r3
 800143c:	4643      	mov	r3, r8
 800143e:	4377      	muls	r7, r6
 8001440:	435d      	muls	r5, r3
 8001442:	0c38      	lsrs	r0, r7, #16
 8001444:	444d      	add	r5, r9
 8001446:	1945      	adds	r5, r0, r5
 8001448:	45a9      	cmp	r9, r5
 800144a:	d903      	bls.n	8001454 <__aeabi_dmul+0x168>
 800144c:	2380      	movs	r3, #128	; 0x80
 800144e:	025b      	lsls	r3, r3, #9
 8001450:	4699      	mov	r9, r3
 8001452:	44ca      	add	sl, r9
 8001454:	043f      	lsls	r7, r7, #16
 8001456:	0c28      	lsrs	r0, r5, #16
 8001458:	0c3f      	lsrs	r7, r7, #16
 800145a:	042d      	lsls	r5, r5, #16
 800145c:	19ed      	adds	r5, r5, r7
 800145e:	0c27      	lsrs	r7, r4, #16
 8001460:	0424      	lsls	r4, r4, #16
 8001462:	0c24      	lsrs	r4, r4, #16
 8001464:	0003      	movs	r3, r0
 8001466:	0020      	movs	r0, r4
 8001468:	4350      	muls	r0, r2
 800146a:	437a      	muls	r2, r7
 800146c:	4691      	mov	r9, r2
 800146e:	003a      	movs	r2, r7
 8001470:	4453      	add	r3, sl
 8001472:	9305      	str	r3, [sp, #20]
 8001474:	0c03      	lsrs	r3, r0, #16
 8001476:	469a      	mov	sl, r3
 8001478:	434a      	muls	r2, r1
 800147a:	4361      	muls	r1, r4
 800147c:	4449      	add	r1, r9
 800147e:	4451      	add	r1, sl
 8001480:	44ab      	add	fp, r5
 8001482:	4589      	cmp	r9, r1
 8001484:	d903      	bls.n	800148e <__aeabi_dmul+0x1a2>
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	025b      	lsls	r3, r3, #9
 800148a:	4699      	mov	r9, r3
 800148c:	444a      	add	r2, r9
 800148e:	0400      	lsls	r0, r0, #16
 8001490:	0c0b      	lsrs	r3, r1, #16
 8001492:	0c00      	lsrs	r0, r0, #16
 8001494:	0409      	lsls	r1, r1, #16
 8001496:	1809      	adds	r1, r1, r0
 8001498:	0020      	movs	r0, r4
 800149a:	4699      	mov	r9, r3
 800149c:	4643      	mov	r3, r8
 800149e:	4370      	muls	r0, r6
 80014a0:	435c      	muls	r4, r3
 80014a2:	437e      	muls	r6, r7
 80014a4:	435f      	muls	r7, r3
 80014a6:	0c03      	lsrs	r3, r0, #16
 80014a8:	4698      	mov	r8, r3
 80014aa:	19a4      	adds	r4, r4, r6
 80014ac:	4444      	add	r4, r8
 80014ae:	444a      	add	r2, r9
 80014b0:	9703      	str	r7, [sp, #12]
 80014b2:	42a6      	cmp	r6, r4
 80014b4:	d904      	bls.n	80014c0 <__aeabi_dmul+0x1d4>
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	025b      	lsls	r3, r3, #9
 80014ba:	4698      	mov	r8, r3
 80014bc:	4447      	add	r7, r8
 80014be:	9703      	str	r7, [sp, #12]
 80014c0:	0423      	lsls	r3, r4, #16
 80014c2:	9e02      	ldr	r6, [sp, #8]
 80014c4:	469a      	mov	sl, r3
 80014c6:	9b05      	ldr	r3, [sp, #20]
 80014c8:	445e      	add	r6, fp
 80014ca:	4698      	mov	r8, r3
 80014cc:	42ae      	cmp	r6, r5
 80014ce:	41ad      	sbcs	r5, r5
 80014d0:	1876      	adds	r6, r6, r1
 80014d2:	428e      	cmp	r6, r1
 80014d4:	4189      	sbcs	r1, r1
 80014d6:	0400      	lsls	r0, r0, #16
 80014d8:	0c00      	lsrs	r0, r0, #16
 80014da:	4450      	add	r0, sl
 80014dc:	4440      	add	r0, r8
 80014de:	426d      	negs	r5, r5
 80014e0:	1947      	adds	r7, r0, r5
 80014e2:	46b8      	mov	r8, r7
 80014e4:	4693      	mov	fp, r2
 80014e6:	4249      	negs	r1, r1
 80014e8:	4689      	mov	r9, r1
 80014ea:	44c3      	add	fp, r8
 80014ec:	44d9      	add	r9, fp
 80014ee:	4298      	cmp	r0, r3
 80014f0:	4180      	sbcs	r0, r0
 80014f2:	45a8      	cmp	r8, r5
 80014f4:	41ad      	sbcs	r5, r5
 80014f6:	4593      	cmp	fp, r2
 80014f8:	4192      	sbcs	r2, r2
 80014fa:	4589      	cmp	r9, r1
 80014fc:	4189      	sbcs	r1, r1
 80014fe:	426d      	negs	r5, r5
 8001500:	4240      	negs	r0, r0
 8001502:	4328      	orrs	r0, r5
 8001504:	0c24      	lsrs	r4, r4, #16
 8001506:	4252      	negs	r2, r2
 8001508:	4249      	negs	r1, r1
 800150a:	430a      	orrs	r2, r1
 800150c:	9b03      	ldr	r3, [sp, #12]
 800150e:	1900      	adds	r0, r0, r4
 8001510:	1880      	adds	r0, r0, r2
 8001512:	18c7      	adds	r7, r0, r3
 8001514:	464b      	mov	r3, r9
 8001516:	0ddc      	lsrs	r4, r3, #23
 8001518:	9b04      	ldr	r3, [sp, #16]
 800151a:	0275      	lsls	r5, r6, #9
 800151c:	431d      	orrs	r5, r3
 800151e:	1e6a      	subs	r2, r5, #1
 8001520:	4195      	sbcs	r5, r2
 8001522:	464b      	mov	r3, r9
 8001524:	0df6      	lsrs	r6, r6, #23
 8001526:	027f      	lsls	r7, r7, #9
 8001528:	4335      	orrs	r5, r6
 800152a:	025a      	lsls	r2, r3, #9
 800152c:	433c      	orrs	r4, r7
 800152e:	4315      	orrs	r5, r2
 8001530:	01fb      	lsls	r3, r7, #7
 8001532:	d400      	bmi.n	8001536 <__aeabi_dmul+0x24a>
 8001534:	e11c      	b.n	8001770 <__aeabi_dmul+0x484>
 8001536:	2101      	movs	r1, #1
 8001538:	086a      	lsrs	r2, r5, #1
 800153a:	400d      	ands	r5, r1
 800153c:	4315      	orrs	r5, r2
 800153e:	07e2      	lsls	r2, r4, #31
 8001540:	4315      	orrs	r5, r2
 8001542:	0864      	lsrs	r4, r4, #1
 8001544:	494f      	ldr	r1, [pc, #316]	; (8001684 <__aeabi_dmul+0x398>)
 8001546:	4461      	add	r1, ip
 8001548:	2900      	cmp	r1, #0
 800154a:	dc00      	bgt.n	800154e <__aeabi_dmul+0x262>
 800154c:	e0b0      	b.n	80016b0 <__aeabi_dmul+0x3c4>
 800154e:	076b      	lsls	r3, r5, #29
 8001550:	d009      	beq.n	8001566 <__aeabi_dmul+0x27a>
 8001552:	220f      	movs	r2, #15
 8001554:	402a      	ands	r2, r5
 8001556:	2a04      	cmp	r2, #4
 8001558:	d005      	beq.n	8001566 <__aeabi_dmul+0x27a>
 800155a:	1d2a      	adds	r2, r5, #4
 800155c:	42aa      	cmp	r2, r5
 800155e:	41ad      	sbcs	r5, r5
 8001560:	426d      	negs	r5, r5
 8001562:	1964      	adds	r4, r4, r5
 8001564:	0015      	movs	r5, r2
 8001566:	01e3      	lsls	r3, r4, #7
 8001568:	d504      	bpl.n	8001574 <__aeabi_dmul+0x288>
 800156a:	2180      	movs	r1, #128	; 0x80
 800156c:	4a46      	ldr	r2, [pc, #280]	; (8001688 <__aeabi_dmul+0x39c>)
 800156e:	00c9      	lsls	r1, r1, #3
 8001570:	4014      	ands	r4, r2
 8001572:	4461      	add	r1, ip
 8001574:	4a45      	ldr	r2, [pc, #276]	; (800168c <__aeabi_dmul+0x3a0>)
 8001576:	4291      	cmp	r1, r2
 8001578:	dd00      	ble.n	800157c <__aeabi_dmul+0x290>
 800157a:	e726      	b.n	80013ca <__aeabi_dmul+0xde>
 800157c:	0762      	lsls	r2, r4, #29
 800157e:	08ed      	lsrs	r5, r5, #3
 8001580:	0264      	lsls	r4, r4, #9
 8001582:	0549      	lsls	r1, r1, #21
 8001584:	4315      	orrs	r5, r2
 8001586:	0b24      	lsrs	r4, r4, #12
 8001588:	0d4a      	lsrs	r2, r1, #21
 800158a:	e710      	b.n	80013ae <__aeabi_dmul+0xc2>
 800158c:	4652      	mov	r2, sl
 800158e:	4332      	orrs	r2, r6
 8001590:	d100      	bne.n	8001594 <__aeabi_dmul+0x2a8>
 8001592:	e07f      	b.n	8001694 <__aeabi_dmul+0x3a8>
 8001594:	2e00      	cmp	r6, #0
 8001596:	d100      	bne.n	800159a <__aeabi_dmul+0x2ae>
 8001598:	e0dc      	b.n	8001754 <__aeabi_dmul+0x468>
 800159a:	0030      	movs	r0, r6
 800159c:	f000 fcd4 	bl	8001f48 <__clzsi2>
 80015a0:	0002      	movs	r2, r0
 80015a2:	3a0b      	subs	r2, #11
 80015a4:	231d      	movs	r3, #29
 80015a6:	0001      	movs	r1, r0
 80015a8:	1a9b      	subs	r3, r3, r2
 80015aa:	4652      	mov	r2, sl
 80015ac:	3908      	subs	r1, #8
 80015ae:	40da      	lsrs	r2, r3
 80015b0:	408e      	lsls	r6, r1
 80015b2:	4316      	orrs	r6, r2
 80015b4:	4652      	mov	r2, sl
 80015b6:	408a      	lsls	r2, r1
 80015b8:	9b00      	ldr	r3, [sp, #0]
 80015ba:	4935      	ldr	r1, [pc, #212]	; (8001690 <__aeabi_dmul+0x3a4>)
 80015bc:	1a18      	subs	r0, r3, r0
 80015be:	0003      	movs	r3, r0
 80015c0:	468c      	mov	ip, r1
 80015c2:	4463      	add	r3, ip
 80015c4:	2000      	movs	r0, #0
 80015c6:	9300      	str	r3, [sp, #0]
 80015c8:	e6d3      	b.n	8001372 <__aeabi_dmul+0x86>
 80015ca:	0025      	movs	r5, r4
 80015cc:	4305      	orrs	r5, r0
 80015ce:	d04a      	beq.n	8001666 <__aeabi_dmul+0x37a>
 80015d0:	2c00      	cmp	r4, #0
 80015d2:	d100      	bne.n	80015d6 <__aeabi_dmul+0x2ea>
 80015d4:	e0b0      	b.n	8001738 <__aeabi_dmul+0x44c>
 80015d6:	0020      	movs	r0, r4
 80015d8:	f000 fcb6 	bl	8001f48 <__clzsi2>
 80015dc:	0001      	movs	r1, r0
 80015de:	0002      	movs	r2, r0
 80015e0:	390b      	subs	r1, #11
 80015e2:	231d      	movs	r3, #29
 80015e4:	0010      	movs	r0, r2
 80015e6:	1a5b      	subs	r3, r3, r1
 80015e8:	0031      	movs	r1, r6
 80015ea:	0035      	movs	r5, r6
 80015ec:	3808      	subs	r0, #8
 80015ee:	4084      	lsls	r4, r0
 80015f0:	40d9      	lsrs	r1, r3
 80015f2:	4085      	lsls	r5, r0
 80015f4:	430c      	orrs	r4, r1
 80015f6:	4826      	ldr	r0, [pc, #152]	; (8001690 <__aeabi_dmul+0x3a4>)
 80015f8:	1a83      	subs	r3, r0, r2
 80015fa:	9300      	str	r3, [sp, #0]
 80015fc:	2300      	movs	r3, #0
 80015fe:	4699      	mov	r9, r3
 8001600:	469b      	mov	fp, r3
 8001602:	e697      	b.n	8001334 <__aeabi_dmul+0x48>
 8001604:	0005      	movs	r5, r0
 8001606:	4325      	orrs	r5, r4
 8001608:	d126      	bne.n	8001658 <__aeabi_dmul+0x36c>
 800160a:	2208      	movs	r2, #8
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	2302      	movs	r3, #2
 8001610:	2400      	movs	r4, #0
 8001612:	4691      	mov	r9, r2
 8001614:	469b      	mov	fp, r3
 8001616:	e68d      	b.n	8001334 <__aeabi_dmul+0x48>
 8001618:	4652      	mov	r2, sl
 800161a:	9b00      	ldr	r3, [sp, #0]
 800161c:	4332      	orrs	r2, r6
 800161e:	d110      	bne.n	8001642 <__aeabi_dmul+0x356>
 8001620:	4915      	ldr	r1, [pc, #84]	; (8001678 <__aeabi_dmul+0x38c>)
 8001622:	2600      	movs	r6, #0
 8001624:	468c      	mov	ip, r1
 8001626:	4463      	add	r3, ip
 8001628:	4649      	mov	r1, r9
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2302      	movs	r3, #2
 800162e:	4319      	orrs	r1, r3
 8001630:	4689      	mov	r9, r1
 8001632:	2002      	movs	r0, #2
 8001634:	e69d      	b.n	8001372 <__aeabi_dmul+0x86>
 8001636:	465b      	mov	r3, fp
 8001638:	9701      	str	r7, [sp, #4]
 800163a:	2b02      	cmp	r3, #2
 800163c:	d000      	beq.n	8001640 <__aeabi_dmul+0x354>
 800163e:	e6ad      	b.n	800139c <__aeabi_dmul+0xb0>
 8001640:	e6c3      	b.n	80013ca <__aeabi_dmul+0xde>
 8001642:	4a0d      	ldr	r2, [pc, #52]	; (8001678 <__aeabi_dmul+0x38c>)
 8001644:	2003      	movs	r0, #3
 8001646:	4694      	mov	ip, r2
 8001648:	4463      	add	r3, ip
 800164a:	464a      	mov	r2, r9
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	2303      	movs	r3, #3
 8001650:	431a      	orrs	r2, r3
 8001652:	4691      	mov	r9, r2
 8001654:	4652      	mov	r2, sl
 8001656:	e68c      	b.n	8001372 <__aeabi_dmul+0x86>
 8001658:	220c      	movs	r2, #12
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	2303      	movs	r3, #3
 800165e:	0005      	movs	r5, r0
 8001660:	4691      	mov	r9, r2
 8001662:	469b      	mov	fp, r3
 8001664:	e666      	b.n	8001334 <__aeabi_dmul+0x48>
 8001666:	2304      	movs	r3, #4
 8001668:	4699      	mov	r9, r3
 800166a:	2300      	movs	r3, #0
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	3301      	adds	r3, #1
 8001670:	2400      	movs	r4, #0
 8001672:	469b      	mov	fp, r3
 8001674:	e65e      	b.n	8001334 <__aeabi_dmul+0x48>
 8001676:	46c0      	nop			; (mov r8, r8)
 8001678:	000007ff 	.word	0x000007ff
 800167c:	fffffc01 	.word	0xfffffc01
 8001680:	08005d10 	.word	0x08005d10
 8001684:	000003ff 	.word	0x000003ff
 8001688:	feffffff 	.word	0xfeffffff
 800168c:	000007fe 	.word	0x000007fe
 8001690:	fffffc0d 	.word	0xfffffc0d
 8001694:	4649      	mov	r1, r9
 8001696:	2301      	movs	r3, #1
 8001698:	4319      	orrs	r1, r3
 800169a:	4689      	mov	r9, r1
 800169c:	2600      	movs	r6, #0
 800169e:	2001      	movs	r0, #1
 80016a0:	e667      	b.n	8001372 <__aeabi_dmul+0x86>
 80016a2:	2300      	movs	r3, #0
 80016a4:	2480      	movs	r4, #128	; 0x80
 80016a6:	2500      	movs	r5, #0
 80016a8:	4a43      	ldr	r2, [pc, #268]	; (80017b8 <__aeabi_dmul+0x4cc>)
 80016aa:	9301      	str	r3, [sp, #4]
 80016ac:	0324      	lsls	r4, r4, #12
 80016ae:	e67e      	b.n	80013ae <__aeabi_dmul+0xc2>
 80016b0:	2001      	movs	r0, #1
 80016b2:	1a40      	subs	r0, r0, r1
 80016b4:	2838      	cmp	r0, #56	; 0x38
 80016b6:	dd00      	ble.n	80016ba <__aeabi_dmul+0x3ce>
 80016b8:	e676      	b.n	80013a8 <__aeabi_dmul+0xbc>
 80016ba:	281f      	cmp	r0, #31
 80016bc:	dd5b      	ble.n	8001776 <__aeabi_dmul+0x48a>
 80016be:	221f      	movs	r2, #31
 80016c0:	0023      	movs	r3, r4
 80016c2:	4252      	negs	r2, r2
 80016c4:	1a51      	subs	r1, r2, r1
 80016c6:	40cb      	lsrs	r3, r1
 80016c8:	0019      	movs	r1, r3
 80016ca:	2820      	cmp	r0, #32
 80016cc:	d003      	beq.n	80016d6 <__aeabi_dmul+0x3ea>
 80016ce:	4a3b      	ldr	r2, [pc, #236]	; (80017bc <__aeabi_dmul+0x4d0>)
 80016d0:	4462      	add	r2, ip
 80016d2:	4094      	lsls	r4, r2
 80016d4:	4325      	orrs	r5, r4
 80016d6:	1e6a      	subs	r2, r5, #1
 80016d8:	4195      	sbcs	r5, r2
 80016da:	002a      	movs	r2, r5
 80016dc:	430a      	orrs	r2, r1
 80016de:	2107      	movs	r1, #7
 80016e0:	000d      	movs	r5, r1
 80016e2:	2400      	movs	r4, #0
 80016e4:	4015      	ands	r5, r2
 80016e6:	4211      	tst	r1, r2
 80016e8:	d05b      	beq.n	80017a2 <__aeabi_dmul+0x4b6>
 80016ea:	210f      	movs	r1, #15
 80016ec:	2400      	movs	r4, #0
 80016ee:	4011      	ands	r1, r2
 80016f0:	2904      	cmp	r1, #4
 80016f2:	d053      	beq.n	800179c <__aeabi_dmul+0x4b0>
 80016f4:	1d11      	adds	r1, r2, #4
 80016f6:	4291      	cmp	r1, r2
 80016f8:	4192      	sbcs	r2, r2
 80016fa:	4252      	negs	r2, r2
 80016fc:	18a4      	adds	r4, r4, r2
 80016fe:	000a      	movs	r2, r1
 8001700:	0223      	lsls	r3, r4, #8
 8001702:	d54b      	bpl.n	800179c <__aeabi_dmul+0x4b0>
 8001704:	2201      	movs	r2, #1
 8001706:	2400      	movs	r4, #0
 8001708:	2500      	movs	r5, #0
 800170a:	e650      	b.n	80013ae <__aeabi_dmul+0xc2>
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	031b      	lsls	r3, r3, #12
 8001710:	421c      	tst	r4, r3
 8001712:	d009      	beq.n	8001728 <__aeabi_dmul+0x43c>
 8001714:	421e      	tst	r6, r3
 8001716:	d107      	bne.n	8001728 <__aeabi_dmul+0x43c>
 8001718:	4333      	orrs	r3, r6
 800171a:	031c      	lsls	r4, r3, #12
 800171c:	4643      	mov	r3, r8
 800171e:	0015      	movs	r5, r2
 8001720:	0b24      	lsrs	r4, r4, #12
 8001722:	4a25      	ldr	r2, [pc, #148]	; (80017b8 <__aeabi_dmul+0x4cc>)
 8001724:	9301      	str	r3, [sp, #4]
 8001726:	e642      	b.n	80013ae <__aeabi_dmul+0xc2>
 8001728:	2280      	movs	r2, #128	; 0x80
 800172a:	0312      	lsls	r2, r2, #12
 800172c:	4314      	orrs	r4, r2
 800172e:	0324      	lsls	r4, r4, #12
 8001730:	4a21      	ldr	r2, [pc, #132]	; (80017b8 <__aeabi_dmul+0x4cc>)
 8001732:	0b24      	lsrs	r4, r4, #12
 8001734:	9701      	str	r7, [sp, #4]
 8001736:	e63a      	b.n	80013ae <__aeabi_dmul+0xc2>
 8001738:	f000 fc06 	bl	8001f48 <__clzsi2>
 800173c:	0001      	movs	r1, r0
 800173e:	0002      	movs	r2, r0
 8001740:	3115      	adds	r1, #21
 8001742:	3220      	adds	r2, #32
 8001744:	291c      	cmp	r1, #28
 8001746:	dc00      	bgt.n	800174a <__aeabi_dmul+0x45e>
 8001748:	e74b      	b.n	80015e2 <__aeabi_dmul+0x2f6>
 800174a:	0034      	movs	r4, r6
 800174c:	3808      	subs	r0, #8
 800174e:	2500      	movs	r5, #0
 8001750:	4084      	lsls	r4, r0
 8001752:	e750      	b.n	80015f6 <__aeabi_dmul+0x30a>
 8001754:	f000 fbf8 	bl	8001f48 <__clzsi2>
 8001758:	0003      	movs	r3, r0
 800175a:	001a      	movs	r2, r3
 800175c:	3215      	adds	r2, #21
 800175e:	3020      	adds	r0, #32
 8001760:	2a1c      	cmp	r2, #28
 8001762:	dc00      	bgt.n	8001766 <__aeabi_dmul+0x47a>
 8001764:	e71e      	b.n	80015a4 <__aeabi_dmul+0x2b8>
 8001766:	4656      	mov	r6, sl
 8001768:	3b08      	subs	r3, #8
 800176a:	2200      	movs	r2, #0
 800176c:	409e      	lsls	r6, r3
 800176e:	e723      	b.n	80015b8 <__aeabi_dmul+0x2cc>
 8001770:	9b00      	ldr	r3, [sp, #0]
 8001772:	469c      	mov	ip, r3
 8001774:	e6e6      	b.n	8001544 <__aeabi_dmul+0x258>
 8001776:	4912      	ldr	r1, [pc, #72]	; (80017c0 <__aeabi_dmul+0x4d4>)
 8001778:	0022      	movs	r2, r4
 800177a:	4461      	add	r1, ip
 800177c:	002e      	movs	r6, r5
 800177e:	408d      	lsls	r5, r1
 8001780:	408a      	lsls	r2, r1
 8001782:	40c6      	lsrs	r6, r0
 8001784:	1e69      	subs	r1, r5, #1
 8001786:	418d      	sbcs	r5, r1
 8001788:	4332      	orrs	r2, r6
 800178a:	432a      	orrs	r2, r5
 800178c:	40c4      	lsrs	r4, r0
 800178e:	0753      	lsls	r3, r2, #29
 8001790:	d0b6      	beq.n	8001700 <__aeabi_dmul+0x414>
 8001792:	210f      	movs	r1, #15
 8001794:	4011      	ands	r1, r2
 8001796:	2904      	cmp	r1, #4
 8001798:	d1ac      	bne.n	80016f4 <__aeabi_dmul+0x408>
 800179a:	e7b1      	b.n	8001700 <__aeabi_dmul+0x414>
 800179c:	0765      	lsls	r5, r4, #29
 800179e:	0264      	lsls	r4, r4, #9
 80017a0:	0b24      	lsrs	r4, r4, #12
 80017a2:	08d2      	lsrs	r2, r2, #3
 80017a4:	4315      	orrs	r5, r2
 80017a6:	2200      	movs	r2, #0
 80017a8:	e601      	b.n	80013ae <__aeabi_dmul+0xc2>
 80017aa:	2280      	movs	r2, #128	; 0x80
 80017ac:	0312      	lsls	r2, r2, #12
 80017ae:	4314      	orrs	r4, r2
 80017b0:	0324      	lsls	r4, r4, #12
 80017b2:	4a01      	ldr	r2, [pc, #4]	; (80017b8 <__aeabi_dmul+0x4cc>)
 80017b4:	0b24      	lsrs	r4, r4, #12
 80017b6:	e5fa      	b.n	80013ae <__aeabi_dmul+0xc2>
 80017b8:	000007ff 	.word	0x000007ff
 80017bc:	0000043e 	.word	0x0000043e
 80017c0:	0000041e 	.word	0x0000041e

080017c4 <__aeabi_dsub>:
 80017c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017c6:	4657      	mov	r7, sl
 80017c8:	464e      	mov	r6, r9
 80017ca:	4645      	mov	r5, r8
 80017cc:	46de      	mov	lr, fp
 80017ce:	b5e0      	push	{r5, r6, r7, lr}
 80017d0:	001e      	movs	r6, r3
 80017d2:	0017      	movs	r7, r2
 80017d4:	004a      	lsls	r2, r1, #1
 80017d6:	030b      	lsls	r3, r1, #12
 80017d8:	0d52      	lsrs	r2, r2, #21
 80017da:	0a5b      	lsrs	r3, r3, #9
 80017dc:	4690      	mov	r8, r2
 80017de:	0f42      	lsrs	r2, r0, #29
 80017e0:	431a      	orrs	r2, r3
 80017e2:	0fcd      	lsrs	r5, r1, #31
 80017e4:	4ccd      	ldr	r4, [pc, #820]	; (8001b1c <__aeabi_dsub+0x358>)
 80017e6:	0331      	lsls	r1, r6, #12
 80017e8:	00c3      	lsls	r3, r0, #3
 80017ea:	4694      	mov	ip, r2
 80017ec:	0070      	lsls	r0, r6, #1
 80017ee:	0f7a      	lsrs	r2, r7, #29
 80017f0:	0a49      	lsrs	r1, r1, #9
 80017f2:	00ff      	lsls	r7, r7, #3
 80017f4:	469a      	mov	sl, r3
 80017f6:	46b9      	mov	r9, r7
 80017f8:	0d40      	lsrs	r0, r0, #21
 80017fa:	0ff6      	lsrs	r6, r6, #31
 80017fc:	4311      	orrs	r1, r2
 80017fe:	42a0      	cmp	r0, r4
 8001800:	d100      	bne.n	8001804 <__aeabi_dsub+0x40>
 8001802:	e0b1      	b.n	8001968 <__aeabi_dsub+0x1a4>
 8001804:	2201      	movs	r2, #1
 8001806:	4056      	eors	r6, r2
 8001808:	46b3      	mov	fp, r6
 800180a:	42b5      	cmp	r5, r6
 800180c:	d100      	bne.n	8001810 <__aeabi_dsub+0x4c>
 800180e:	e088      	b.n	8001922 <__aeabi_dsub+0x15e>
 8001810:	4642      	mov	r2, r8
 8001812:	1a12      	subs	r2, r2, r0
 8001814:	2a00      	cmp	r2, #0
 8001816:	dc00      	bgt.n	800181a <__aeabi_dsub+0x56>
 8001818:	e0ae      	b.n	8001978 <__aeabi_dsub+0x1b4>
 800181a:	2800      	cmp	r0, #0
 800181c:	d100      	bne.n	8001820 <__aeabi_dsub+0x5c>
 800181e:	e0c1      	b.n	80019a4 <__aeabi_dsub+0x1e0>
 8001820:	48be      	ldr	r0, [pc, #760]	; (8001b1c <__aeabi_dsub+0x358>)
 8001822:	4580      	cmp	r8, r0
 8001824:	d100      	bne.n	8001828 <__aeabi_dsub+0x64>
 8001826:	e151      	b.n	8001acc <__aeabi_dsub+0x308>
 8001828:	2080      	movs	r0, #128	; 0x80
 800182a:	0400      	lsls	r0, r0, #16
 800182c:	4301      	orrs	r1, r0
 800182e:	2a38      	cmp	r2, #56	; 0x38
 8001830:	dd00      	ble.n	8001834 <__aeabi_dsub+0x70>
 8001832:	e17b      	b.n	8001b2c <__aeabi_dsub+0x368>
 8001834:	2a1f      	cmp	r2, #31
 8001836:	dd00      	ble.n	800183a <__aeabi_dsub+0x76>
 8001838:	e1ee      	b.n	8001c18 <__aeabi_dsub+0x454>
 800183a:	2020      	movs	r0, #32
 800183c:	003e      	movs	r6, r7
 800183e:	1a80      	subs	r0, r0, r2
 8001840:	000c      	movs	r4, r1
 8001842:	40d6      	lsrs	r6, r2
 8001844:	40d1      	lsrs	r1, r2
 8001846:	4087      	lsls	r7, r0
 8001848:	4662      	mov	r2, ip
 800184a:	4084      	lsls	r4, r0
 800184c:	1a52      	subs	r2, r2, r1
 800184e:	1e78      	subs	r0, r7, #1
 8001850:	4187      	sbcs	r7, r0
 8001852:	4694      	mov	ip, r2
 8001854:	4334      	orrs	r4, r6
 8001856:	4327      	orrs	r7, r4
 8001858:	1bdc      	subs	r4, r3, r7
 800185a:	42a3      	cmp	r3, r4
 800185c:	419b      	sbcs	r3, r3
 800185e:	4662      	mov	r2, ip
 8001860:	425b      	negs	r3, r3
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	4699      	mov	r9, r3
 8001866:	464b      	mov	r3, r9
 8001868:	021b      	lsls	r3, r3, #8
 800186a:	d400      	bmi.n	800186e <__aeabi_dsub+0xaa>
 800186c:	e118      	b.n	8001aa0 <__aeabi_dsub+0x2dc>
 800186e:	464b      	mov	r3, r9
 8001870:	0258      	lsls	r0, r3, #9
 8001872:	0a43      	lsrs	r3, r0, #9
 8001874:	4699      	mov	r9, r3
 8001876:	464b      	mov	r3, r9
 8001878:	2b00      	cmp	r3, #0
 800187a:	d100      	bne.n	800187e <__aeabi_dsub+0xba>
 800187c:	e137      	b.n	8001aee <__aeabi_dsub+0x32a>
 800187e:	4648      	mov	r0, r9
 8001880:	f000 fb62 	bl	8001f48 <__clzsi2>
 8001884:	0001      	movs	r1, r0
 8001886:	3908      	subs	r1, #8
 8001888:	2320      	movs	r3, #32
 800188a:	0022      	movs	r2, r4
 800188c:	4648      	mov	r0, r9
 800188e:	1a5b      	subs	r3, r3, r1
 8001890:	40da      	lsrs	r2, r3
 8001892:	4088      	lsls	r0, r1
 8001894:	408c      	lsls	r4, r1
 8001896:	4643      	mov	r3, r8
 8001898:	4310      	orrs	r0, r2
 800189a:	4588      	cmp	r8, r1
 800189c:	dd00      	ble.n	80018a0 <__aeabi_dsub+0xdc>
 800189e:	e136      	b.n	8001b0e <__aeabi_dsub+0x34a>
 80018a0:	1ac9      	subs	r1, r1, r3
 80018a2:	1c4b      	adds	r3, r1, #1
 80018a4:	2b1f      	cmp	r3, #31
 80018a6:	dd00      	ble.n	80018aa <__aeabi_dsub+0xe6>
 80018a8:	e0ea      	b.n	8001a80 <__aeabi_dsub+0x2bc>
 80018aa:	2220      	movs	r2, #32
 80018ac:	0026      	movs	r6, r4
 80018ae:	1ad2      	subs	r2, r2, r3
 80018b0:	0001      	movs	r1, r0
 80018b2:	4094      	lsls	r4, r2
 80018b4:	40de      	lsrs	r6, r3
 80018b6:	40d8      	lsrs	r0, r3
 80018b8:	2300      	movs	r3, #0
 80018ba:	4091      	lsls	r1, r2
 80018bc:	1e62      	subs	r2, r4, #1
 80018be:	4194      	sbcs	r4, r2
 80018c0:	4681      	mov	r9, r0
 80018c2:	4698      	mov	r8, r3
 80018c4:	4331      	orrs	r1, r6
 80018c6:	430c      	orrs	r4, r1
 80018c8:	0763      	lsls	r3, r4, #29
 80018ca:	d009      	beq.n	80018e0 <__aeabi_dsub+0x11c>
 80018cc:	230f      	movs	r3, #15
 80018ce:	4023      	ands	r3, r4
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	d005      	beq.n	80018e0 <__aeabi_dsub+0x11c>
 80018d4:	1d23      	adds	r3, r4, #4
 80018d6:	42a3      	cmp	r3, r4
 80018d8:	41a4      	sbcs	r4, r4
 80018da:	4264      	negs	r4, r4
 80018dc:	44a1      	add	r9, r4
 80018de:	001c      	movs	r4, r3
 80018e0:	464b      	mov	r3, r9
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	d400      	bmi.n	80018e8 <__aeabi_dsub+0x124>
 80018e6:	e0de      	b.n	8001aa6 <__aeabi_dsub+0x2e2>
 80018e8:	4641      	mov	r1, r8
 80018ea:	4b8c      	ldr	r3, [pc, #560]	; (8001b1c <__aeabi_dsub+0x358>)
 80018ec:	3101      	adds	r1, #1
 80018ee:	4299      	cmp	r1, r3
 80018f0:	d100      	bne.n	80018f4 <__aeabi_dsub+0x130>
 80018f2:	e0e7      	b.n	8001ac4 <__aeabi_dsub+0x300>
 80018f4:	464b      	mov	r3, r9
 80018f6:	488a      	ldr	r0, [pc, #552]	; (8001b20 <__aeabi_dsub+0x35c>)
 80018f8:	08e4      	lsrs	r4, r4, #3
 80018fa:	4003      	ands	r3, r0
 80018fc:	0018      	movs	r0, r3
 80018fe:	0549      	lsls	r1, r1, #21
 8001900:	075b      	lsls	r3, r3, #29
 8001902:	0240      	lsls	r0, r0, #9
 8001904:	4323      	orrs	r3, r4
 8001906:	0d4a      	lsrs	r2, r1, #21
 8001908:	0b04      	lsrs	r4, r0, #12
 800190a:	0512      	lsls	r2, r2, #20
 800190c:	07ed      	lsls	r5, r5, #31
 800190e:	4322      	orrs	r2, r4
 8001910:	432a      	orrs	r2, r5
 8001912:	0018      	movs	r0, r3
 8001914:	0011      	movs	r1, r2
 8001916:	bcf0      	pop	{r4, r5, r6, r7}
 8001918:	46bb      	mov	fp, r7
 800191a:	46b2      	mov	sl, r6
 800191c:	46a9      	mov	r9, r5
 800191e:	46a0      	mov	r8, r4
 8001920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001922:	4642      	mov	r2, r8
 8001924:	1a12      	subs	r2, r2, r0
 8001926:	2a00      	cmp	r2, #0
 8001928:	dd52      	ble.n	80019d0 <__aeabi_dsub+0x20c>
 800192a:	2800      	cmp	r0, #0
 800192c:	d100      	bne.n	8001930 <__aeabi_dsub+0x16c>
 800192e:	e09c      	b.n	8001a6a <__aeabi_dsub+0x2a6>
 8001930:	45a0      	cmp	r8, r4
 8001932:	d100      	bne.n	8001936 <__aeabi_dsub+0x172>
 8001934:	e0ca      	b.n	8001acc <__aeabi_dsub+0x308>
 8001936:	2080      	movs	r0, #128	; 0x80
 8001938:	0400      	lsls	r0, r0, #16
 800193a:	4301      	orrs	r1, r0
 800193c:	2a38      	cmp	r2, #56	; 0x38
 800193e:	dd00      	ble.n	8001942 <__aeabi_dsub+0x17e>
 8001940:	e149      	b.n	8001bd6 <__aeabi_dsub+0x412>
 8001942:	2a1f      	cmp	r2, #31
 8001944:	dc00      	bgt.n	8001948 <__aeabi_dsub+0x184>
 8001946:	e197      	b.n	8001c78 <__aeabi_dsub+0x4b4>
 8001948:	0010      	movs	r0, r2
 800194a:	000e      	movs	r6, r1
 800194c:	3820      	subs	r0, #32
 800194e:	40c6      	lsrs	r6, r0
 8001950:	2a20      	cmp	r2, #32
 8001952:	d004      	beq.n	800195e <__aeabi_dsub+0x19a>
 8001954:	2040      	movs	r0, #64	; 0x40
 8001956:	1a82      	subs	r2, r0, r2
 8001958:	4091      	lsls	r1, r2
 800195a:	430f      	orrs	r7, r1
 800195c:	46b9      	mov	r9, r7
 800195e:	464c      	mov	r4, r9
 8001960:	1e62      	subs	r2, r4, #1
 8001962:	4194      	sbcs	r4, r2
 8001964:	4334      	orrs	r4, r6
 8001966:	e13a      	b.n	8001bde <__aeabi_dsub+0x41a>
 8001968:	000a      	movs	r2, r1
 800196a:	433a      	orrs	r2, r7
 800196c:	d028      	beq.n	80019c0 <__aeabi_dsub+0x1fc>
 800196e:	46b3      	mov	fp, r6
 8001970:	42b5      	cmp	r5, r6
 8001972:	d02b      	beq.n	80019cc <__aeabi_dsub+0x208>
 8001974:	4a6b      	ldr	r2, [pc, #428]	; (8001b24 <__aeabi_dsub+0x360>)
 8001976:	4442      	add	r2, r8
 8001978:	2a00      	cmp	r2, #0
 800197a:	d05d      	beq.n	8001a38 <__aeabi_dsub+0x274>
 800197c:	4642      	mov	r2, r8
 800197e:	4644      	mov	r4, r8
 8001980:	1a82      	subs	r2, r0, r2
 8001982:	2c00      	cmp	r4, #0
 8001984:	d000      	beq.n	8001988 <__aeabi_dsub+0x1c4>
 8001986:	e0f5      	b.n	8001b74 <__aeabi_dsub+0x3b0>
 8001988:	4665      	mov	r5, ip
 800198a:	431d      	orrs	r5, r3
 800198c:	d100      	bne.n	8001990 <__aeabi_dsub+0x1cc>
 800198e:	e19c      	b.n	8001cca <__aeabi_dsub+0x506>
 8001990:	1e55      	subs	r5, r2, #1
 8001992:	2a01      	cmp	r2, #1
 8001994:	d100      	bne.n	8001998 <__aeabi_dsub+0x1d4>
 8001996:	e1fb      	b.n	8001d90 <__aeabi_dsub+0x5cc>
 8001998:	4c60      	ldr	r4, [pc, #384]	; (8001b1c <__aeabi_dsub+0x358>)
 800199a:	42a2      	cmp	r2, r4
 800199c:	d100      	bne.n	80019a0 <__aeabi_dsub+0x1dc>
 800199e:	e1bd      	b.n	8001d1c <__aeabi_dsub+0x558>
 80019a0:	002a      	movs	r2, r5
 80019a2:	e0f0      	b.n	8001b86 <__aeabi_dsub+0x3c2>
 80019a4:	0008      	movs	r0, r1
 80019a6:	4338      	orrs	r0, r7
 80019a8:	d100      	bne.n	80019ac <__aeabi_dsub+0x1e8>
 80019aa:	e0c3      	b.n	8001b34 <__aeabi_dsub+0x370>
 80019ac:	1e50      	subs	r0, r2, #1
 80019ae:	2a01      	cmp	r2, #1
 80019b0:	d100      	bne.n	80019b4 <__aeabi_dsub+0x1f0>
 80019b2:	e1a8      	b.n	8001d06 <__aeabi_dsub+0x542>
 80019b4:	4c59      	ldr	r4, [pc, #356]	; (8001b1c <__aeabi_dsub+0x358>)
 80019b6:	42a2      	cmp	r2, r4
 80019b8:	d100      	bne.n	80019bc <__aeabi_dsub+0x1f8>
 80019ba:	e087      	b.n	8001acc <__aeabi_dsub+0x308>
 80019bc:	0002      	movs	r2, r0
 80019be:	e736      	b.n	800182e <__aeabi_dsub+0x6a>
 80019c0:	2201      	movs	r2, #1
 80019c2:	4056      	eors	r6, r2
 80019c4:	46b3      	mov	fp, r6
 80019c6:	42b5      	cmp	r5, r6
 80019c8:	d000      	beq.n	80019cc <__aeabi_dsub+0x208>
 80019ca:	e721      	b.n	8001810 <__aeabi_dsub+0x4c>
 80019cc:	4a55      	ldr	r2, [pc, #340]	; (8001b24 <__aeabi_dsub+0x360>)
 80019ce:	4442      	add	r2, r8
 80019d0:	2a00      	cmp	r2, #0
 80019d2:	d100      	bne.n	80019d6 <__aeabi_dsub+0x212>
 80019d4:	e0b5      	b.n	8001b42 <__aeabi_dsub+0x37e>
 80019d6:	4642      	mov	r2, r8
 80019d8:	4644      	mov	r4, r8
 80019da:	1a82      	subs	r2, r0, r2
 80019dc:	2c00      	cmp	r4, #0
 80019de:	d100      	bne.n	80019e2 <__aeabi_dsub+0x21e>
 80019e0:	e138      	b.n	8001c54 <__aeabi_dsub+0x490>
 80019e2:	4e4e      	ldr	r6, [pc, #312]	; (8001b1c <__aeabi_dsub+0x358>)
 80019e4:	42b0      	cmp	r0, r6
 80019e6:	d100      	bne.n	80019ea <__aeabi_dsub+0x226>
 80019e8:	e1de      	b.n	8001da8 <__aeabi_dsub+0x5e4>
 80019ea:	2680      	movs	r6, #128	; 0x80
 80019ec:	4664      	mov	r4, ip
 80019ee:	0436      	lsls	r6, r6, #16
 80019f0:	4334      	orrs	r4, r6
 80019f2:	46a4      	mov	ip, r4
 80019f4:	2a38      	cmp	r2, #56	; 0x38
 80019f6:	dd00      	ble.n	80019fa <__aeabi_dsub+0x236>
 80019f8:	e196      	b.n	8001d28 <__aeabi_dsub+0x564>
 80019fa:	2a1f      	cmp	r2, #31
 80019fc:	dd00      	ble.n	8001a00 <__aeabi_dsub+0x23c>
 80019fe:	e224      	b.n	8001e4a <__aeabi_dsub+0x686>
 8001a00:	2620      	movs	r6, #32
 8001a02:	1ab4      	subs	r4, r6, r2
 8001a04:	46a2      	mov	sl, r4
 8001a06:	4664      	mov	r4, ip
 8001a08:	4656      	mov	r6, sl
 8001a0a:	40b4      	lsls	r4, r6
 8001a0c:	46a1      	mov	r9, r4
 8001a0e:	001c      	movs	r4, r3
 8001a10:	464e      	mov	r6, r9
 8001a12:	40d4      	lsrs	r4, r2
 8001a14:	4326      	orrs	r6, r4
 8001a16:	0034      	movs	r4, r6
 8001a18:	4656      	mov	r6, sl
 8001a1a:	40b3      	lsls	r3, r6
 8001a1c:	1e5e      	subs	r6, r3, #1
 8001a1e:	41b3      	sbcs	r3, r6
 8001a20:	431c      	orrs	r4, r3
 8001a22:	4663      	mov	r3, ip
 8001a24:	40d3      	lsrs	r3, r2
 8001a26:	18c9      	adds	r1, r1, r3
 8001a28:	19e4      	adds	r4, r4, r7
 8001a2a:	42bc      	cmp	r4, r7
 8001a2c:	41bf      	sbcs	r7, r7
 8001a2e:	427f      	negs	r7, r7
 8001a30:	46b9      	mov	r9, r7
 8001a32:	4680      	mov	r8, r0
 8001a34:	4489      	add	r9, r1
 8001a36:	e0d8      	b.n	8001bea <__aeabi_dsub+0x426>
 8001a38:	4640      	mov	r0, r8
 8001a3a:	4c3b      	ldr	r4, [pc, #236]	; (8001b28 <__aeabi_dsub+0x364>)
 8001a3c:	3001      	adds	r0, #1
 8001a3e:	4220      	tst	r0, r4
 8001a40:	d000      	beq.n	8001a44 <__aeabi_dsub+0x280>
 8001a42:	e0b4      	b.n	8001bae <__aeabi_dsub+0x3ea>
 8001a44:	4640      	mov	r0, r8
 8001a46:	2800      	cmp	r0, #0
 8001a48:	d000      	beq.n	8001a4c <__aeabi_dsub+0x288>
 8001a4a:	e144      	b.n	8001cd6 <__aeabi_dsub+0x512>
 8001a4c:	4660      	mov	r0, ip
 8001a4e:	4318      	orrs	r0, r3
 8001a50:	d100      	bne.n	8001a54 <__aeabi_dsub+0x290>
 8001a52:	e190      	b.n	8001d76 <__aeabi_dsub+0x5b2>
 8001a54:	0008      	movs	r0, r1
 8001a56:	4338      	orrs	r0, r7
 8001a58:	d000      	beq.n	8001a5c <__aeabi_dsub+0x298>
 8001a5a:	e1aa      	b.n	8001db2 <__aeabi_dsub+0x5ee>
 8001a5c:	4661      	mov	r1, ip
 8001a5e:	08db      	lsrs	r3, r3, #3
 8001a60:	0749      	lsls	r1, r1, #29
 8001a62:	430b      	orrs	r3, r1
 8001a64:	4661      	mov	r1, ip
 8001a66:	08cc      	lsrs	r4, r1, #3
 8001a68:	e027      	b.n	8001aba <__aeabi_dsub+0x2f6>
 8001a6a:	0008      	movs	r0, r1
 8001a6c:	4338      	orrs	r0, r7
 8001a6e:	d061      	beq.n	8001b34 <__aeabi_dsub+0x370>
 8001a70:	1e50      	subs	r0, r2, #1
 8001a72:	2a01      	cmp	r2, #1
 8001a74:	d100      	bne.n	8001a78 <__aeabi_dsub+0x2b4>
 8001a76:	e139      	b.n	8001cec <__aeabi_dsub+0x528>
 8001a78:	42a2      	cmp	r2, r4
 8001a7a:	d027      	beq.n	8001acc <__aeabi_dsub+0x308>
 8001a7c:	0002      	movs	r2, r0
 8001a7e:	e75d      	b.n	800193c <__aeabi_dsub+0x178>
 8001a80:	0002      	movs	r2, r0
 8001a82:	391f      	subs	r1, #31
 8001a84:	40ca      	lsrs	r2, r1
 8001a86:	0011      	movs	r1, r2
 8001a88:	2b20      	cmp	r3, #32
 8001a8a:	d003      	beq.n	8001a94 <__aeabi_dsub+0x2d0>
 8001a8c:	2240      	movs	r2, #64	; 0x40
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	4098      	lsls	r0, r3
 8001a92:	4304      	orrs	r4, r0
 8001a94:	1e63      	subs	r3, r4, #1
 8001a96:	419c      	sbcs	r4, r3
 8001a98:	2300      	movs	r3, #0
 8001a9a:	4699      	mov	r9, r3
 8001a9c:	4698      	mov	r8, r3
 8001a9e:	430c      	orrs	r4, r1
 8001aa0:	0763      	lsls	r3, r4, #29
 8001aa2:	d000      	beq.n	8001aa6 <__aeabi_dsub+0x2e2>
 8001aa4:	e712      	b.n	80018cc <__aeabi_dsub+0x108>
 8001aa6:	464b      	mov	r3, r9
 8001aa8:	464a      	mov	r2, r9
 8001aaa:	08e4      	lsrs	r4, r4, #3
 8001aac:	075b      	lsls	r3, r3, #29
 8001aae:	4323      	orrs	r3, r4
 8001ab0:	08d4      	lsrs	r4, r2, #3
 8001ab2:	4642      	mov	r2, r8
 8001ab4:	4919      	ldr	r1, [pc, #100]	; (8001b1c <__aeabi_dsub+0x358>)
 8001ab6:	428a      	cmp	r2, r1
 8001ab8:	d00e      	beq.n	8001ad8 <__aeabi_dsub+0x314>
 8001aba:	0324      	lsls	r4, r4, #12
 8001abc:	0552      	lsls	r2, r2, #21
 8001abe:	0b24      	lsrs	r4, r4, #12
 8001ac0:	0d52      	lsrs	r2, r2, #21
 8001ac2:	e722      	b.n	800190a <__aeabi_dsub+0x146>
 8001ac4:	000a      	movs	r2, r1
 8001ac6:	2400      	movs	r4, #0
 8001ac8:	2300      	movs	r3, #0
 8001aca:	e71e      	b.n	800190a <__aeabi_dsub+0x146>
 8001acc:	08db      	lsrs	r3, r3, #3
 8001ace:	4662      	mov	r2, ip
 8001ad0:	0752      	lsls	r2, r2, #29
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	4662      	mov	r2, ip
 8001ad6:	08d4      	lsrs	r4, r2, #3
 8001ad8:	001a      	movs	r2, r3
 8001ada:	4322      	orrs	r2, r4
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_dsub+0x31c>
 8001ade:	e1fc      	b.n	8001eda <__aeabi_dsub+0x716>
 8001ae0:	2280      	movs	r2, #128	; 0x80
 8001ae2:	0312      	lsls	r2, r2, #12
 8001ae4:	4314      	orrs	r4, r2
 8001ae6:	0324      	lsls	r4, r4, #12
 8001ae8:	4a0c      	ldr	r2, [pc, #48]	; (8001b1c <__aeabi_dsub+0x358>)
 8001aea:	0b24      	lsrs	r4, r4, #12
 8001aec:	e70d      	b.n	800190a <__aeabi_dsub+0x146>
 8001aee:	0020      	movs	r0, r4
 8001af0:	f000 fa2a 	bl	8001f48 <__clzsi2>
 8001af4:	0001      	movs	r1, r0
 8001af6:	3118      	adds	r1, #24
 8001af8:	291f      	cmp	r1, #31
 8001afa:	dc00      	bgt.n	8001afe <__aeabi_dsub+0x33a>
 8001afc:	e6c4      	b.n	8001888 <__aeabi_dsub+0xc4>
 8001afe:	3808      	subs	r0, #8
 8001b00:	4084      	lsls	r4, r0
 8001b02:	4643      	mov	r3, r8
 8001b04:	0020      	movs	r0, r4
 8001b06:	2400      	movs	r4, #0
 8001b08:	4588      	cmp	r8, r1
 8001b0a:	dc00      	bgt.n	8001b0e <__aeabi_dsub+0x34a>
 8001b0c:	e6c8      	b.n	80018a0 <__aeabi_dsub+0xdc>
 8001b0e:	4a04      	ldr	r2, [pc, #16]	; (8001b20 <__aeabi_dsub+0x35c>)
 8001b10:	1a5b      	subs	r3, r3, r1
 8001b12:	4010      	ands	r0, r2
 8001b14:	4698      	mov	r8, r3
 8001b16:	4681      	mov	r9, r0
 8001b18:	e6d6      	b.n	80018c8 <__aeabi_dsub+0x104>
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	000007ff 	.word	0x000007ff
 8001b20:	ff7fffff 	.word	0xff7fffff
 8001b24:	fffff801 	.word	0xfffff801
 8001b28:	000007fe 	.word	0x000007fe
 8001b2c:	430f      	orrs	r7, r1
 8001b2e:	1e7a      	subs	r2, r7, #1
 8001b30:	4197      	sbcs	r7, r2
 8001b32:	e691      	b.n	8001858 <__aeabi_dsub+0x94>
 8001b34:	4661      	mov	r1, ip
 8001b36:	08db      	lsrs	r3, r3, #3
 8001b38:	0749      	lsls	r1, r1, #29
 8001b3a:	430b      	orrs	r3, r1
 8001b3c:	4661      	mov	r1, ip
 8001b3e:	08cc      	lsrs	r4, r1, #3
 8001b40:	e7b8      	b.n	8001ab4 <__aeabi_dsub+0x2f0>
 8001b42:	4640      	mov	r0, r8
 8001b44:	4cd3      	ldr	r4, [pc, #844]	; (8001e94 <__aeabi_dsub+0x6d0>)
 8001b46:	3001      	adds	r0, #1
 8001b48:	4220      	tst	r0, r4
 8001b4a:	d000      	beq.n	8001b4e <__aeabi_dsub+0x38a>
 8001b4c:	e0a2      	b.n	8001c94 <__aeabi_dsub+0x4d0>
 8001b4e:	4640      	mov	r0, r8
 8001b50:	2800      	cmp	r0, #0
 8001b52:	d000      	beq.n	8001b56 <__aeabi_dsub+0x392>
 8001b54:	e101      	b.n	8001d5a <__aeabi_dsub+0x596>
 8001b56:	4660      	mov	r0, ip
 8001b58:	4318      	orrs	r0, r3
 8001b5a:	d100      	bne.n	8001b5e <__aeabi_dsub+0x39a>
 8001b5c:	e15e      	b.n	8001e1c <__aeabi_dsub+0x658>
 8001b5e:	0008      	movs	r0, r1
 8001b60:	4338      	orrs	r0, r7
 8001b62:	d000      	beq.n	8001b66 <__aeabi_dsub+0x3a2>
 8001b64:	e15f      	b.n	8001e26 <__aeabi_dsub+0x662>
 8001b66:	4661      	mov	r1, ip
 8001b68:	08db      	lsrs	r3, r3, #3
 8001b6a:	0749      	lsls	r1, r1, #29
 8001b6c:	430b      	orrs	r3, r1
 8001b6e:	4661      	mov	r1, ip
 8001b70:	08cc      	lsrs	r4, r1, #3
 8001b72:	e7a2      	b.n	8001aba <__aeabi_dsub+0x2f6>
 8001b74:	4dc8      	ldr	r5, [pc, #800]	; (8001e98 <__aeabi_dsub+0x6d4>)
 8001b76:	42a8      	cmp	r0, r5
 8001b78:	d100      	bne.n	8001b7c <__aeabi_dsub+0x3b8>
 8001b7a:	e0cf      	b.n	8001d1c <__aeabi_dsub+0x558>
 8001b7c:	2580      	movs	r5, #128	; 0x80
 8001b7e:	4664      	mov	r4, ip
 8001b80:	042d      	lsls	r5, r5, #16
 8001b82:	432c      	orrs	r4, r5
 8001b84:	46a4      	mov	ip, r4
 8001b86:	2a38      	cmp	r2, #56	; 0x38
 8001b88:	dc56      	bgt.n	8001c38 <__aeabi_dsub+0x474>
 8001b8a:	2a1f      	cmp	r2, #31
 8001b8c:	dd00      	ble.n	8001b90 <__aeabi_dsub+0x3cc>
 8001b8e:	e0d1      	b.n	8001d34 <__aeabi_dsub+0x570>
 8001b90:	2520      	movs	r5, #32
 8001b92:	001e      	movs	r6, r3
 8001b94:	1aad      	subs	r5, r5, r2
 8001b96:	4664      	mov	r4, ip
 8001b98:	40ab      	lsls	r3, r5
 8001b9a:	40ac      	lsls	r4, r5
 8001b9c:	40d6      	lsrs	r6, r2
 8001b9e:	1e5d      	subs	r5, r3, #1
 8001ba0:	41ab      	sbcs	r3, r5
 8001ba2:	4334      	orrs	r4, r6
 8001ba4:	4323      	orrs	r3, r4
 8001ba6:	4664      	mov	r4, ip
 8001ba8:	40d4      	lsrs	r4, r2
 8001baa:	1b09      	subs	r1, r1, r4
 8001bac:	e049      	b.n	8001c42 <__aeabi_dsub+0x47e>
 8001bae:	4660      	mov	r0, ip
 8001bb0:	1bdc      	subs	r4, r3, r7
 8001bb2:	1a46      	subs	r6, r0, r1
 8001bb4:	42a3      	cmp	r3, r4
 8001bb6:	4180      	sbcs	r0, r0
 8001bb8:	4240      	negs	r0, r0
 8001bba:	4681      	mov	r9, r0
 8001bbc:	0030      	movs	r0, r6
 8001bbe:	464e      	mov	r6, r9
 8001bc0:	1b80      	subs	r0, r0, r6
 8001bc2:	4681      	mov	r9, r0
 8001bc4:	0200      	lsls	r0, r0, #8
 8001bc6:	d476      	bmi.n	8001cb6 <__aeabi_dsub+0x4f2>
 8001bc8:	464b      	mov	r3, r9
 8001bca:	4323      	orrs	r3, r4
 8001bcc:	d000      	beq.n	8001bd0 <__aeabi_dsub+0x40c>
 8001bce:	e652      	b.n	8001876 <__aeabi_dsub+0xb2>
 8001bd0:	2400      	movs	r4, #0
 8001bd2:	2500      	movs	r5, #0
 8001bd4:	e771      	b.n	8001aba <__aeabi_dsub+0x2f6>
 8001bd6:	4339      	orrs	r1, r7
 8001bd8:	000c      	movs	r4, r1
 8001bda:	1e62      	subs	r2, r4, #1
 8001bdc:	4194      	sbcs	r4, r2
 8001bde:	18e4      	adds	r4, r4, r3
 8001be0:	429c      	cmp	r4, r3
 8001be2:	419b      	sbcs	r3, r3
 8001be4:	425b      	negs	r3, r3
 8001be6:	4463      	add	r3, ip
 8001be8:	4699      	mov	r9, r3
 8001bea:	464b      	mov	r3, r9
 8001bec:	021b      	lsls	r3, r3, #8
 8001bee:	d400      	bmi.n	8001bf2 <__aeabi_dsub+0x42e>
 8001bf0:	e756      	b.n	8001aa0 <__aeabi_dsub+0x2dc>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	469c      	mov	ip, r3
 8001bf6:	4ba8      	ldr	r3, [pc, #672]	; (8001e98 <__aeabi_dsub+0x6d4>)
 8001bf8:	44e0      	add	r8, ip
 8001bfa:	4598      	cmp	r8, r3
 8001bfc:	d038      	beq.n	8001c70 <__aeabi_dsub+0x4ac>
 8001bfe:	464b      	mov	r3, r9
 8001c00:	48a6      	ldr	r0, [pc, #664]	; (8001e9c <__aeabi_dsub+0x6d8>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	4003      	ands	r3, r0
 8001c06:	0018      	movs	r0, r3
 8001c08:	0863      	lsrs	r3, r4, #1
 8001c0a:	4014      	ands	r4, r2
 8001c0c:	431c      	orrs	r4, r3
 8001c0e:	07c3      	lsls	r3, r0, #31
 8001c10:	431c      	orrs	r4, r3
 8001c12:	0843      	lsrs	r3, r0, #1
 8001c14:	4699      	mov	r9, r3
 8001c16:	e657      	b.n	80018c8 <__aeabi_dsub+0x104>
 8001c18:	0010      	movs	r0, r2
 8001c1a:	000e      	movs	r6, r1
 8001c1c:	3820      	subs	r0, #32
 8001c1e:	40c6      	lsrs	r6, r0
 8001c20:	2a20      	cmp	r2, #32
 8001c22:	d004      	beq.n	8001c2e <__aeabi_dsub+0x46a>
 8001c24:	2040      	movs	r0, #64	; 0x40
 8001c26:	1a82      	subs	r2, r0, r2
 8001c28:	4091      	lsls	r1, r2
 8001c2a:	430f      	orrs	r7, r1
 8001c2c:	46b9      	mov	r9, r7
 8001c2e:	464f      	mov	r7, r9
 8001c30:	1e7a      	subs	r2, r7, #1
 8001c32:	4197      	sbcs	r7, r2
 8001c34:	4337      	orrs	r7, r6
 8001c36:	e60f      	b.n	8001858 <__aeabi_dsub+0x94>
 8001c38:	4662      	mov	r2, ip
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	0013      	movs	r3, r2
 8001c3e:	1e5a      	subs	r2, r3, #1
 8001c40:	4193      	sbcs	r3, r2
 8001c42:	1afc      	subs	r4, r7, r3
 8001c44:	42a7      	cmp	r7, r4
 8001c46:	41bf      	sbcs	r7, r7
 8001c48:	427f      	negs	r7, r7
 8001c4a:	1bcb      	subs	r3, r1, r7
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	465d      	mov	r5, fp
 8001c50:	4680      	mov	r8, r0
 8001c52:	e608      	b.n	8001866 <__aeabi_dsub+0xa2>
 8001c54:	4666      	mov	r6, ip
 8001c56:	431e      	orrs	r6, r3
 8001c58:	d100      	bne.n	8001c5c <__aeabi_dsub+0x498>
 8001c5a:	e0be      	b.n	8001dda <__aeabi_dsub+0x616>
 8001c5c:	1e56      	subs	r6, r2, #1
 8001c5e:	2a01      	cmp	r2, #1
 8001c60:	d100      	bne.n	8001c64 <__aeabi_dsub+0x4a0>
 8001c62:	e109      	b.n	8001e78 <__aeabi_dsub+0x6b4>
 8001c64:	4c8c      	ldr	r4, [pc, #560]	; (8001e98 <__aeabi_dsub+0x6d4>)
 8001c66:	42a2      	cmp	r2, r4
 8001c68:	d100      	bne.n	8001c6c <__aeabi_dsub+0x4a8>
 8001c6a:	e119      	b.n	8001ea0 <__aeabi_dsub+0x6dc>
 8001c6c:	0032      	movs	r2, r6
 8001c6e:	e6c1      	b.n	80019f4 <__aeabi_dsub+0x230>
 8001c70:	4642      	mov	r2, r8
 8001c72:	2400      	movs	r4, #0
 8001c74:	2300      	movs	r3, #0
 8001c76:	e648      	b.n	800190a <__aeabi_dsub+0x146>
 8001c78:	2020      	movs	r0, #32
 8001c7a:	000c      	movs	r4, r1
 8001c7c:	1a80      	subs	r0, r0, r2
 8001c7e:	003e      	movs	r6, r7
 8001c80:	4087      	lsls	r7, r0
 8001c82:	4084      	lsls	r4, r0
 8001c84:	40d6      	lsrs	r6, r2
 8001c86:	1e78      	subs	r0, r7, #1
 8001c88:	4187      	sbcs	r7, r0
 8001c8a:	40d1      	lsrs	r1, r2
 8001c8c:	4334      	orrs	r4, r6
 8001c8e:	433c      	orrs	r4, r7
 8001c90:	448c      	add	ip, r1
 8001c92:	e7a4      	b.n	8001bde <__aeabi_dsub+0x41a>
 8001c94:	4a80      	ldr	r2, [pc, #512]	; (8001e98 <__aeabi_dsub+0x6d4>)
 8001c96:	4290      	cmp	r0, r2
 8001c98:	d100      	bne.n	8001c9c <__aeabi_dsub+0x4d8>
 8001c9a:	e0e9      	b.n	8001e70 <__aeabi_dsub+0x6ac>
 8001c9c:	19df      	adds	r7, r3, r7
 8001c9e:	429f      	cmp	r7, r3
 8001ca0:	419b      	sbcs	r3, r3
 8001ca2:	4461      	add	r1, ip
 8001ca4:	425b      	negs	r3, r3
 8001ca6:	18c9      	adds	r1, r1, r3
 8001ca8:	07cc      	lsls	r4, r1, #31
 8001caa:	087f      	lsrs	r7, r7, #1
 8001cac:	084b      	lsrs	r3, r1, #1
 8001cae:	4699      	mov	r9, r3
 8001cb0:	4680      	mov	r8, r0
 8001cb2:	433c      	orrs	r4, r7
 8001cb4:	e6f4      	b.n	8001aa0 <__aeabi_dsub+0x2dc>
 8001cb6:	1afc      	subs	r4, r7, r3
 8001cb8:	42a7      	cmp	r7, r4
 8001cba:	41bf      	sbcs	r7, r7
 8001cbc:	4663      	mov	r3, ip
 8001cbe:	427f      	negs	r7, r7
 8001cc0:	1ac9      	subs	r1, r1, r3
 8001cc2:	1bcb      	subs	r3, r1, r7
 8001cc4:	4699      	mov	r9, r3
 8001cc6:	465d      	mov	r5, fp
 8001cc8:	e5d5      	b.n	8001876 <__aeabi_dsub+0xb2>
 8001cca:	08ff      	lsrs	r7, r7, #3
 8001ccc:	074b      	lsls	r3, r1, #29
 8001cce:	465d      	mov	r5, fp
 8001cd0:	433b      	orrs	r3, r7
 8001cd2:	08cc      	lsrs	r4, r1, #3
 8001cd4:	e6ee      	b.n	8001ab4 <__aeabi_dsub+0x2f0>
 8001cd6:	4662      	mov	r2, ip
 8001cd8:	431a      	orrs	r2, r3
 8001cda:	d000      	beq.n	8001cde <__aeabi_dsub+0x51a>
 8001cdc:	e082      	b.n	8001de4 <__aeabi_dsub+0x620>
 8001cde:	000b      	movs	r3, r1
 8001ce0:	433b      	orrs	r3, r7
 8001ce2:	d11b      	bne.n	8001d1c <__aeabi_dsub+0x558>
 8001ce4:	2480      	movs	r4, #128	; 0x80
 8001ce6:	2500      	movs	r5, #0
 8001ce8:	0324      	lsls	r4, r4, #12
 8001cea:	e6f9      	b.n	8001ae0 <__aeabi_dsub+0x31c>
 8001cec:	19dc      	adds	r4, r3, r7
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	419b      	sbcs	r3, r3
 8001cf2:	4461      	add	r1, ip
 8001cf4:	4689      	mov	r9, r1
 8001cf6:	425b      	negs	r3, r3
 8001cf8:	4499      	add	r9, r3
 8001cfa:	464b      	mov	r3, r9
 8001cfc:	021b      	lsls	r3, r3, #8
 8001cfe:	d444      	bmi.n	8001d8a <__aeabi_dsub+0x5c6>
 8001d00:	2301      	movs	r3, #1
 8001d02:	4698      	mov	r8, r3
 8001d04:	e6cc      	b.n	8001aa0 <__aeabi_dsub+0x2dc>
 8001d06:	1bdc      	subs	r4, r3, r7
 8001d08:	4662      	mov	r2, ip
 8001d0a:	42a3      	cmp	r3, r4
 8001d0c:	419b      	sbcs	r3, r3
 8001d0e:	1a51      	subs	r1, r2, r1
 8001d10:	425b      	negs	r3, r3
 8001d12:	1acb      	subs	r3, r1, r3
 8001d14:	4699      	mov	r9, r3
 8001d16:	2301      	movs	r3, #1
 8001d18:	4698      	mov	r8, r3
 8001d1a:	e5a4      	b.n	8001866 <__aeabi_dsub+0xa2>
 8001d1c:	08ff      	lsrs	r7, r7, #3
 8001d1e:	074b      	lsls	r3, r1, #29
 8001d20:	465d      	mov	r5, fp
 8001d22:	433b      	orrs	r3, r7
 8001d24:	08cc      	lsrs	r4, r1, #3
 8001d26:	e6d7      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001d28:	4662      	mov	r2, ip
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	0014      	movs	r4, r2
 8001d2e:	1e63      	subs	r3, r4, #1
 8001d30:	419c      	sbcs	r4, r3
 8001d32:	e679      	b.n	8001a28 <__aeabi_dsub+0x264>
 8001d34:	0015      	movs	r5, r2
 8001d36:	4664      	mov	r4, ip
 8001d38:	3d20      	subs	r5, #32
 8001d3a:	40ec      	lsrs	r4, r5
 8001d3c:	46a0      	mov	r8, r4
 8001d3e:	2a20      	cmp	r2, #32
 8001d40:	d005      	beq.n	8001d4e <__aeabi_dsub+0x58a>
 8001d42:	2540      	movs	r5, #64	; 0x40
 8001d44:	4664      	mov	r4, ip
 8001d46:	1aaa      	subs	r2, r5, r2
 8001d48:	4094      	lsls	r4, r2
 8001d4a:	4323      	orrs	r3, r4
 8001d4c:	469a      	mov	sl, r3
 8001d4e:	4654      	mov	r4, sl
 8001d50:	1e63      	subs	r3, r4, #1
 8001d52:	419c      	sbcs	r4, r3
 8001d54:	4643      	mov	r3, r8
 8001d56:	4323      	orrs	r3, r4
 8001d58:	e773      	b.n	8001c42 <__aeabi_dsub+0x47e>
 8001d5a:	4662      	mov	r2, ip
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	d023      	beq.n	8001da8 <__aeabi_dsub+0x5e4>
 8001d60:	000a      	movs	r2, r1
 8001d62:	433a      	orrs	r2, r7
 8001d64:	d000      	beq.n	8001d68 <__aeabi_dsub+0x5a4>
 8001d66:	e0a0      	b.n	8001eaa <__aeabi_dsub+0x6e6>
 8001d68:	4662      	mov	r2, ip
 8001d6a:	08db      	lsrs	r3, r3, #3
 8001d6c:	0752      	lsls	r2, r2, #29
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	4662      	mov	r2, ip
 8001d72:	08d4      	lsrs	r4, r2, #3
 8001d74:	e6b0      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001d76:	000b      	movs	r3, r1
 8001d78:	433b      	orrs	r3, r7
 8001d7a:	d100      	bne.n	8001d7e <__aeabi_dsub+0x5ba>
 8001d7c:	e728      	b.n	8001bd0 <__aeabi_dsub+0x40c>
 8001d7e:	08ff      	lsrs	r7, r7, #3
 8001d80:	074b      	lsls	r3, r1, #29
 8001d82:	465d      	mov	r5, fp
 8001d84:	433b      	orrs	r3, r7
 8001d86:	08cc      	lsrs	r4, r1, #3
 8001d88:	e697      	b.n	8001aba <__aeabi_dsub+0x2f6>
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	4698      	mov	r8, r3
 8001d8e:	e736      	b.n	8001bfe <__aeabi_dsub+0x43a>
 8001d90:	1afc      	subs	r4, r7, r3
 8001d92:	42a7      	cmp	r7, r4
 8001d94:	41bf      	sbcs	r7, r7
 8001d96:	4663      	mov	r3, ip
 8001d98:	427f      	negs	r7, r7
 8001d9a:	1ac9      	subs	r1, r1, r3
 8001d9c:	1bcb      	subs	r3, r1, r7
 8001d9e:	4699      	mov	r9, r3
 8001da0:	2301      	movs	r3, #1
 8001da2:	465d      	mov	r5, fp
 8001da4:	4698      	mov	r8, r3
 8001da6:	e55e      	b.n	8001866 <__aeabi_dsub+0xa2>
 8001da8:	074b      	lsls	r3, r1, #29
 8001daa:	08ff      	lsrs	r7, r7, #3
 8001dac:	433b      	orrs	r3, r7
 8001dae:	08cc      	lsrs	r4, r1, #3
 8001db0:	e692      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001db2:	1bdc      	subs	r4, r3, r7
 8001db4:	4660      	mov	r0, ip
 8001db6:	42a3      	cmp	r3, r4
 8001db8:	41b6      	sbcs	r6, r6
 8001dba:	1a40      	subs	r0, r0, r1
 8001dbc:	4276      	negs	r6, r6
 8001dbe:	1b80      	subs	r0, r0, r6
 8001dc0:	4681      	mov	r9, r0
 8001dc2:	0200      	lsls	r0, r0, #8
 8001dc4:	d560      	bpl.n	8001e88 <__aeabi_dsub+0x6c4>
 8001dc6:	1afc      	subs	r4, r7, r3
 8001dc8:	42a7      	cmp	r7, r4
 8001dca:	41bf      	sbcs	r7, r7
 8001dcc:	4663      	mov	r3, ip
 8001dce:	427f      	negs	r7, r7
 8001dd0:	1ac9      	subs	r1, r1, r3
 8001dd2:	1bcb      	subs	r3, r1, r7
 8001dd4:	4699      	mov	r9, r3
 8001dd6:	465d      	mov	r5, fp
 8001dd8:	e576      	b.n	80018c8 <__aeabi_dsub+0x104>
 8001dda:	08ff      	lsrs	r7, r7, #3
 8001ddc:	074b      	lsls	r3, r1, #29
 8001dde:	433b      	orrs	r3, r7
 8001de0:	08cc      	lsrs	r4, r1, #3
 8001de2:	e667      	b.n	8001ab4 <__aeabi_dsub+0x2f0>
 8001de4:	000a      	movs	r2, r1
 8001de6:	08db      	lsrs	r3, r3, #3
 8001de8:	433a      	orrs	r2, r7
 8001dea:	d100      	bne.n	8001dee <__aeabi_dsub+0x62a>
 8001dec:	e66f      	b.n	8001ace <__aeabi_dsub+0x30a>
 8001dee:	4662      	mov	r2, ip
 8001df0:	0752      	lsls	r2, r2, #29
 8001df2:	4313      	orrs	r3, r2
 8001df4:	4662      	mov	r2, ip
 8001df6:	08d4      	lsrs	r4, r2, #3
 8001df8:	2280      	movs	r2, #128	; 0x80
 8001dfa:	0312      	lsls	r2, r2, #12
 8001dfc:	4214      	tst	r4, r2
 8001dfe:	d007      	beq.n	8001e10 <__aeabi_dsub+0x64c>
 8001e00:	08c8      	lsrs	r0, r1, #3
 8001e02:	4210      	tst	r0, r2
 8001e04:	d104      	bne.n	8001e10 <__aeabi_dsub+0x64c>
 8001e06:	465d      	mov	r5, fp
 8001e08:	0004      	movs	r4, r0
 8001e0a:	08fb      	lsrs	r3, r7, #3
 8001e0c:	0749      	lsls	r1, r1, #29
 8001e0e:	430b      	orrs	r3, r1
 8001e10:	0f5a      	lsrs	r2, r3, #29
 8001e12:	00db      	lsls	r3, r3, #3
 8001e14:	08db      	lsrs	r3, r3, #3
 8001e16:	0752      	lsls	r2, r2, #29
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	e65d      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001e1c:	074b      	lsls	r3, r1, #29
 8001e1e:	08ff      	lsrs	r7, r7, #3
 8001e20:	433b      	orrs	r3, r7
 8001e22:	08cc      	lsrs	r4, r1, #3
 8001e24:	e649      	b.n	8001aba <__aeabi_dsub+0x2f6>
 8001e26:	19dc      	adds	r4, r3, r7
 8001e28:	429c      	cmp	r4, r3
 8001e2a:	419b      	sbcs	r3, r3
 8001e2c:	4461      	add	r1, ip
 8001e2e:	4689      	mov	r9, r1
 8001e30:	425b      	negs	r3, r3
 8001e32:	4499      	add	r9, r3
 8001e34:	464b      	mov	r3, r9
 8001e36:	021b      	lsls	r3, r3, #8
 8001e38:	d400      	bmi.n	8001e3c <__aeabi_dsub+0x678>
 8001e3a:	e631      	b.n	8001aa0 <__aeabi_dsub+0x2dc>
 8001e3c:	464a      	mov	r2, r9
 8001e3e:	4b17      	ldr	r3, [pc, #92]	; (8001e9c <__aeabi_dsub+0x6d8>)
 8001e40:	401a      	ands	r2, r3
 8001e42:	2301      	movs	r3, #1
 8001e44:	4691      	mov	r9, r2
 8001e46:	4698      	mov	r8, r3
 8001e48:	e62a      	b.n	8001aa0 <__aeabi_dsub+0x2dc>
 8001e4a:	0016      	movs	r6, r2
 8001e4c:	4664      	mov	r4, ip
 8001e4e:	3e20      	subs	r6, #32
 8001e50:	40f4      	lsrs	r4, r6
 8001e52:	46a0      	mov	r8, r4
 8001e54:	2a20      	cmp	r2, #32
 8001e56:	d005      	beq.n	8001e64 <__aeabi_dsub+0x6a0>
 8001e58:	2640      	movs	r6, #64	; 0x40
 8001e5a:	4664      	mov	r4, ip
 8001e5c:	1ab2      	subs	r2, r6, r2
 8001e5e:	4094      	lsls	r4, r2
 8001e60:	4323      	orrs	r3, r4
 8001e62:	469a      	mov	sl, r3
 8001e64:	4654      	mov	r4, sl
 8001e66:	1e63      	subs	r3, r4, #1
 8001e68:	419c      	sbcs	r4, r3
 8001e6a:	4643      	mov	r3, r8
 8001e6c:	431c      	orrs	r4, r3
 8001e6e:	e5db      	b.n	8001a28 <__aeabi_dsub+0x264>
 8001e70:	0002      	movs	r2, r0
 8001e72:	2400      	movs	r4, #0
 8001e74:	2300      	movs	r3, #0
 8001e76:	e548      	b.n	800190a <__aeabi_dsub+0x146>
 8001e78:	19dc      	adds	r4, r3, r7
 8001e7a:	42bc      	cmp	r4, r7
 8001e7c:	41bf      	sbcs	r7, r7
 8001e7e:	4461      	add	r1, ip
 8001e80:	4689      	mov	r9, r1
 8001e82:	427f      	negs	r7, r7
 8001e84:	44b9      	add	r9, r7
 8001e86:	e738      	b.n	8001cfa <__aeabi_dsub+0x536>
 8001e88:	464b      	mov	r3, r9
 8001e8a:	4323      	orrs	r3, r4
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x6cc>
 8001e8e:	e69f      	b.n	8001bd0 <__aeabi_dsub+0x40c>
 8001e90:	e606      	b.n	8001aa0 <__aeabi_dsub+0x2dc>
 8001e92:	46c0      	nop			; (mov r8, r8)
 8001e94:	000007fe 	.word	0x000007fe
 8001e98:	000007ff 	.word	0x000007ff
 8001e9c:	ff7fffff 	.word	0xff7fffff
 8001ea0:	08ff      	lsrs	r7, r7, #3
 8001ea2:	074b      	lsls	r3, r1, #29
 8001ea4:	433b      	orrs	r3, r7
 8001ea6:	08cc      	lsrs	r4, r1, #3
 8001ea8:	e616      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001eaa:	4662      	mov	r2, ip
 8001eac:	08db      	lsrs	r3, r3, #3
 8001eae:	0752      	lsls	r2, r2, #29
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	4662      	mov	r2, ip
 8001eb4:	08d4      	lsrs	r4, r2, #3
 8001eb6:	2280      	movs	r2, #128	; 0x80
 8001eb8:	0312      	lsls	r2, r2, #12
 8001eba:	4214      	tst	r4, r2
 8001ebc:	d007      	beq.n	8001ece <__aeabi_dsub+0x70a>
 8001ebe:	08c8      	lsrs	r0, r1, #3
 8001ec0:	4210      	tst	r0, r2
 8001ec2:	d104      	bne.n	8001ece <__aeabi_dsub+0x70a>
 8001ec4:	465d      	mov	r5, fp
 8001ec6:	0004      	movs	r4, r0
 8001ec8:	08fb      	lsrs	r3, r7, #3
 8001eca:	0749      	lsls	r1, r1, #29
 8001ecc:	430b      	orrs	r3, r1
 8001ece:	0f5a      	lsrs	r2, r3, #29
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	0752      	lsls	r2, r2, #29
 8001ed4:	08db      	lsrs	r3, r3, #3
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	e5fe      	b.n	8001ad8 <__aeabi_dsub+0x314>
 8001eda:	2300      	movs	r3, #0
 8001edc:	4a01      	ldr	r2, [pc, #4]	; (8001ee4 <__aeabi_dsub+0x720>)
 8001ede:	001c      	movs	r4, r3
 8001ee0:	e513      	b.n	800190a <__aeabi_dsub+0x146>
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	000007ff 	.word	0x000007ff

08001ee8 <__aeabi_i2d>:
 8001ee8:	b570      	push	{r4, r5, r6, lr}
 8001eea:	2800      	cmp	r0, #0
 8001eec:	d016      	beq.n	8001f1c <__aeabi_i2d+0x34>
 8001eee:	17c3      	asrs	r3, r0, #31
 8001ef0:	18c5      	adds	r5, r0, r3
 8001ef2:	405d      	eors	r5, r3
 8001ef4:	0fc4      	lsrs	r4, r0, #31
 8001ef6:	0028      	movs	r0, r5
 8001ef8:	f000 f826 	bl	8001f48 <__clzsi2>
 8001efc:	4a11      	ldr	r2, [pc, #68]	; (8001f44 <__aeabi_i2d+0x5c>)
 8001efe:	1a12      	subs	r2, r2, r0
 8001f00:	280a      	cmp	r0, #10
 8001f02:	dc16      	bgt.n	8001f32 <__aeabi_i2d+0x4a>
 8001f04:	0003      	movs	r3, r0
 8001f06:	002e      	movs	r6, r5
 8001f08:	3315      	adds	r3, #21
 8001f0a:	409e      	lsls	r6, r3
 8001f0c:	230b      	movs	r3, #11
 8001f0e:	1a18      	subs	r0, r3, r0
 8001f10:	40c5      	lsrs	r5, r0
 8001f12:	0552      	lsls	r2, r2, #21
 8001f14:	032d      	lsls	r5, r5, #12
 8001f16:	0b2d      	lsrs	r5, r5, #12
 8001f18:	0d53      	lsrs	r3, r2, #21
 8001f1a:	e003      	b.n	8001f24 <__aeabi_i2d+0x3c>
 8001f1c:	2400      	movs	r4, #0
 8001f1e:	2300      	movs	r3, #0
 8001f20:	2500      	movs	r5, #0
 8001f22:	2600      	movs	r6, #0
 8001f24:	051b      	lsls	r3, r3, #20
 8001f26:	432b      	orrs	r3, r5
 8001f28:	07e4      	lsls	r4, r4, #31
 8001f2a:	4323      	orrs	r3, r4
 8001f2c:	0030      	movs	r0, r6
 8001f2e:	0019      	movs	r1, r3
 8001f30:	bd70      	pop	{r4, r5, r6, pc}
 8001f32:	380b      	subs	r0, #11
 8001f34:	4085      	lsls	r5, r0
 8001f36:	0552      	lsls	r2, r2, #21
 8001f38:	032d      	lsls	r5, r5, #12
 8001f3a:	2600      	movs	r6, #0
 8001f3c:	0b2d      	lsrs	r5, r5, #12
 8001f3e:	0d53      	lsrs	r3, r2, #21
 8001f40:	e7f0      	b.n	8001f24 <__aeabi_i2d+0x3c>
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	0000041e 	.word	0x0000041e

08001f48 <__clzsi2>:
 8001f48:	211c      	movs	r1, #28
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	041b      	lsls	r3, r3, #16
 8001f4e:	4298      	cmp	r0, r3
 8001f50:	d301      	bcc.n	8001f56 <__clzsi2+0xe>
 8001f52:	0c00      	lsrs	r0, r0, #16
 8001f54:	3910      	subs	r1, #16
 8001f56:	0a1b      	lsrs	r3, r3, #8
 8001f58:	4298      	cmp	r0, r3
 8001f5a:	d301      	bcc.n	8001f60 <__clzsi2+0x18>
 8001f5c:	0a00      	lsrs	r0, r0, #8
 8001f5e:	3908      	subs	r1, #8
 8001f60:	091b      	lsrs	r3, r3, #4
 8001f62:	4298      	cmp	r0, r3
 8001f64:	d301      	bcc.n	8001f6a <__clzsi2+0x22>
 8001f66:	0900      	lsrs	r0, r0, #4
 8001f68:	3904      	subs	r1, #4
 8001f6a:	a202      	add	r2, pc, #8	; (adr r2, 8001f74 <__clzsi2+0x2c>)
 8001f6c:	5c10      	ldrb	r0, [r2, r0]
 8001f6e:	1840      	adds	r0, r0, r1
 8001f70:	4770      	bx	lr
 8001f72:	46c0      	nop			; (mov r8, r8)
 8001f74:	02020304 	.word	0x02020304
 8001f78:	01010101 	.word	0x01010101
	...

08001f84 <InitialisiereFXOS8700CQ>:
#include <stdio.h>
#include <string.h>
#include <stdbool.h>


bool InitialisiereFXOS8700CQ(){
 8001f84:	b5b0      	push	{r4, r5, r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af04      	add	r7, sp, #16
	uint8_t buf[15];


	//Versetze Sensor zur Konfiguration in Standby

	buf[0] = FXOS8700CQ_CTRL_REG1;
 8001f8a:	003b      	movs	r3, r7
 8001f8c:	222a      	movs	r2, #42	; 0x2a
 8001f8e:	701a      	strb	r2, [r3, #0]
	buf[1] = 0b00000000; //letztes Bit gibt Standby-Modus an
 8001f90:	003b      	movs	r3, r7
 8001f92:	2200      	movs	r2, #0
 8001f94:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Magnetometer, buf, 2, HAL_MAX_DELAY);
 8001f96:	250f      	movs	r5, #15
 8001f98:	197c      	adds	r4, r7, r5
 8001f9a:	003a      	movs	r2, r7
 8001f9c:	4867      	ldr	r0, [pc, #412]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	425b      	negs	r3, r3
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	213e      	movs	r1, #62	; 0x3e
 8001fa8:	f001 fa00 	bl	80033ac <HAL_I2C_Master_Transmit>
 8001fac:	0003      	movs	r3, r0
 8001fae:	7023      	strb	r3, [r4, #0]

	//konfiguriere M_CTRL_REG1
	buf[0] = FXOS8700CQ_M_CTRL_REG1;
 8001fb0:	003b      	movs	r3, r7
 8001fb2:	225b      	movs	r2, #91	; 0x5b
 8001fb4:	701a      	strb	r2, [r3, #0]

			//Bit 7: Auto Calibration On/[Off]	Bit 6: One-shot magnetic reset On/[Off]
			//Bit 5: One-shot triggered Magnetic measurement mode On/[Off]
			//Bit 4-2: Oversample ratio (OSR) (Datasheet S.99) whle 111 fr OSR = 8 bei 200 Hz ODR
			//Bit 1-0:	11 gewhlt fr Hybrid Mode
	buf[1] = 0b00011111;
 8001fb6:	003b      	movs	r3, r7
 8001fb8:	221f      	movs	r2, #31
 8001fba:	705a      	strb	r2, [r3, #1]

	ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Magnetometer, buf, 2, HAL_MAX_DELAY);
 8001fbc:	197c      	adds	r4, r7, r5
 8001fbe:	003a      	movs	r2, r7
 8001fc0:	485e      	ldr	r0, [pc, #376]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	425b      	negs	r3, r3
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	2302      	movs	r3, #2
 8001fca:	213e      	movs	r1, #62	; 0x3e
 8001fcc:	f001 f9ee 	bl	80033ac <HAL_I2C_Master_Transmit>
 8001fd0:	0003      	movs	r3, r0
 8001fd2:	7023      	strb	r3, [r4, #0]

		//prfe, ob M_CTRL_REG1 korrekt konfiguriert ist

	ret = HAL_I2C_Mem_Read(&hi2c1, ADDR_Magnetometer, FXOS8700CQ_M_CTRL_REG1, 1, buf, 1, 1000);
 8001fd4:	197c      	adds	r4, r7, r5
 8001fd6:	4859      	ldr	r0, [pc, #356]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 8001fd8:	23fa      	movs	r3, #250	; 0xfa
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	9302      	str	r3, [sp, #8]
 8001fde:	2301      	movs	r3, #1
 8001fe0:	9301      	str	r3, [sp, #4]
 8001fe2:	003b      	movs	r3, r7
 8001fe4:	9300      	str	r3, [sp, #0]
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	225b      	movs	r2, #91	; 0x5b
 8001fea:	213e      	movs	r1, #62	; 0x3e
 8001fec:	f001 fbee 	bl	80037cc <HAL_I2C_Mem_Read>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	7023      	strb	r3, [r4, #0]

			if (ret != HAL_OK || buf[0] != 0b00011111){
 8001ff4:	197b      	adds	r3, r7, r5
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d103      	bne.n	8002004 <InitialisiereFXOS8700CQ+0x80>
 8001ffc:	003b      	movs	r3, r7
 8001ffe:	781b      	ldrb	r3, [r3, #0]
 8002000:	2b1f      	cmp	r3, #31
 8002002:	d009      	beq.n	8002018 <InitialisiereFXOS8700CQ+0x94>
				//prfe ob I2C-Kommunikation geklappt hat bzw. ob die M_CTRL-REG1-Werte richtig sind
				strcpy((char*)buf, "INIT ERROR");
 8002004:	003b      	movs	r3, r7
 8002006:	4a4e      	ldr	r2, [pc, #312]	; (8002140 <InitialisiereFXOS8700CQ+0x1bc>)
 8002008:	ca03      	ldmia	r2!, {r0, r1}
 800200a:	c303      	stmia	r3!, {r0, r1}
 800200c:	8811      	ldrh	r1, [r2, #0]
 800200e:	8019      	strh	r1, [r3, #0]
 8002010:	7892      	ldrb	r2, [r2, #2]
 8002012:	709a      	strb	r2, [r3, #2]
				return false;
 8002014:	2300      	movs	r3, #0
 8002016:	e08d      	b.n	8002134 <InitialisiereFXOS8700CQ+0x1b0>
			}
	//konfiguriere M_CTRL_REG2

	buf[0] = FXOS8700CQ_M_CTRL_REG2;
 8002018:	003b      	movs	r3, r7
 800201a:	225c      	movs	r2, #92	; 0x5c
 800201c:	701a      	strb	r2, [r3, #0]

			//Bit 7-6: nicht belegt; unwichtig
			//Bit 5: hyb_autoinc_mod = 1, um Mag- und Acc- Daten in einem Burst read auszulesen
			//Bit 4-2: Magnetic measurement max/min-Konfiguration, fr Anwendung unwichtig, whle deshalb Standardwert 000
			//Bit 1-0: Magnetic sensor reset (degaussing( Frequenz; whle Standardwert 00
	buf[1] = 0b00100000;
 800201e:	003b      	movs	r3, r7
 8002020:	2220      	movs	r2, #32
 8002022:	705a      	strb	r2, [r3, #1]

	ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Magnetometer, buf, 2, HAL_MAX_DELAY);
 8002024:	250f      	movs	r5, #15
 8002026:	197c      	adds	r4, r7, r5
 8002028:	003a      	movs	r2, r7
 800202a:	4844      	ldr	r0, [pc, #272]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 800202c:	2301      	movs	r3, #1
 800202e:	425b      	negs	r3, r3
 8002030:	9300      	str	r3, [sp, #0]
 8002032:	2302      	movs	r3, #2
 8002034:	213e      	movs	r1, #62	; 0x3e
 8002036:	f001 f9b9 	bl	80033ac <HAL_I2C_Master_Transmit>
 800203a:	0003      	movs	r3, r0
 800203c:	7023      	strb	r3, [r4, #0]

	ret = HAL_I2C_Mem_Read(&hi2c1, ADDR_Magnetometer, FXOS8700CQ_M_CTRL_REG2, 1, buf, 1, 1000);
 800203e:	197c      	adds	r4, r7, r5
 8002040:	483e      	ldr	r0, [pc, #248]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 8002042:	23fa      	movs	r3, #250	; 0xfa
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	9302      	str	r3, [sp, #8]
 8002048:	2301      	movs	r3, #1
 800204a:	9301      	str	r3, [sp, #4]
 800204c:	003b      	movs	r3, r7
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	2301      	movs	r3, #1
 8002052:	225c      	movs	r2, #92	; 0x5c
 8002054:	213e      	movs	r1, #62	; 0x3e
 8002056:	f001 fbb9 	bl	80037cc <HAL_I2C_Mem_Read>
 800205a:	0003      	movs	r3, r0
 800205c:	7023      	strb	r3, [r4, #0]

			if (ret != HAL_OK || buf[0] != 0b00100000){
 800205e:	197b      	adds	r3, r7, r5
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d103      	bne.n	800206e <InitialisiereFXOS8700CQ+0xea>
 8002066:	003b      	movs	r3, r7
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	2b20      	cmp	r3, #32
 800206c:	d009      	beq.n	8002082 <InitialisiereFXOS8700CQ+0xfe>
				//prfe ob I2C-Kommunikation geklappt hat bzw. ob die M_CTRL-REG2-Werte richtig sind
				strcpy((char*)buf, "INIT ERROR");
 800206e:	003b      	movs	r3, r7
 8002070:	4a33      	ldr	r2, [pc, #204]	; (8002140 <InitialisiereFXOS8700CQ+0x1bc>)
 8002072:	ca03      	ldmia	r2!, {r0, r1}
 8002074:	c303      	stmia	r3!, {r0, r1}
 8002076:	8811      	ldrh	r1, [r2, #0]
 8002078:	8019      	strh	r1, [r3, #0]
 800207a:	7892      	ldrb	r2, [r2, #2]
 800207c:	709a      	strb	r2, [r3, #2]
				return false;
 800207e:	2300      	movs	r3, #0
 8002080:	e058      	b.n	8002134 <InitialisiereFXOS8700CQ+0x1b0>
			}
	//aktiviere Sensor und konfiguriere Control Register 1
		//Bit 7-6: auto-wake sample frequency; irrelevant (whle 00)	Bit 5-3: Output data rate selection; whle 010 fr 200Hz mag only mode
		//bzw. 100 Hz hybrid mode	Bit 2: Inoise; whle 0 fr Normal mode	Bit 1: Fast Read Mode; whle 0 fr Normal Mode	Bit 0: whle 1
		//um Sensor aus Standby zu holen und zu aktivieren
	buf[0] = FXOS8700CQ_CTRL_REG1;
 8002082:	003b      	movs	r3, r7
 8002084:	222a      	movs	r2, #42	; 0x2a
 8002086:	701a      	strb	r2, [r3, #0]
	buf[1] = 0b00010001;
 8002088:	003b      	movs	r3, r7
 800208a:	2211      	movs	r2, #17
 800208c:	705a      	strb	r2, [r3, #1]
	ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Magnetometer, buf, 2, HAL_MAX_DELAY);
 800208e:	250f      	movs	r5, #15
 8002090:	197c      	adds	r4, r7, r5
 8002092:	003a      	movs	r2, r7
 8002094:	4829      	ldr	r0, [pc, #164]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 8002096:	2301      	movs	r3, #1
 8002098:	425b      	negs	r3, r3
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	2302      	movs	r3, #2
 800209e:	213e      	movs	r1, #62	; 0x3e
 80020a0:	f001 f984 	bl	80033ac <HAL_I2C_Master_Transmit>
 80020a4:	0003      	movs	r3, r0
 80020a6:	7023      	strb	r3, [r4, #0]
		//prfe, ob CTRL_REG1 richtig konfiguriert wurde
	ret = HAL_I2C_Mem_Read(&hi2c1, ADDR_Magnetometer, FXOS8700CQ_CTRL_REG1, 1, buf, 1, 1000);
 80020a8:	197c      	adds	r4, r7, r5
 80020aa:	4824      	ldr	r0, [pc, #144]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 80020ac:	23fa      	movs	r3, #250	; 0xfa
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	9302      	str	r3, [sp, #8]
 80020b2:	2301      	movs	r3, #1
 80020b4:	9301      	str	r3, [sp, #4]
 80020b6:	003b      	movs	r3, r7
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	2301      	movs	r3, #1
 80020bc:	222a      	movs	r2, #42	; 0x2a
 80020be:	213e      	movs	r1, #62	; 0x3e
 80020c0:	f001 fb84 	bl	80037cc <HAL_I2C_Mem_Read>
 80020c4:	0003      	movs	r3, r0
 80020c6:	7023      	strb	r3, [r4, #0]

		if (ret != HAL_OK || buf[0] != 0b00010001){
 80020c8:	197b      	adds	r3, r7, r5
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d103      	bne.n	80020d8 <InitialisiereFXOS8700CQ+0x154>
 80020d0:	003b      	movs	r3, r7
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b11      	cmp	r3, #17
 80020d6:	d009      	beq.n	80020ec <InitialisiereFXOS8700CQ+0x168>
			//prfe ob I2C-Kommunikation geklappt hat bzw. ob die CTRL-REG1-Werte richtig sind
			strcpy((char*)buf, "INIT ERROR");
 80020d8:	003b      	movs	r3, r7
 80020da:	4a19      	ldr	r2, [pc, #100]	; (8002140 <InitialisiereFXOS8700CQ+0x1bc>)
 80020dc:	ca03      	ldmia	r2!, {r0, r1}
 80020de:	c303      	stmia	r3!, {r0, r1}
 80020e0:	8811      	ldrh	r1, [r2, #0]
 80020e2:	8019      	strh	r1, [r3, #0]
 80020e4:	7892      	ldrb	r2, [r2, #2]
 80020e6:	709a      	strb	r2, [r3, #2]
			return false;
 80020e8:	2300      	movs	r3, #0
 80020ea:	e023      	b.n	8002134 <InitialisiereFXOS8700CQ+0x1b0>
		}


	//checke den Device Identifier

	ret = HAL_I2C_Mem_Read(&hi2c1, ADDR_Magnetometer, FXOS8700CQ_WHOAMI, 1, buf, 1, 1000);
 80020ec:	250f      	movs	r5, #15
 80020ee:	197c      	adds	r4, r7, r5
 80020f0:	4812      	ldr	r0, [pc, #72]	; (800213c <InitialisiereFXOS8700CQ+0x1b8>)
 80020f2:	23fa      	movs	r3, #250	; 0xfa
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	9302      	str	r3, [sp, #8]
 80020f8:	2301      	movs	r3, #1
 80020fa:	9301      	str	r3, [sp, #4]
 80020fc:	003b      	movs	r3, r7
 80020fe:	9300      	str	r3, [sp, #0]
 8002100:	2301      	movs	r3, #1
 8002102:	220d      	movs	r2, #13
 8002104:	213e      	movs	r1, #62	; 0x3e
 8002106:	f001 fb61 	bl	80037cc <HAL_I2C_Mem_Read>
 800210a:	0003      	movs	r3, r0
 800210c:	7023      	strb	r3, [r4, #0]

		if ( ret != HAL_OK || buf[0] != FXOS8700CQ_WHOAMI_VAL) {
 800210e:	197b      	adds	r3, r7, r5
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d103      	bne.n	800211e <InitialisiereFXOS8700CQ+0x19a>
 8002116:	003b      	movs	r3, r7
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	2bc7      	cmp	r3, #199	; 0xc7
 800211c:	d009      	beq.n	8002132 <InitialisiereFXOS8700CQ+0x1ae>
			//prfe ob I2C-Kommunikation geklappt hat bzw. ob die Device-ID richtig ist
			strcpy((char*)buf, "INIT ERROR");
 800211e:	003b      	movs	r3, r7
 8002120:	4a07      	ldr	r2, [pc, #28]	; (8002140 <InitialisiereFXOS8700CQ+0x1bc>)
 8002122:	ca03      	ldmia	r2!, {r0, r1}
 8002124:	c303      	stmia	r3!, {r0, r1}
 8002126:	8811      	ldrh	r1, [r2, #0]
 8002128:	8019      	strh	r1, [r3, #0]
 800212a:	7892      	ldrb	r2, [r2, #2]
 800212c:	709a      	strb	r2, [r3, #2]
			return false;
 800212e:	2300      	movs	r3, #0
 8002130:	e000      	b.n	8002134 <InitialisiereFXOS8700CQ+0x1b0>
	}
return true;
 8002132:	2301      	movs	r3, #1
}
 8002134:	0018      	movs	r0, r3
 8002136:	46bd      	mov	sp, r7
 8002138:	b004      	add	sp, #16
 800213a:	bdb0      	pop	{r4, r5, r7, pc}
 800213c:	20000028 	.word	0x20000028
 8002140:	08005c68 	.word	0x08005c68

08002144 <FXOS8700CQWerteAuslesen>:




void FXOS8700CQWerteAuslesen (int16_t *x_axis_Mag, int16_t *y_axis_Mag, int16_t *z_axis_Mag, int16_t *x_axis_Acc, int16_t *y_axis_Acc, int16_t *z_axis_Acc){
 8002144:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002146:	b08b      	sub	sp, #44	; 0x2c
 8002148:	af02      	add	r7, sp, #8
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]
 8002150:	603b      	str	r3, [r7, #0]


	uint8_t buf[15]; /*ein Buffer-Array*/
	buf[0] = FXOS8700CQ_STATUS;
 8002152:	2510      	movs	r5, #16
 8002154:	197b      	adds	r3, r7, r5
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef ret;


	  /*hier ist die I2C-bertragung*/

	  ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Magnetometer, buf, 1, HAL_MAX_DELAY); /*es wird ein byte gesendet, und zwar buf[0]*/
 800215a:	261f      	movs	r6, #31
 800215c:	19bc      	adds	r4, r7, r6
 800215e:	197a      	adds	r2, r7, r5
 8002160:	4844      	ldr	r0, [pc, #272]	; (8002274 <FXOS8700CQWerteAuslesen+0x130>)
 8002162:	2301      	movs	r3, #1
 8002164:	425b      	negs	r3, r3
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	2301      	movs	r3, #1
 800216a:	213e      	movs	r1, #62	; 0x3e
 800216c:	f001 f91e 	bl	80033ac <HAL_I2C_Master_Transmit>
 8002170:	0003      	movs	r3, r0
 8002172:	7023      	strb	r3, [r4, #0]
	  HAL_Delay(50);
 8002174:	2032      	movs	r0, #50	; 0x32
 8002176:	f000 fdf5 	bl	8002d64 <HAL_Delay>
	  if ( ret == HAL_OK ) {
 800217a:	19bb      	adds	r3, r7, r6
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d16f      	bne.n	8002262 <FXOS8700CQWerteAuslesen+0x11e>
		  ret = HAL_I2C_Master_Receive(&hi2c1, ADDR_Magnetometer, buf, 13, HAL_MAX_DELAY); /*empfange alle 6 Bytes fr die Gyrowerte*/
 8002182:	19bc      	adds	r4, r7, r6
 8002184:	197a      	adds	r2, r7, r5
 8002186:	483b      	ldr	r0, [pc, #236]	; (8002274 <FXOS8700CQWerteAuslesen+0x130>)
 8002188:	2301      	movs	r3, #1
 800218a:	425b      	negs	r3, r3
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	230d      	movs	r3, #13
 8002190:	213e      	movs	r1, #62	; 0x3e
 8002192:	f001 fa13 	bl	80035bc <HAL_I2C_Master_Receive>
 8002196:	0003      	movs	r3, r0
 8002198:	7023      	strb	r3, [r4, #0]
		if ( ret == HAL_OK ) {
 800219a:	19bb      	adds	r3, r7, r6
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d155      	bne.n	800224e <FXOS8700CQWerteAuslesen+0x10a>
			*x_axis_Acc = 0;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	2200      	movs	r2, #0
 80021a6:	801a      	strh	r2, [r3, #0]
			*x_axis_Acc = (buf[1] << 8) | buf[2]; /* buf[1] enthlt x_MSB; buf[2] enthlt x_LSB. Deshalb wird das MSB in die Variable eingesetzt, um 8 bits verschoben, und dann LSB mit logischem Oder verknpft*/
 80021a8:	197b      	adds	r3, r7, r5
 80021aa:	785b      	ldrb	r3, [r3, #1]
 80021ac:	021b      	lsls	r3, r3, #8
 80021ae:	b21a      	sxth	r2, r3
 80021b0:	197b      	adds	r3, r7, r5
 80021b2:	789b      	ldrb	r3, [r3, #2]
 80021b4:	b21b      	sxth	r3, r3
 80021b6:	4313      	orrs	r3, r2
 80021b8:	b21a      	sxth	r2, r3
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	801a      	strh	r2, [r3, #0]
			*y_axis_Acc = 0;
 80021be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021c0:	2200      	movs	r2, #0
 80021c2:	801a      	strh	r2, [r3, #0]
			*y_axis_Acc = (buf[3] << 8) | buf[4];
 80021c4:	0029      	movs	r1, r5
 80021c6:	187b      	adds	r3, r7, r1
 80021c8:	78db      	ldrb	r3, [r3, #3]
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	b21a      	sxth	r2, r3
 80021ce:	187b      	adds	r3, r7, r1
 80021d0:	791b      	ldrb	r3, [r3, #4]
 80021d2:	b21b      	sxth	r3, r3
 80021d4:	4313      	orrs	r3, r2
 80021d6:	b21a      	sxth	r2, r3
 80021d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021da:	801a      	strh	r2, [r3, #0]
			*z_axis_Acc = 0;
 80021dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021de:	2200      	movs	r2, #0
 80021e0:	801a      	strh	r2, [r3, #0]
			*z_axis_Acc = (buf[5] << 8) | buf[6];
 80021e2:	187b      	adds	r3, r7, r1
 80021e4:	795b      	ldrb	r3, [r3, #5]
 80021e6:	021b      	lsls	r3, r3, #8
 80021e8:	b21a      	sxth	r2, r3
 80021ea:	187b      	adds	r3, r7, r1
 80021ec:	799b      	ldrb	r3, [r3, #6]
 80021ee:	b21b      	sxth	r3, r3
 80021f0:	4313      	orrs	r3, r2
 80021f2:	b21a      	sxth	r2, r3
 80021f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021f6:	801a      	strh	r2, [r3, #0]
			*x_axis_Mag = 0;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	801a      	strh	r2, [r3, #0]
			*x_axis_Mag = (buf[6] << 8) | buf[7]; /* buf[1] enthlt x_MSB; buf[2] enthlt x_LSB. Deshalb wird das MSB in die Variable eingesetzt, um 8 bits verschoben, und dann LSB mit logischem Oder verknpft*/
 80021fe:	187b      	adds	r3, r7, r1
 8002200:	799b      	ldrb	r3, [r3, #6]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	b21a      	sxth	r2, r3
 8002206:	187b      	adds	r3, r7, r1
 8002208:	79db      	ldrb	r3, [r3, #7]
 800220a:	b21b      	sxth	r3, r3
 800220c:	4313      	orrs	r3, r2
 800220e:	b21a      	sxth	r2, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	801a      	strh	r2, [r3, #0]
			*y_axis_Mag = 0;
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2200      	movs	r2, #0
 8002218:	801a      	strh	r2, [r3, #0]
			*y_axis_Mag = (buf[8] << 8) | buf[9];
 800221a:	187b      	adds	r3, r7, r1
 800221c:	7a1b      	ldrb	r3, [r3, #8]
 800221e:	021b      	lsls	r3, r3, #8
 8002220:	b21a      	sxth	r2, r3
 8002222:	187b      	adds	r3, r7, r1
 8002224:	7a5b      	ldrb	r3, [r3, #9]
 8002226:	b21b      	sxth	r3, r3
 8002228:	4313      	orrs	r3, r2
 800222a:	b21a      	sxth	r2, r3
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	801a      	strh	r2, [r3, #0]
			*z_axis_Mag = 0;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	801a      	strh	r2, [r3, #0]
			*z_axis_Mag = (buf[10] << 8) | buf[11];
 8002236:	187b      	adds	r3, r7, r1
 8002238:	7a9b      	ldrb	r3, [r3, #10]
 800223a:	021b      	lsls	r3, r3, #8
 800223c:	b21a      	sxth	r2, r3
 800223e:	187b      	adds	r3, r7, r1
 8002240:	7adb      	ldrb	r3, [r3, #11]
 8002242:	b21b      	sxth	r3, r3
 8002244:	4313      	orrs	r3, r2
 8002246:	b21a      	sxth	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	801a      	strh	r2, [r3, #0]
			strcpy((char*)buf, "Error Read");
		}
	  }else{
		  strcpy((char*)buf, "Error Write");
	  }
}
 800224c:	e00e      	b.n	800226c <FXOS8700CQWerteAuslesen+0x128>
			strcpy((char*)buf, "Error Read");
 800224e:	2310      	movs	r3, #16
 8002250:	18fb      	adds	r3, r7, r3
 8002252:	4a09      	ldr	r2, [pc, #36]	; (8002278 <FXOS8700CQWerteAuslesen+0x134>)
 8002254:	ca03      	ldmia	r2!, {r0, r1}
 8002256:	c303      	stmia	r3!, {r0, r1}
 8002258:	8811      	ldrh	r1, [r2, #0]
 800225a:	8019      	strh	r1, [r3, #0]
 800225c:	7892      	ldrb	r2, [r2, #2]
 800225e:	709a      	strb	r2, [r3, #2]
}
 8002260:	e004      	b.n	800226c <FXOS8700CQWerteAuslesen+0x128>
		  strcpy((char*)buf, "Error Write");
 8002262:	2310      	movs	r3, #16
 8002264:	18fb      	adds	r3, r7, r3
 8002266:	4a05      	ldr	r2, [pc, #20]	; (800227c <FXOS8700CQWerteAuslesen+0x138>)
 8002268:	ca13      	ldmia	r2!, {r0, r1, r4}
 800226a:	c313      	stmia	r3!, {r0, r1, r4}
}
 800226c:	46c0      	nop			; (mov r8, r8)
 800226e:	46bd      	mov	sp, r7
 8002270:	b009      	add	sp, #36	; 0x24
 8002272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002274:	20000028 	.word	0x20000028
 8002278:	08005c74 	.word	0x08005c74
 800227c:	08005c80 	.word	0x08005c80

08002280 <InitialisiereGyro>:
#include <string.h>
#include <gyro.h>
#include <stdbool.h>


bool InitialisiereGyro(){
 8002280:	b5b0      	push	{r4, r5, r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef ret;
	uint8_t buf[15];
	buf[0] = CTRL_REG1;
 8002286:	003b      	movs	r3, r7
 8002288:	2213      	movs	r2, #19
 800228a:	701a      	strb	r2, [r3, #0]
	buf[1] = 0b00000000;
 800228c:	003b      	movs	r3, r7
 800228e:	2200      	movs	r2, #0
 8002290:	705a      	strb	r2, [r3, #1]

	//konfiguriere Control Register 1
		//versetze Sensor in Standby, um Control Register 1 ndern zu knnen ohne die Genauigkeit der Output Daten zu gefhreden -> Data Sheet S.45
	ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Gyro, buf, 2, HAL_MAX_DELAY);
 8002292:	250f      	movs	r5, #15
 8002294:	197c      	adds	r4, r7, r5
 8002296:	003a      	movs	r2, r7
 8002298:	482d      	ldr	r0, [pc, #180]	; (8002350 <InitialisiereGyro+0xd0>)
 800229a:	2301      	movs	r3, #1
 800229c:	425b      	negs	r3, r3
 800229e:	9300      	str	r3, [sp, #0]
 80022a0:	2302      	movs	r3, #2
 80022a2:	2142      	movs	r1, #66	; 0x42
 80022a4:	f001 f882 	bl	80033ac <HAL_I2C_Master_Transmit>
 80022a8:	0003      	movs	r3, r0
 80022aa:	7023      	strb	r3, [r4, #0]

		//konfiguriere Wert, der in CTRL_REG1 geschrieben werden soll
	buf[1] = 0b00001111; //Bit7: Unused		Bit6: Reset 0/1		Bit5: SelfTest 0/1		Bit4-2: Output Data Rate 011 fr 100 Hz gewhlt		Bit 1-0: Active Mode gewhlt mit 11
 80022ac:	003b      	movs	r3, r7
 80022ae:	220f      	movs	r2, #15
 80022b0:	705a      	strb	r2, [r3, #1]


	ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Gyro, buf, 2, HAL_MAX_DELAY);
 80022b2:	197c      	adds	r4, r7, r5
 80022b4:	003a      	movs	r2, r7
 80022b6:	4826      	ldr	r0, [pc, #152]	; (8002350 <InitialisiereGyro+0xd0>)
 80022b8:	2301      	movs	r3, #1
 80022ba:	425b      	negs	r3, r3
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	2302      	movs	r3, #2
 80022c0:	2142      	movs	r1, #66	; 0x42
 80022c2:	f001 f873 	bl	80033ac <HAL_I2C_Master_Transmit>
 80022c6:	0003      	movs	r3, r0
 80022c8:	7023      	strb	r3, [r4, #0]

	HAL_Delay(80);
 80022ca:	2050      	movs	r0, #80	; 0x50
 80022cc:	f000 fd4a 	bl	8002d64 <HAL_Delay>
	//berprfe, ob Control Register 1 richtig konfiguriert wurde

	ret = HAL_I2C_Mem_Read(&hi2c1, ADDR_Gyro, CTRL_REG1, 1, buf, 1, 1000);
 80022d0:	197c      	adds	r4, r7, r5
 80022d2:	481f      	ldr	r0, [pc, #124]	; (8002350 <InitialisiereGyro+0xd0>)
 80022d4:	23fa      	movs	r3, #250	; 0xfa
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	9302      	str	r3, [sp, #8]
 80022da:	2301      	movs	r3, #1
 80022dc:	9301      	str	r3, [sp, #4]
 80022de:	003b      	movs	r3, r7
 80022e0:	9300      	str	r3, [sp, #0]
 80022e2:	2301      	movs	r3, #1
 80022e4:	2213      	movs	r2, #19
 80022e6:	2142      	movs	r1, #66	; 0x42
 80022e8:	f001 fa70 	bl	80037cc <HAL_I2C_Mem_Read>
 80022ec:	0003      	movs	r3, r0
 80022ee:	7023      	strb	r3, [r4, #0]
	//Kopiere Inhalt von buf[0] in buf[1]

	buf[1] = buf [0];
 80022f0:	003b      	movs	r3, r7
 80022f2:	781a      	ldrb	r2, [r3, #0]
 80022f4:	003b      	movs	r3, r7
 80022f6:	705a      	strb	r2, [r3, #1]

	//lese Device Identifier

 	ret = HAL_I2C_Mem_Read(&hi2c1, ADDR_Gyro, WHO_AM_I_Gyro_Reg, 1, buf, 1, 1000);
 80022f8:	197c      	adds	r4, r7, r5
 80022fa:	4815      	ldr	r0, [pc, #84]	; (8002350 <InitialisiereGyro+0xd0>)
 80022fc:	23fa      	movs	r3, #250	; 0xfa
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	9302      	str	r3, [sp, #8]
 8002302:	2301      	movs	r3, #1
 8002304:	9301      	str	r3, [sp, #4]
 8002306:	003b      	movs	r3, r7
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	2301      	movs	r3, #1
 800230c:	220c      	movs	r2, #12
 800230e:	2142      	movs	r1, #66	; 0x42
 8002310:	f001 fa5c 	bl	80037cc <HAL_I2C_Mem_Read>
 8002314:	0003      	movs	r3, r0
 8002316:	7023      	strb	r3, [r4, #0]



		if ( ret == HAL_OK && buf[0] == GyroDeviceID && buf[1] == 0b00001111) {
 8002318:	197b      	adds	r3, r7, r5
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d109      	bne.n	8002334 <InitialisiereGyro+0xb4>
 8002320:	003b      	movs	r3, r7
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	2bd7      	cmp	r3, #215	; 0xd7
 8002326:	d105      	bne.n	8002334 <InitialisiereGyro+0xb4>
 8002328:	003b      	movs	r3, r7
 800232a:	785b      	ldrb	r3, [r3, #1]
 800232c:	2b0f      	cmp	r3, #15
 800232e:	d101      	bne.n	8002334 <InitialisiereGyro+0xb4>
			//kein Hal-Fehler, GyroDeviceID ist korrekt, CTRL-Reg 1 hat richtige Werte
			return true;
 8002330:	2301      	movs	r3, #1
 8002332:	e008      	b.n	8002346 <InitialisiereGyro+0xc6>

		}else{
			strcpy((char*)buf, "INIT ERROR");
 8002334:	003b      	movs	r3, r7
 8002336:	4a07      	ldr	r2, [pc, #28]	; (8002354 <InitialisiereGyro+0xd4>)
 8002338:	ca03      	ldmia	r2!, {r0, r1}
 800233a:	c303      	stmia	r3!, {r0, r1}
 800233c:	8811      	ldrh	r1, [r2, #0]
 800233e:	8019      	strh	r1, [r3, #0]
 8002340:	7892      	ldrb	r2, [r2, #2]
 8002342:	709a      	strb	r2, [r3, #2]
			return false;
 8002344:	2300      	movs	r3, #0
		}

}
 8002346:	0018      	movs	r0, r3
 8002348:	46bd      	mov	sp, r7
 800234a:	b004      	add	sp, #16
 800234c:	bdb0      	pop	{r4, r5, r7, pc}
 800234e:	46c0      	nop			; (mov r8, r8)
 8002350:	20000028 	.word	0x20000028
 8002354:	08005c8c 	.word	0x08005c8c

08002358 <gyroWerteAuslesen>:



void gyroWerteAuslesen (int16_t *x_axis, int16_t *y_axis, int16_t *z_axis){
 8002358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800235a:	b08b      	sub	sp, #44	; 0x2c
 800235c:	af02      	add	r7, sp, #8
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef ret;



	uint8_t buf[12]; /*ein Buffer-Array*/
	buf[0] = Gyro_Status_REG;
 8002364:	2510      	movs	r5, #16
 8002366:	197b      	adds	r3, r7, r5
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]



	  /*hier ist die I2C-bertragung*/

	  ret = HAL_I2C_Master_Transmit(&hi2c1, ADDR_Gyro, buf, 1, HAL_MAX_DELAY); /*es wird ein byte gesendet, und zwar buf[0]*/
 800236c:	261f      	movs	r6, #31
 800236e:	19bc      	adds	r4, r7, r6
 8002370:	197a      	adds	r2, r7, r5
 8002372:	4831      	ldr	r0, [pc, #196]	; (8002438 <gyroWerteAuslesen+0xe0>)
 8002374:	2301      	movs	r3, #1
 8002376:	425b      	negs	r3, r3
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2301      	movs	r3, #1
 800237c:	2142      	movs	r1, #66	; 0x42
 800237e:	f001 f815 	bl	80033ac <HAL_I2C_Master_Transmit>
 8002382:	0003      	movs	r3, r0
 8002384:	7023      	strb	r3, [r4, #0]
	  HAL_Delay(80);
 8002386:	2050      	movs	r0, #80	; 0x50
 8002388:	f000 fcec 	bl	8002d64 <HAL_Delay>

	  if ( ret == HAL_OK ) {
 800238c:	19bb      	adds	r3, r7, r6
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d148      	bne.n	8002426 <gyroWerteAuslesen+0xce>
		  //Burst-Read
		  ret = HAL_I2C_Master_Receive(&hi2c1, ADDR_Gyro, buf, 7, HAL_MAX_DELAY); /*empfange alle 6 Bytes fr die Gyrowerte*/
 8002394:	19bc      	adds	r4, r7, r6
 8002396:	197a      	adds	r2, r7, r5
 8002398:	4827      	ldr	r0, [pc, #156]	; (8002438 <gyroWerteAuslesen+0xe0>)
 800239a:	2301      	movs	r3, #1
 800239c:	425b      	negs	r3, r3
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2307      	movs	r3, #7
 80023a2:	2142      	movs	r1, #66	; 0x42
 80023a4:	f001 f90a 	bl	80035bc <HAL_I2C_Master_Receive>
 80023a8:	0003      	movs	r3, r0
 80023aa:	7023      	strb	r3, [r4, #0]
		  HAL_Delay(80);
 80023ac:	2050      	movs	r0, #80	; 0x50
 80023ae:	f000 fcd9 	bl	8002d64 <HAL_Delay>
		if ( ret == HAL_OK ) {
 80023b2:	19bb      	adds	r3, r7, r6
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d12b      	bne.n	8002412 <gyroWerteAuslesen+0xba>
			*x_axis = 0;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	801a      	strh	r2, [r3, #0]
			*x_axis = (buf[1] << 8) | buf[2]; /* buf[1] enthlt x_MSB; buf[2] enthlt x_LSB. Deshalb wird das MSB in die Variable eingesetzt, um 8 bits verschoben, und dann LSB mit logischem Oder verknpft*/
 80023c0:	197b      	adds	r3, r7, r5
 80023c2:	785b      	ldrb	r3, [r3, #1]
 80023c4:	021b      	lsls	r3, r3, #8
 80023c6:	b21a      	sxth	r2, r3
 80023c8:	197b      	adds	r3, r7, r5
 80023ca:	789b      	ldrb	r3, [r3, #2]
 80023cc:	b21b      	sxth	r3, r3
 80023ce:	4313      	orrs	r3, r2
 80023d0:	b21a      	sxth	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	801a      	strh	r2, [r3, #0]
			*y_axis = 0;
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	2200      	movs	r2, #0
 80023da:	801a      	strh	r2, [r3, #0]
			*y_axis = (buf[3] << 8) | buf[4];
 80023dc:	197b      	adds	r3, r7, r5
 80023de:	78db      	ldrb	r3, [r3, #3]
 80023e0:	021b      	lsls	r3, r3, #8
 80023e2:	b21a      	sxth	r2, r3
 80023e4:	0029      	movs	r1, r5
 80023e6:	197b      	adds	r3, r7, r5
 80023e8:	791b      	ldrb	r3, [r3, #4]
 80023ea:	b21b      	sxth	r3, r3
 80023ec:	4313      	orrs	r3, r2
 80023ee:	b21a      	sxth	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	801a      	strh	r2, [r3, #0]
			*z_axis = 0;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	801a      	strh	r2, [r3, #0]
			*z_axis = (buf[5] << 8) | buf[6];
 80023fa:	187b      	adds	r3, r7, r1
 80023fc:	795b      	ldrb	r3, [r3, #5]
 80023fe:	021b      	lsls	r3, r3, #8
 8002400:	b21a      	sxth	r2, r3
 8002402:	187b      	adds	r3, r7, r1
 8002404:	799b      	ldrb	r3, [r3, #6]
 8002406:	b21b      	sxth	r3, r3
 8002408:	4313      	orrs	r3, r2
 800240a:	b21a      	sxth	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	801a      	strh	r2, [r3, #0]
			strcpy((char*)buf, "Error Read");
		}
	  }else{
		  strcpy((char*)buf, "Error Write");
	  }
}
 8002410:	e00e      	b.n	8002430 <gyroWerteAuslesen+0xd8>
			strcpy((char*)buf, "Error Read");
 8002412:	2310      	movs	r3, #16
 8002414:	18fb      	adds	r3, r7, r3
 8002416:	4a09      	ldr	r2, [pc, #36]	; (800243c <gyroWerteAuslesen+0xe4>)
 8002418:	ca03      	ldmia	r2!, {r0, r1}
 800241a:	c303      	stmia	r3!, {r0, r1}
 800241c:	8811      	ldrh	r1, [r2, #0]
 800241e:	8019      	strh	r1, [r3, #0]
 8002420:	7892      	ldrb	r2, [r2, #2]
 8002422:	709a      	strb	r2, [r3, #2]
}
 8002424:	e004      	b.n	8002430 <gyroWerteAuslesen+0xd8>
		  strcpy((char*)buf, "Error Write");
 8002426:	2310      	movs	r3, #16
 8002428:	18fb      	adds	r3, r7, r3
 800242a:	4a05      	ldr	r2, [pc, #20]	; (8002440 <gyroWerteAuslesen+0xe8>)
 800242c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800242e:	c313      	stmia	r3!, {r0, r1, r4}
}
 8002430:	46c0      	nop			; (mov r8, r8)
 8002432:	46bd      	mov	sp, r7
 8002434:	b009      	add	sp, #36	; 0x24
 8002436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002438:	20000028 	.word	0x20000028
 800243c:	08005c98 	.word	0x08005c98
 8002440:	08005ca4 	.word	0x08005ca4

08002444 <BerechneAusrichtung.0>:

  }

  //Funktion, umd die Ausrichtung des Sensors zu bestimmen

  double BerechneAusrichtung(int16_t *x_axis_Mag, int16_t *y_axis_Mag, int16_t *z_axis_Mag, int16_t *x_axis_Acc, int16_t *y_axis_Acc, int16_t *z_axis_Acc){
 8002444:	b5b0      	push	{r4, r5, r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af00      	add	r7, sp, #0
 800244a:	6178      	str	r0, [r7, #20]
 800244c:	6139      	str	r1, [r7, #16]
 800244e:	60fa      	str	r2, [r7, #12]
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	4663      	mov	r3, ip
 8002454:	607b      	str	r3, [r7, #4]
	  double Abweichung;

	  Abweichung = 90 - atan2((double)*y_axis_Mag, (double)*x_axis_Mag) * 180 / M_PI;
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	2200      	movs	r2, #0
 800245a:	5e9b      	ldrsh	r3, [r3, r2]
 800245c:	0018      	movs	r0, r3
 800245e:	f7ff fd43 	bl	8001ee8 <__aeabi_i2d>
 8002462:	0004      	movs	r4, r0
 8002464:	000d      	movs	r5, r1
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	2200      	movs	r2, #0
 800246a:	5e9b      	ldrsh	r3, [r3, r2]
 800246c:	0018      	movs	r0, r3
 800246e:	f7ff fd3b 	bl	8001ee8 <__aeabi_i2d>
 8002472:	0002      	movs	r2, r0
 8002474:	000b      	movs	r3, r1
 8002476:	0020      	movs	r0, r4
 8002478:	0029      	movs	r1, r5
 800247a:	f003 f9b5 	bl	80057e8 <atan2>
 800247e:	2200      	movs	r2, #0
 8002480:	4b0f      	ldr	r3, [pc, #60]	; (80024c0 <BerechneAusrichtung.0+0x7c>)
 8002482:	f7fe ff33 	bl	80012ec <__aeabi_dmul>
 8002486:	0002      	movs	r2, r0
 8002488:	000b      	movs	r3, r1
 800248a:	0010      	movs	r0, r2
 800248c:	0019      	movs	r1, r3
 800248e:	4a0d      	ldr	r2, [pc, #52]	; (80024c4 <BerechneAusrichtung.0+0x80>)
 8002490:	4b0d      	ldr	r3, [pc, #52]	; (80024c8 <BerechneAusrichtung.0+0x84>)
 8002492:	f7fe fb29 	bl	8000ae8 <__aeabi_ddiv>
 8002496:	0002      	movs	r2, r0
 8002498:	000b      	movs	r3, r1
 800249a:	2000      	movs	r0, #0
 800249c:	490b      	ldr	r1, [pc, #44]	; (80024cc <BerechneAusrichtung.0+0x88>)
 800249e:	f7ff f991 	bl	80017c4 <__aeabi_dsub>
 80024a2:	0002      	movs	r2, r0
 80024a4:	000b      	movs	r3, r1
 80024a6:	61ba      	str	r2, [r7, #24]
 80024a8:	61fb      	str	r3, [r7, #28]
	  Abweichung = 6;
 80024aa:	2200      	movs	r2, #0
 80024ac:	4b08      	ldr	r3, [pc, #32]	; (80024d0 <BerechneAusrichtung.0+0x8c>)
 80024ae:	61ba      	str	r2, [r7, #24]
 80024b0:	61fb      	str	r3, [r7, #28]
	  return Abweichung;
 80024b2:	69ba      	ldr	r2, [r7, #24]
 80024b4:	69fb      	ldr	r3, [r7, #28]
  }
 80024b6:	0010      	movs	r0, r2
 80024b8:	0019      	movs	r1, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b008      	add	sp, #32
 80024be:	bdb0      	pop	{r4, r5, r7, pc}
 80024c0:	40668000 	.word	0x40668000
 80024c4:	54442d18 	.word	0x54442d18
 80024c8:	400921fb 	.word	0x400921fb
 80024cc:	40568000 	.word	0x40568000
 80024d0:	40180000 	.word	0x40180000

080024d4 <main>:
{
 80024d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024d6:	b08f      	sub	sp, #60	; 0x3c
 80024d8:	af02      	add	r7, sp, #8
int main(void)
 80024da:	2340      	movs	r3, #64	; 0x40
 80024dc:	2208      	movs	r2, #8
 80024de:	189b      	adds	r3, r3, r2
 80024e0:	19db      	adds	r3, r3, r7
 80024e2:	617b      	str	r3, [r7, #20]
  HAL_Init();
 80024e4:	f000 fbda 	bl	8002c9c <HAL_Init>
  SystemClock_Config();
 80024e8:	f000 f910 	bl	800270c <SystemClock_Config>
  MX_GPIO_Init();
 80024ec:	f000 fa3e 	bl	800296c <MX_GPIO_Init>
  MX_I2C1_Init();
 80024f0:	f000 f96e 	bl	80027d0 <MX_I2C1_Init>
  MX_TIM3_Init();
 80024f4:	f000 f9ac 	bl	8002850 <MX_TIM3_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80024f8:	4b7f      	ldr	r3, [pc, #508]	; (80026f8 <main+0x224>)
 80024fa:	2108      	movs	r1, #8
 80024fc:	0018      	movs	r0, r3
 80024fe:	f002 fb5d 	bl	8004bbc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002502:	4b7d      	ldr	r3, [pc, #500]	; (80026f8 <main+0x224>)
 8002504:	210c      	movs	r1, #12
 8002506:	0018      	movs	r0, r3
 8002508:	f002 fb58 	bl	8004bbc <HAL_TIM_PWM_Start>
  Gyro_Init_Check = InitialisiereGyro();
 800250c:	252d      	movs	r5, #45	; 0x2d
 800250e:	197c      	adds	r4, r7, r5
 8002510:	f7ff feb6 	bl	8002280 <InitialisiereGyro>
 8002514:	0003      	movs	r3, r0
 8002516:	7023      	strb	r3, [r4, #0]
  FXOS8700CQ_Init_Check = InitialisiereFXOS8700CQ();
 8002518:	232c      	movs	r3, #44	; 0x2c
 800251a:	18fc      	adds	r4, r7, r3
 800251c:	f7ff fd32 	bl	8001f84 <InitialisiereFXOS8700CQ>
 8002520:	0003      	movs	r3, r0
 8002522:	7023      	strb	r3, [r4, #0]
  if (Gyro_Init_Check == true){
 8002524:	197b      	adds	r3, r7, r5
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d021      	beq.n	8002570 <main+0x9c>
	  for (x = 0; x <= 3; ++x){
 800252c:	232f      	movs	r3, #47	; 0x2f
 800252e:	18fb      	adds	r3, r7, r3
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]
 8002534:	e017      	b.n	8002566 <main+0x92>
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,511);
 8002536:	4b70      	ldr	r3, [pc, #448]	; (80026f8 <main+0x224>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a70      	ldr	r2, [pc, #448]	; (80026fc <main+0x228>)
 800253c:	641a      	str	r2, [r3, #64]	; 0x40
		  HAL_Delay(500);
 800253e:	23fa      	movs	r3, #250	; 0xfa
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	0018      	movs	r0, r3
 8002544:	f000 fc0e 	bl	8002d64 <HAL_Delay>
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 8002548:	4b6b      	ldr	r3, [pc, #428]	; (80026f8 <main+0x224>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2200      	movs	r2, #0
 800254e:	641a      	str	r2, [r3, #64]	; 0x40
		  HAL_Delay(500);
 8002550:	23fa      	movs	r3, #250	; 0xfa
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	0018      	movs	r0, r3
 8002556:	f000 fc05 	bl	8002d64 <HAL_Delay>
	  for (x = 0; x <= 3; ++x){
 800255a:	222f      	movs	r2, #47	; 0x2f
 800255c:	18bb      	adds	r3, r7, r2
 800255e:	18ba      	adds	r2, r7, r2
 8002560:	7812      	ldrb	r2, [r2, #0]
 8002562:	3201      	adds	r2, #1
 8002564:	701a      	strb	r2, [r3, #0]
 8002566:	232f      	movs	r3, #47	; 0x2f
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	2b03      	cmp	r3, #3
 800256e:	d9e2      	bls.n	8002536 <main+0x62>
  if (FXOS8700CQ_Init_Check == true){
 8002570:	232c      	movs	r3, #44	; 0x2c
 8002572:	18fb      	adds	r3, r7, r3
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d021      	beq.n	80025be <main+0xea>
	  for (x = 0; x <= 3; ++x){
 800257a:	232e      	movs	r3, #46	; 0x2e
 800257c:	18fb      	adds	r3, r7, r3
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
 8002582:	e017      	b.n	80025b4 <main+0xe0>
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,511);
 8002584:	4b5c      	ldr	r3, [pc, #368]	; (80026f8 <main+0x224>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a5c      	ldr	r2, [pc, #368]	; (80026fc <main+0x228>)
 800258a:	63da      	str	r2, [r3, #60]	; 0x3c
		  HAL_Delay(500);
 800258c:	23fa      	movs	r3, #250	; 0xfa
 800258e:	005b      	lsls	r3, r3, #1
 8002590:	0018      	movs	r0, r3
 8002592:	f000 fbe7 	bl	8002d64 <HAL_Delay>
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 8002596:	4b58      	ldr	r3, [pc, #352]	; (80026f8 <main+0x224>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2200      	movs	r2, #0
 800259c:	63da      	str	r2, [r3, #60]	; 0x3c
		  HAL_Delay(500);
 800259e:	23fa      	movs	r3, #250	; 0xfa
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	0018      	movs	r0, r3
 80025a4:	f000 fbde 	bl	8002d64 <HAL_Delay>
	  for (x = 0; x <= 3; ++x){
 80025a8:	222e      	movs	r2, #46	; 0x2e
 80025aa:	18bb      	adds	r3, r7, r2
 80025ac:	18ba      	adds	r2, r7, r2
 80025ae:	7812      	ldrb	r2, [r2, #0]
 80025b0:	3201      	adds	r2, #1
 80025b2:	701a      	strb	r2, [r3, #0]
 80025b4:	232e      	movs	r3, #46	; 0x2e
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b03      	cmp	r3, #3
 80025bc:	d9e2      	bls.n	8002584 <main+0xb0>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while(1){

	  gyroWerteAuslesen(&x_axis, &y_axis, &z_axis);
 80025be:	230e      	movs	r3, #14
 80025c0:	18fa      	adds	r2, r7, r3
 80025c2:	2310      	movs	r3, #16
 80025c4:	18f9      	adds	r1, r7, r3
 80025c6:	2312      	movs	r3, #18
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	0018      	movs	r0, r3
 80025cc:	f7ff fec4 	bl	8002358 <gyroWerteAuslesen>
	  HAL_Delay(10);
 80025d0:	200a      	movs	r0, #10
 80025d2:	f000 fbc7 	bl	8002d64 <HAL_Delay>
	  FXOS8700CQWerteAuslesen(&x_axis_Mag, &y_axis_Mag, &z_axis_Mag, &x_axis_Acc, &y_axis_Acc, &z_axis_Acc);
 80025d6:	250c      	movs	r5, #12
 80025d8:	197c      	adds	r4, r7, r5
 80025da:	1cba      	adds	r2, r7, #2
 80025dc:	1d39      	adds	r1, r7, #4
 80025de:	1db8      	adds	r0, r7, #6
 80025e0:	2608      	movs	r6, #8
 80025e2:	19bb      	adds	r3, r7, r6
 80025e4:	9301      	str	r3, [sp, #4]
 80025e6:	230a      	movs	r3, #10
 80025e8:	18fb      	adds	r3, r7, r3
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	0023      	movs	r3, r4
 80025ee:	f7ff fda9 	bl	8002144 <FXOS8700CQWerteAuslesen>

	  Ausrichtung = BerechneAusrichtung(&x_axis_Mag, &y_axis_Mag, &z_axis_Mag, &x_axis_Acc, &y_axis_Acc, &z_axis_Acc);
 80025f2:	197d      	adds	r5, r7, r5
 80025f4:	1cbc      	adds	r4, r7, #2
 80025f6:	1d39      	adds	r1, r7, #4
 80025f8:	1db8      	adds	r0, r7, #6
 80025fa:	2314      	movs	r3, #20
 80025fc:	18fb      	adds	r3, r7, r3
 80025fe:	19ba      	adds	r2, r7, r6
 8002600:	9201      	str	r2, [sp, #4]
 8002602:	220a      	movs	r2, #10
 8002604:	18ba      	adds	r2, r7, r2
 8002606:	9200      	str	r2, [sp, #0]
 8002608:	469c      	mov	ip, r3
 800260a:	002b      	movs	r3, r5
 800260c:	0022      	movs	r2, r4
 800260e:	f7ff ff19 	bl	8002444 <BerechneAusrichtung.0>
 8002612:	0002      	movs	r2, r0
 8002614:	000b      	movs	r3, r1
 8002616:	623a      	str	r2, [r7, #32]
 8002618:	627b      	str	r3, [r7, #36]	; 0x24

	  if (Ausrichtung <= 5){
 800261a:	2200      	movs	r2, #0
 800261c:	4b38      	ldr	r3, [pc, #224]	; (8002700 <main+0x22c>)
 800261e:	6a38      	ldr	r0, [r7, #32]
 8002620:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002622:	f7fd ff07 	bl	8000434 <__aeabi_dcmple>
 8002626:	1e03      	subs	r3, r0, #0
 8002628:	d003      	beq.n	8002632 <main+0x15e>
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,511);
 800262a:	4b33      	ldr	r3, [pc, #204]	; (80026f8 <main+0x224>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a33      	ldr	r2, [pc, #204]	; (80026fc <main+0x228>)
 8002630:	63da      	str	r2, [r3, #60]	; 0x3c
	  }

	  HAL_Delay(10);
 8002632:	200a      	movs	r0, #10
 8002634:	f000 fb96 	bl	8002d64 <HAL_Delay>


	  if (z_axis >= 0 && Ausrichtung > 5){
 8002638:	240e      	movs	r4, #14
 800263a:	193b      	adds	r3, r7, r4
 800263c:	2200      	movs	r2, #0
 800263e:	5e9b      	ldrsh	r3, [r3, r2]
 8002640:	2b00      	cmp	r3, #0
 8002642:	db29      	blt.n	8002698 <main+0x1c4>
 8002644:	2200      	movs	r2, #0
 8002646:	4b2e      	ldr	r3, [pc, #184]	; (8002700 <main+0x22c>)
 8002648:	6a38      	ldr	r0, [r7, #32]
 800264a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800264c:	f7fd fefc 	bl	8000448 <__aeabi_dcmpgt>
 8002650:	1e03      	subs	r3, r0, #0
 8002652:	d021      	beq.n	8002698 <main+0x1c4>
		  // z-Achse wird GEGEN Uhrzeigersinn gedreht
		  int16_t z_axis_Max = 0x7FFF; //maximaler Wert eines 16-bit signed int
 8002654:	211e      	movs	r1, #30
 8002656:	187b      	adds	r3, r7, r1
 8002658:	4a2a      	ldr	r2, [pc, #168]	; (8002704 <main+0x230>)
 800265a:	801a      	strh	r2, [r3, #0]
		  int16_t z = (z_axis*511)/z_axis_Max; //511 ist in der Konfiguration von Tim3 die Zahl, bis zu der gezhlt wird.
 800265c:	193b      	adds	r3, r7, r4
 800265e:	2200      	movs	r2, #0
 8002660:	5e9b      	ldrsh	r3, [r3, r2]
 8002662:	001a      	movs	r2, r3
 8002664:	0013      	movs	r3, r2
 8002666:	025b      	lsls	r3, r3, #9
 8002668:	1a9a      	subs	r2, r3, r2
 800266a:	187b      	adds	r3, r7, r1
 800266c:	2100      	movs	r1, #0
 800266e:	5e5b      	ldrsh	r3, [r3, r1]
 8002670:	0019      	movs	r1, r3
 8002672:	0010      	movs	r0, r2
 8002674:	f7fd fdd2 	bl	800021c <__divsi3>
 8002678:	0003      	movs	r3, r0
 800267a:	001a      	movs	r2, r3
 800267c:	211c      	movs	r1, #28
 800267e:	187b      	adds	r3, r7, r1
 8002680:	801a      	strh	r2, [r3, #0]

		  //setzt Pulsweite fr grne LEDauf berechneten %-Wert
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,z);
 8002682:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <main+0x224>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	187a      	adds	r2, r7, r1
 8002688:	2100      	movs	r1, #0
 800268a:	5e52      	ldrsh	r2, [r2, r1]
 800268c:	641a      	str	r2, [r3, #64]	; 0x40
		  //setzt Pulsweite fr blaue LED auf 0
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,0);
 800268e:	4b1a      	ldr	r3, [pc, #104]	; (80026f8 <main+0x224>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2200      	movs	r2, #0
 8002694:	63da      	str	r2, [r3, #60]	; 0x3c
	  if (z_axis >= 0 && Ausrichtung > 5){
 8002696:	e02e      	b.n	80026f6 <main+0x222>

	  }else if (z_axis <= 0 && Ausrichtung > 5){
 8002698:	240e      	movs	r4, #14
 800269a:	193b      	adds	r3, r7, r4
 800269c:	2200      	movs	r2, #0
 800269e:	5e9b      	ldrsh	r3, [r3, r2]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	dc8c      	bgt.n	80025be <main+0xea>
 80026a4:	2200      	movs	r2, #0
 80026a6:	4b16      	ldr	r3, [pc, #88]	; (8002700 <main+0x22c>)
 80026a8:	6a38      	ldr	r0, [r7, #32]
 80026aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80026ac:	f7fd fecc 	bl	8000448 <__aeabi_dcmpgt>
 80026b0:	1e03      	subs	r3, r0, #0
 80026b2:	d020      	beq.n	80026f6 <main+0x222>
		  // z-Achse wird IM Uhrzeigersinn gedreht
		  int16_t z_axis_Min = -0x8000;	//minimaler Wert eines 16-bit signed int
 80026b4:	211a      	movs	r1, #26
 80026b6:	187b      	adds	r3, r7, r1
 80026b8:	4a13      	ldr	r2, [pc, #76]	; (8002708 <main+0x234>)
 80026ba:	801a      	strh	r2, [r3, #0]
		  int16_t z = (z_axis*511)/z_axis_Min;
 80026bc:	193b      	adds	r3, r7, r4
 80026be:	2200      	movs	r2, #0
 80026c0:	5e9b      	ldrsh	r3, [r3, r2]
 80026c2:	001a      	movs	r2, r3
 80026c4:	0013      	movs	r3, r2
 80026c6:	025b      	lsls	r3, r3, #9
 80026c8:	1a9a      	subs	r2, r3, r2
 80026ca:	187b      	adds	r3, r7, r1
 80026cc:	2100      	movs	r1, #0
 80026ce:	5e5b      	ldrsh	r3, [r3, r1]
 80026d0:	0019      	movs	r1, r3
 80026d2:	0010      	movs	r0, r2
 80026d4:	f7fd fda2 	bl	800021c <__divsi3>
 80026d8:	0003      	movs	r3, r0
 80026da:	001a      	movs	r2, r3
 80026dc:	2118      	movs	r1, #24
 80026de:	187b      	adds	r3, r7, r1
 80026e0:	801a      	strh	r2, [r3, #0]
		  //setzt Pulsweite fr blaue LEDauf berechneten %-Wert
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,z);
 80026e2:	4b05      	ldr	r3, [pc, #20]	; (80026f8 <main+0x224>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	187a      	adds	r2, r7, r1
 80026e8:	2100      	movs	r1, #0
 80026ea:	5e52      	ldrsh	r2, [r2, r1]
 80026ec:	63da      	str	r2, [r3, #60]	; 0x3c
		  //setzt Pulsweite fr grne LED auf 0
		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,0);
 80026ee:	4b02      	ldr	r3, [pc, #8]	; (80026f8 <main+0x224>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2200      	movs	r2, #0
 80026f4:	641a      	str	r2, [r3, #64]	; 0x40
	  gyroWerteAuslesen(&x_axis, &y_axis, &z_axis);
 80026f6:	e762      	b.n	80025be <main+0xea>
 80026f8:	20000074 	.word	0x20000074
 80026fc:	000001ff 	.word	0x000001ff
 8002700:	40140000 	.word	0x40140000
 8002704:	00007fff 	.word	0x00007fff
 8002708:	ffff8000 	.word	0xffff8000

0800270c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800270c:	b590      	push	{r4, r7, lr}
 800270e:	b097      	sub	sp, #92	; 0x5c
 8002710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002712:	2428      	movs	r4, #40	; 0x28
 8002714:	193b      	adds	r3, r7, r4
 8002716:	0018      	movs	r0, r3
 8002718:	2330      	movs	r3, #48	; 0x30
 800271a:	001a      	movs	r2, r3
 800271c:	2100      	movs	r1, #0
 800271e:	f003 f85b 	bl	80057d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002722:	2318      	movs	r3, #24
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	0018      	movs	r0, r3
 8002728:	2310      	movs	r3, #16
 800272a:	001a      	movs	r2, r3
 800272c:	2100      	movs	r1, #0
 800272e:	f003 f853 	bl	80057d8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002732:	1d3b      	adds	r3, r7, #4
 8002734:	0018      	movs	r0, r3
 8002736:	2314      	movs	r3, #20
 8002738:	001a      	movs	r2, r3
 800273a:	2100      	movs	r1, #0
 800273c:	f003 f84c 	bl	80057d8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002740:	0021      	movs	r1, r4
 8002742:	187b      	adds	r3, r7, r1
 8002744:	2202      	movs	r2, #2
 8002746:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002748:	187b      	adds	r3, r7, r1
 800274a:	2201      	movs	r2, #1
 800274c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800274e:	187b      	adds	r3, r7, r1
 8002750:	2210      	movs	r2, #16
 8002752:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002754:	187b      	adds	r3, r7, r1
 8002756:	2202      	movs	r2, #2
 8002758:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800275a:	187b      	adds	r3, r7, r1
 800275c:	2200      	movs	r2, #0
 800275e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8002760:	187b      	adds	r3, r7, r1
 8002762:	22a0      	movs	r2, #160	; 0xa0
 8002764:	0392      	lsls	r2, r2, #14
 8002766:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002768:	187b      	adds	r3, r7, r1
 800276a:	2200      	movs	r2, #0
 800276c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800276e:	187b      	adds	r3, r7, r1
 8002770:	0018      	movs	r0, r3
 8002772:	f001 fc51 	bl	8004018 <HAL_RCC_OscConfig>
 8002776:	1e03      	subs	r3, r0, #0
 8002778:	d001      	beq.n	800277e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800277a:	f000 f955 	bl	8002a28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800277e:	2118      	movs	r1, #24
 8002780:	187b      	adds	r3, r7, r1
 8002782:	2207      	movs	r2, #7
 8002784:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002786:	187b      	adds	r3, r7, r1
 8002788:	2202      	movs	r2, #2
 800278a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800278c:	187b      	adds	r3, r7, r1
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002792:	187b      	adds	r3, r7, r1
 8002794:	2200      	movs	r2, #0
 8002796:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002798:	187b      	adds	r3, r7, r1
 800279a:	2101      	movs	r1, #1
 800279c:	0018      	movs	r0, r3
 800279e:	f001 ff55 	bl	800464c <HAL_RCC_ClockConfig>
 80027a2:	1e03      	subs	r3, r0, #0
 80027a4:	d001      	beq.n	80027aa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80027a6:	f000 f93f 	bl	8002a28 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80027aa:	1d3b      	adds	r3, r7, #4
 80027ac:	2220      	movs	r2, #32
 80027ae:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80027b0:	1d3b      	adds	r3, r7, #4
 80027b2:	2200      	movs	r2, #0
 80027b4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027b6:	1d3b      	adds	r3, r7, #4
 80027b8:	0018      	movs	r0, r3
 80027ba:	f002 f879 	bl	80048b0 <HAL_RCCEx_PeriphCLKConfig>
 80027be:	1e03      	subs	r3, r0, #0
 80027c0:	d001      	beq.n	80027c6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80027c2:	f000 f931 	bl	8002a28 <Error_Handler>
  }
}
 80027c6:	46c0      	nop			; (mov r8, r8)
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b017      	add	sp, #92	; 0x5c
 80027cc:	bd90      	pop	{r4, r7, pc}
	...

080027d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80027d4:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <MX_I2C1_Init+0x74>)
 80027d6:	4a1c      	ldr	r2, [pc, #112]	; (8002848 <MX_I2C1_Init+0x78>)
 80027d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 80027da:	4b1a      	ldr	r3, [pc, #104]	; (8002844 <MX_I2C1_Init+0x74>)
 80027dc:	4a1b      	ldr	r2, [pc, #108]	; (800284c <MX_I2C1_Init+0x7c>)
 80027de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80027e0:	4b18      	ldr	r3, [pc, #96]	; (8002844 <MX_I2C1_Init+0x74>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80027e6:	4b17      	ldr	r3, [pc, #92]	; (8002844 <MX_I2C1_Init+0x74>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027ec:	4b15      	ldr	r3, [pc, #84]	; (8002844 <MX_I2C1_Init+0x74>)
 80027ee:	2200      	movs	r2, #0
 80027f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80027f2:	4b14      	ldr	r3, [pc, #80]	; (8002844 <MX_I2C1_Init+0x74>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80027f8:	4b12      	ldr	r3, [pc, #72]	; (8002844 <MX_I2C1_Init+0x74>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027fe:	4b11      	ldr	r3, [pc, #68]	; (8002844 <MX_I2C1_Init+0x74>)
 8002800:	2200      	movs	r2, #0
 8002802:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002804:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <MX_I2C1_Init+0x74>)
 8002806:	2200      	movs	r2, #0
 8002808:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800280a:	4b0e      	ldr	r3, [pc, #56]	; (8002844 <MX_I2C1_Init+0x74>)
 800280c:	0018      	movs	r0, r3
 800280e:	f000 fd37 	bl	8003280 <HAL_I2C_Init>
 8002812:	1e03      	subs	r3, r0, #0
 8002814:	d001      	beq.n	800281a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002816:	f000 f907 	bl	8002a28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800281a:	4b0a      	ldr	r3, [pc, #40]	; (8002844 <MX_I2C1_Init+0x74>)
 800281c:	2100      	movs	r1, #0
 800281e:	0018      	movs	r0, r3
 8002820:	f001 fb62 	bl	8003ee8 <HAL_I2CEx_ConfigAnalogFilter>
 8002824:	1e03      	subs	r3, r0, #0
 8002826:	d001      	beq.n	800282c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002828:	f000 f8fe 	bl	8002a28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800282c:	4b05      	ldr	r3, [pc, #20]	; (8002844 <MX_I2C1_Init+0x74>)
 800282e:	2100      	movs	r1, #0
 8002830:	0018      	movs	r0, r3
 8002832:	f001 fba5 	bl	8003f80 <HAL_I2CEx_ConfigDigitalFilter>
 8002836:	1e03      	subs	r3, r0, #0
 8002838:	d001      	beq.n	800283e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800283a:	f000 f8f5 	bl	8002a28 <Error_Handler>



  /* USER CODE END I2C1_Init 2 */

}
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	20000028 	.word	0x20000028
 8002848:	40005400 	.word	0x40005400
 800284c:	0000020b 	.word	0x0000020b

08002850 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08e      	sub	sp, #56	; 0x38
 8002854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002856:	2328      	movs	r3, #40	; 0x28
 8002858:	18fb      	adds	r3, r7, r3
 800285a:	0018      	movs	r0, r3
 800285c:	2310      	movs	r3, #16
 800285e:	001a      	movs	r2, r3
 8002860:	2100      	movs	r1, #0
 8002862:	f002 ffb9 	bl	80057d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002866:	2320      	movs	r3, #32
 8002868:	18fb      	adds	r3, r7, r3
 800286a:	0018      	movs	r0, r3
 800286c:	2308      	movs	r3, #8
 800286e:	001a      	movs	r2, r3
 8002870:	2100      	movs	r1, #0
 8002872:	f002 ffb1 	bl	80057d8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002876:	1d3b      	adds	r3, r7, #4
 8002878:	0018      	movs	r0, r3
 800287a:	231c      	movs	r3, #28
 800287c:	001a      	movs	r2, r3
 800287e:	2100      	movs	r1, #0
 8002880:	f002 ffaa 	bl	80057d8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002884:	4b36      	ldr	r3, [pc, #216]	; (8002960 <MX_TIM3_Init+0x110>)
 8002886:	4a37      	ldr	r2, [pc, #220]	; (8002964 <MX_TIM3_Init+0x114>)
 8002888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100;
 800288a:	4b35      	ldr	r3, [pc, #212]	; (8002960 <MX_TIM3_Init+0x110>)
 800288c:	2264      	movs	r2, #100	; 0x64
 800288e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002890:	4b33      	ldr	r3, [pc, #204]	; (8002960 <MX_TIM3_Init+0x110>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 511;
 8002896:	4b32      	ldr	r3, [pc, #200]	; (8002960 <MX_TIM3_Init+0x110>)
 8002898:	4a33      	ldr	r2, [pc, #204]	; (8002968 <MX_TIM3_Init+0x118>)
 800289a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800289c:	4b30      	ldr	r3, [pc, #192]	; (8002960 <MX_TIM3_Init+0x110>)
 800289e:	2200      	movs	r2, #0
 80028a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028a2:	4b2f      	ldr	r3, [pc, #188]	; (8002960 <MX_TIM3_Init+0x110>)
 80028a4:	2280      	movs	r2, #128	; 0x80
 80028a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028a8:	4b2d      	ldr	r3, [pc, #180]	; (8002960 <MX_TIM3_Init+0x110>)
 80028aa:	0018      	movs	r0, r3
 80028ac:	f002 f8de 	bl	8004a6c <HAL_TIM_Base_Init>
 80028b0:	1e03      	subs	r3, r0, #0
 80028b2:	d001      	beq.n	80028b8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80028b4:	f000 f8b8 	bl	8002a28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028b8:	2128      	movs	r1, #40	; 0x28
 80028ba:	187b      	adds	r3, r7, r1
 80028bc:	2280      	movs	r2, #128	; 0x80
 80028be:	0152      	lsls	r2, r2, #5
 80028c0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028c2:	187a      	adds	r2, r7, r1
 80028c4:	4b26      	ldr	r3, [pc, #152]	; (8002960 <MX_TIM3_Init+0x110>)
 80028c6:	0011      	movs	r1, r2
 80028c8:	0018      	movs	r0, r3
 80028ca:	f002 faf5 	bl	8004eb8 <HAL_TIM_ConfigClockSource>
 80028ce:	1e03      	subs	r3, r0, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 80028d2:	f000 f8a9 	bl	8002a28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028d6:	4b22      	ldr	r3, [pc, #136]	; (8002960 <MX_TIM3_Init+0x110>)
 80028d8:	0018      	movs	r0, r3
 80028da:	f002 f917 	bl	8004b0c <HAL_TIM_PWM_Init>
 80028de:	1e03      	subs	r3, r0, #0
 80028e0:	d001      	beq.n	80028e6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80028e2:	f000 f8a1 	bl	8002a28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028e6:	2120      	movs	r1, #32
 80028e8:	187b      	adds	r3, r7, r1
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ee:	187b      	adds	r3, r7, r1
 80028f0:	2200      	movs	r2, #0
 80028f2:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028f4:	187a      	adds	r2, r7, r1
 80028f6:	4b1a      	ldr	r3, [pc, #104]	; (8002960 <MX_TIM3_Init+0x110>)
 80028f8:	0011      	movs	r1, r2
 80028fa:	0018      	movs	r0, r3
 80028fc:	f002 feea 	bl	80056d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002900:	1e03      	subs	r3, r0, #0
 8002902:	d001      	beq.n	8002908 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8002904:	f000 f890 	bl	8002a28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002908:	1d3b      	adds	r3, r7, #4
 800290a:	2260      	movs	r2, #96	; 0x60
 800290c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 50;
 800290e:	1d3b      	adds	r3, r7, #4
 8002910:	2232      	movs	r2, #50	; 0x32
 8002912:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002914:	1d3b      	adds	r3, r7, #4
 8002916:	2200      	movs	r2, #0
 8002918:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800291a:	1d3b      	adds	r3, r7, #4
 800291c:	2200      	movs	r2, #0
 800291e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002920:	1d39      	adds	r1, r7, #4
 8002922:	4b0f      	ldr	r3, [pc, #60]	; (8002960 <MX_TIM3_Init+0x110>)
 8002924:	2208      	movs	r2, #8
 8002926:	0018      	movs	r0, r3
 8002928:	f002 fa00 	bl	8004d2c <HAL_TIM_PWM_ConfigChannel>
 800292c:	1e03      	subs	r3, r0, #0
 800292e:	d001      	beq.n	8002934 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8002930:	f000 f87a 	bl	8002a28 <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 8002934:	1d3b      	adds	r3, r7, #4
 8002936:	22fa      	movs	r2, #250	; 0xfa
 8002938:	0052      	lsls	r2, r2, #1
 800293a:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800293c:	1d39      	adds	r1, r7, #4
 800293e:	4b08      	ldr	r3, [pc, #32]	; (8002960 <MX_TIM3_Init+0x110>)
 8002940:	220c      	movs	r2, #12
 8002942:	0018      	movs	r0, r3
 8002944:	f002 f9f2 	bl	8004d2c <HAL_TIM_PWM_ConfigChannel>
 8002948:	1e03      	subs	r3, r0, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 800294c:	f000 f86c 	bl	8002a28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <MX_TIM3_Init+0x110>)
 8002952:	0018      	movs	r0, r3
 8002954:	f000 f8fe 	bl	8002b54 <HAL_TIM_MspPostInit>

}
 8002958:	46c0      	nop			; (mov r8, r8)
 800295a:	46bd      	mov	sp, r7
 800295c:	b00e      	add	sp, #56	; 0x38
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000074 	.word	0x20000074
 8002964:	40000400 	.word	0x40000400
 8002968:	000001ff 	.word	0x000001ff

0800296c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800296c:	b590      	push	{r4, r7, lr}
 800296e:	b089      	sub	sp, #36	; 0x24
 8002970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002972:	240c      	movs	r4, #12
 8002974:	193b      	adds	r3, r7, r4
 8002976:	0018      	movs	r0, r3
 8002978:	2314      	movs	r3, #20
 800297a:	001a      	movs	r2, r3
 800297c:	2100      	movs	r1, #0
 800297e:	f002 ff2b 	bl	80057d8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002982:	4b23      	ldr	r3, [pc, #140]	; (8002a10 <MX_GPIO_Init+0xa4>)
 8002984:	695a      	ldr	r2, [r3, #20]
 8002986:	4b22      	ldr	r3, [pc, #136]	; (8002a10 <MX_GPIO_Init+0xa4>)
 8002988:	2180      	movs	r1, #128	; 0x80
 800298a:	0289      	lsls	r1, r1, #10
 800298c:	430a      	orrs	r2, r1
 800298e:	615a      	str	r2, [r3, #20]
 8002990:	4b1f      	ldr	r3, [pc, #124]	; (8002a10 <MX_GPIO_Init+0xa4>)
 8002992:	695a      	ldr	r2, [r3, #20]
 8002994:	2380      	movs	r3, #128	; 0x80
 8002996:	029b      	lsls	r3, r3, #10
 8002998:	4013      	ands	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800299e:	4b1c      	ldr	r3, [pc, #112]	; (8002a10 <MX_GPIO_Init+0xa4>)
 80029a0:	695a      	ldr	r2, [r3, #20]
 80029a2:	4b1b      	ldr	r3, [pc, #108]	; (8002a10 <MX_GPIO_Init+0xa4>)
 80029a4:	2180      	movs	r1, #128	; 0x80
 80029a6:	0309      	lsls	r1, r1, #12
 80029a8:	430a      	orrs	r2, r1
 80029aa:	615a      	str	r2, [r3, #20]
 80029ac:	4b18      	ldr	r3, [pc, #96]	; (8002a10 <MX_GPIO_Init+0xa4>)
 80029ae:	695a      	ldr	r2, [r3, #20]
 80029b0:	2380      	movs	r3, #128	; 0x80
 80029b2:	031b      	lsls	r3, r3, #12
 80029b4:	4013      	ands	r3, r2
 80029b6:	607b      	str	r3, [r7, #4]
 80029b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029ba:	4b15      	ldr	r3, [pc, #84]	; (8002a10 <MX_GPIO_Init+0xa4>)
 80029bc:	695a      	ldr	r2, [r3, #20]
 80029be:	4b14      	ldr	r3, [pc, #80]	; (8002a10 <MX_GPIO_Init+0xa4>)
 80029c0:	2180      	movs	r1, #128	; 0x80
 80029c2:	02c9      	lsls	r1, r1, #11
 80029c4:	430a      	orrs	r2, r1
 80029c6:	615a      	str	r2, [r3, #20]
 80029c8:	4b11      	ldr	r3, [pc, #68]	; (8002a10 <MX_GPIO_Init+0xa4>)
 80029ca:	695a      	ldr	r2, [r3, #20]
 80029cc:	2380      	movs	r3, #128	; 0x80
 80029ce:	02db      	lsls	r3, r3, #11
 80029d0:	4013      	ands	r3, r2
 80029d2:	603b      	str	r3, [r7, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029d6:	193b      	adds	r3, r7, r4
 80029d8:	2201      	movs	r2, #1
 80029da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029dc:	193b      	adds	r3, r7, r4
 80029de:	2288      	movs	r2, #136	; 0x88
 80029e0:	0352      	lsls	r2, r2, #13
 80029e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e4:	193b      	adds	r3, r7, r4
 80029e6:	2200      	movs	r2, #0
 80029e8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ea:	193a      	adds	r2, r7, r4
 80029ec:	2390      	movs	r3, #144	; 0x90
 80029ee:	05db      	lsls	r3, r3, #23
 80029f0:	0011      	movs	r1, r2
 80029f2:	0018      	movs	r0, r3
 80029f4:	f000 fab8 	bl	8002f68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80029f8:	2200      	movs	r2, #0
 80029fa:	2100      	movs	r1, #0
 80029fc:	2005      	movs	r0, #5
 80029fe:	f000 fa81 	bl	8002f04 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002a02:	2005      	movs	r0, #5
 8002a04:	f000 fa93 	bl	8002f2e <HAL_NVIC_EnableIRQ>

}
 8002a08:	46c0      	nop			; (mov r8, r8)
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b009      	add	sp, #36	; 0x24
 8002a0e:	bd90      	pop	{r4, r7, pc}
 8002a10:	40021000 	.word	0x40021000

08002a14 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
/* Interrupt Funktionen */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	1dbb      	adds	r3, r7, #6
 8002a1e:	801a      	strh	r2, [r3, #0]
    if(GPIO_Pin == GPIO_PIN_0) // If The INT Source Is EXTI Line9 (A9 Pin)
    {
   // HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_Channel_3);
    //HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin); // Toggle The Output (LED) Pin
    }
}
 8002a20:	46c0      	nop			; (mov r8, r8)
 8002a22:	46bd      	mov	sp, r7
 8002a24:	b002      	add	sp, #8
 8002a26:	bd80      	pop	{r7, pc}

08002a28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a2c:	b672      	cpsid	i
}
 8002a2e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a30:	e7fe      	b.n	8002a30 <Error_Handler+0x8>
	...

08002a34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a3a:	4b0f      	ldr	r3, [pc, #60]	; (8002a78 <HAL_MspInit+0x44>)
 8002a3c:	699a      	ldr	r2, [r3, #24]
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <HAL_MspInit+0x44>)
 8002a40:	2101      	movs	r1, #1
 8002a42:	430a      	orrs	r2, r1
 8002a44:	619a      	str	r2, [r3, #24]
 8002a46:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <HAL_MspInit+0x44>)
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	607b      	str	r3, [r7, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a52:	4b09      	ldr	r3, [pc, #36]	; (8002a78 <HAL_MspInit+0x44>)
 8002a54:	69da      	ldr	r2, [r3, #28]
 8002a56:	4b08      	ldr	r3, [pc, #32]	; (8002a78 <HAL_MspInit+0x44>)
 8002a58:	2180      	movs	r1, #128	; 0x80
 8002a5a:	0549      	lsls	r1, r1, #21
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	61da      	str	r2, [r3, #28]
 8002a60:	4b05      	ldr	r3, [pc, #20]	; (8002a78 <HAL_MspInit+0x44>)
 8002a62:	69da      	ldr	r2, [r3, #28]
 8002a64:	2380      	movs	r3, #128	; 0x80
 8002a66:	055b      	lsls	r3, r3, #21
 8002a68:	4013      	ands	r3, r2
 8002a6a:	603b      	str	r3, [r7, #0]
 8002a6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a6e:	46c0      	nop			; (mov r8, r8)
 8002a70:	46bd      	mov	sp, r7
 8002a72:	b002      	add	sp, #8
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	46c0      	nop			; (mov r8, r8)
 8002a78:	40021000 	.word	0x40021000

08002a7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a7c:	b590      	push	{r4, r7, lr}
 8002a7e:	b08b      	sub	sp, #44	; 0x2c
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a84:	2414      	movs	r4, #20
 8002a86:	193b      	adds	r3, r7, r4
 8002a88:	0018      	movs	r0, r3
 8002a8a:	2314      	movs	r3, #20
 8002a8c:	001a      	movs	r2, r3
 8002a8e:	2100      	movs	r1, #0
 8002a90:	f002 fea2 	bl	80057d8 <memset>
  if(hi2c->Instance==I2C1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a1c      	ldr	r2, [pc, #112]	; (8002b0c <HAL_I2C_MspInit+0x90>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d131      	bne.n	8002b02 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a9e:	4b1c      	ldr	r3, [pc, #112]	; (8002b10 <HAL_I2C_MspInit+0x94>)
 8002aa0:	695a      	ldr	r2, [r3, #20]
 8002aa2:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <HAL_I2C_MspInit+0x94>)
 8002aa4:	2180      	movs	r1, #128	; 0x80
 8002aa6:	02c9      	lsls	r1, r1, #11
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	615a      	str	r2, [r3, #20]
 8002aac:	4b18      	ldr	r3, [pc, #96]	; (8002b10 <HAL_I2C_MspInit+0x94>)
 8002aae:	695a      	ldr	r2, [r3, #20]
 8002ab0:	2380      	movs	r3, #128	; 0x80
 8002ab2:	02db      	lsls	r3, r3, #11
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	613b      	str	r3, [r7, #16]
 8002ab8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002aba:	0021      	movs	r1, r4
 8002abc:	187b      	adds	r3, r7, r1
 8002abe:	22c0      	movs	r2, #192	; 0xc0
 8002ac0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ac2:	187b      	adds	r3, r7, r1
 8002ac4:	2212      	movs	r2, #18
 8002ac6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	187b      	adds	r3, r7, r1
 8002aca:	2200      	movs	r2, #0
 8002acc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ace:	187b      	adds	r3, r7, r1
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002ad4:	187b      	adds	r3, r7, r1
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ada:	187b      	adds	r3, r7, r1
 8002adc:	4a0d      	ldr	r2, [pc, #52]	; (8002b14 <HAL_I2C_MspInit+0x98>)
 8002ade:	0019      	movs	r1, r3
 8002ae0:	0010      	movs	r0, r2
 8002ae2:	f000 fa41 	bl	8002f68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ae6:	4b0a      	ldr	r3, [pc, #40]	; (8002b10 <HAL_I2C_MspInit+0x94>)
 8002ae8:	69da      	ldr	r2, [r3, #28]
 8002aea:	4b09      	ldr	r3, [pc, #36]	; (8002b10 <HAL_I2C_MspInit+0x94>)
 8002aec:	2180      	movs	r1, #128	; 0x80
 8002aee:	0389      	lsls	r1, r1, #14
 8002af0:	430a      	orrs	r2, r1
 8002af2:	61da      	str	r2, [r3, #28]
 8002af4:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <HAL_I2C_MspInit+0x94>)
 8002af6:	69da      	ldr	r2, [r3, #28]
 8002af8:	2380      	movs	r3, #128	; 0x80
 8002afa:	039b      	lsls	r3, r3, #14
 8002afc:	4013      	ands	r3, r2
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b02:	46c0      	nop			; (mov r8, r8)
 8002b04:	46bd      	mov	sp, r7
 8002b06:	b00b      	add	sp, #44	; 0x2c
 8002b08:	bd90      	pop	{r4, r7, pc}
 8002b0a:	46c0      	nop			; (mov r8, r8)
 8002b0c:	40005400 	.word	0x40005400
 8002b10:	40021000 	.word	0x40021000
 8002b14:	48000400 	.word	0x48000400

08002b18 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a09      	ldr	r2, [pc, #36]	; (8002b4c <HAL_TIM_Base_MspInit+0x34>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d10b      	bne.n	8002b42 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b2a:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <HAL_TIM_Base_MspInit+0x38>)
 8002b2c:	69da      	ldr	r2, [r3, #28]
 8002b2e:	4b08      	ldr	r3, [pc, #32]	; (8002b50 <HAL_TIM_Base_MspInit+0x38>)
 8002b30:	2102      	movs	r1, #2
 8002b32:	430a      	orrs	r2, r1
 8002b34:	61da      	str	r2, [r3, #28]
 8002b36:	4b06      	ldr	r3, [pc, #24]	; (8002b50 <HAL_TIM_Base_MspInit+0x38>)
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002b42:	46c0      	nop			; (mov r8, r8)
 8002b44:	46bd      	mov	sp, r7
 8002b46:	b004      	add	sp, #16
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	40000400 	.word	0x40000400
 8002b50:	40021000 	.word	0x40021000

08002b54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b54:	b590      	push	{r4, r7, lr}
 8002b56:	b089      	sub	sp, #36	; 0x24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5c:	240c      	movs	r4, #12
 8002b5e:	193b      	adds	r3, r7, r4
 8002b60:	0018      	movs	r0, r3
 8002b62:	2314      	movs	r3, #20
 8002b64:	001a      	movs	r2, r3
 8002b66:	2100      	movs	r1, #0
 8002b68:	f002 fe36 	bl	80057d8 <memset>
  if(htim->Instance==TIM3)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a20      	ldr	r2, [pc, #128]	; (8002bf4 <HAL_TIM_MspPostInit+0xa0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d13a      	bne.n	8002bec <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b76:	4b20      	ldr	r3, [pc, #128]	; (8002bf8 <HAL_TIM_MspPostInit+0xa4>)
 8002b78:	695a      	ldr	r2, [r3, #20]
 8002b7a:	4b1f      	ldr	r3, [pc, #124]	; (8002bf8 <HAL_TIM_MspPostInit+0xa4>)
 8002b7c:	2180      	movs	r1, #128	; 0x80
 8002b7e:	0309      	lsls	r1, r1, #12
 8002b80:	430a      	orrs	r2, r1
 8002b82:	615a      	str	r2, [r3, #20]
 8002b84:	4b1c      	ldr	r3, [pc, #112]	; (8002bf8 <HAL_TIM_MspPostInit+0xa4>)
 8002b86:	695a      	ldr	r2, [r3, #20]
 8002b88:	2380      	movs	r3, #128	; 0x80
 8002b8a:	031b      	lsls	r3, r3, #12
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	60bb      	str	r3, [r7, #8]
 8002b90:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = TIM3_CH3_Blue_LED_Pin;
 8002b92:	193b      	adds	r3, r7, r4
 8002b94:	2280      	movs	r2, #128	; 0x80
 8002b96:	0052      	lsls	r2, r2, #1
 8002b98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b9a:	193b      	adds	r3, r7, r4
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba0:	193b      	adds	r3, r7, r4
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba6:	193b      	adds	r3, r7, r4
 8002ba8:	2200      	movs	r2, #0
 8002baa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002bac:	193b      	adds	r3, r7, r4
 8002bae:	2201      	movs	r2, #1
 8002bb0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM3_CH3_Blue_LED_GPIO_Port, &GPIO_InitStruct);
 8002bb2:	193b      	adds	r3, r7, r4
 8002bb4:	4a11      	ldr	r2, [pc, #68]	; (8002bfc <HAL_TIM_MspPostInit+0xa8>)
 8002bb6:	0019      	movs	r1, r3
 8002bb8:	0010      	movs	r0, r2
 8002bba:	f000 f9d5 	bl	8002f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM3_CH4_Green_LED_Pin;
 8002bbe:	0021      	movs	r1, r4
 8002bc0:	187b      	adds	r3, r7, r1
 8002bc2:	2280      	movs	r2, #128	; 0x80
 8002bc4:	0092      	lsls	r2, r2, #2
 8002bc6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc8:	187b      	adds	r3, r7, r1
 8002bca:	2202      	movs	r2, #2
 8002bcc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bce:	187b      	adds	r3, r7, r1
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd4:	187b      	adds	r3, r7, r1
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002bda:	187b      	adds	r3, r7, r1
 8002bdc:	2200      	movs	r2, #0
 8002bde:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM3_CH4_Green_LED_GPIO_Port, &GPIO_InitStruct);
 8002be0:	187b      	adds	r3, r7, r1
 8002be2:	4a06      	ldr	r2, [pc, #24]	; (8002bfc <HAL_TIM_MspPostInit+0xa8>)
 8002be4:	0019      	movs	r1, r3
 8002be6:	0010      	movs	r0, r2
 8002be8:	f000 f9be 	bl	8002f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002bec:	46c0      	nop			; (mov r8, r8)
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	b009      	add	sp, #36	; 0x24
 8002bf2:	bd90      	pop	{r4, r7, pc}
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	48000800 	.word	0x48000800

08002c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c04:	e7fe      	b.n	8002c04 <NMI_Handler+0x4>

08002c06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c0a:	e7fe      	b.n	8002c0a <HardFault_Handler+0x4>

08002c0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002c10:	46c0      	nop			; (mov r8, r8)
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c24:	f000 f882 	bl	8002d2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c28:	46c0      	nop			; (mov r8, r8)
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002c32:	2001      	movs	r0, #1
 8002c34:	f000 fb08 	bl	8003248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002c38:	46c0      	nop			; (mov r8, r8)
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002c48:	480d      	ldr	r0, [pc, #52]	; (8002c80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002c4a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c4c:	480d      	ldr	r0, [pc, #52]	; (8002c84 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c4e:	490e      	ldr	r1, [pc, #56]	; (8002c88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c50:	4a0e      	ldr	r2, [pc, #56]	; (8002c8c <LoopForever+0xe>)
  movs r3, #0
 8002c52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c54:	e002      	b.n	8002c5c <LoopCopyDataInit>

08002c56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c5a:	3304      	adds	r3, #4

08002c5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c60:	d3f9      	bcc.n	8002c56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c62:	4a0b      	ldr	r2, [pc, #44]	; (8002c90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c64:	4c0b      	ldr	r4, [pc, #44]	; (8002c94 <LoopForever+0x16>)
  movs r3, #0
 8002c66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c68:	e001      	b.n	8002c6e <LoopFillZerobss>

08002c6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c6c:	3204      	adds	r2, #4

08002c6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c70:	d3fb      	bcc.n	8002c6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002c72:	f7ff ffe4 	bl	8002c3e <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002c76:	f002 fd8b 	bl	8005790 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002c7a:	f7ff fc2b 	bl	80024d4 <main>

08002c7e <LoopForever>:

LoopForever:
    b LoopForever
 8002c7e:	e7fe      	b.n	8002c7e <LoopForever>
  ldr   r0, =_estack
 8002c80:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c88:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002c8c:	08005dd8 	.word	0x08005dd8
  ldr r2, =_sbss
 8002c90:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002c94:	200000c0 	.word	0x200000c0

08002c98 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c98:	e7fe      	b.n	8002c98 <ADC1_COMP_IRQHandler>
	...

08002c9c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ca0:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <HAL_Init+0x24>)
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <HAL_Init+0x24>)
 8002ca6:	2110      	movs	r1, #16
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002cac:	2000      	movs	r0, #0
 8002cae:	f000 f809 	bl	8002cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002cb2:	f7ff febf 	bl	8002a34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	0018      	movs	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	40022000 	.word	0x40022000

08002cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cc4:	b590      	push	{r4, r7, lr}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ccc:	4b14      	ldr	r3, [pc, #80]	; (8002d20 <HAL_InitTick+0x5c>)
 8002cce:	681c      	ldr	r4, [r3, #0]
 8002cd0:	4b14      	ldr	r3, [pc, #80]	; (8002d24 <HAL_InitTick+0x60>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	23fa      	movs	r3, #250	; 0xfa
 8002cd8:	0098      	lsls	r0, r3, #2
 8002cda:	f7fd fa15 	bl	8000108 <__udivsi3>
 8002cde:	0003      	movs	r3, r0
 8002ce0:	0019      	movs	r1, r3
 8002ce2:	0020      	movs	r0, r4
 8002ce4:	f7fd fa10 	bl	8000108 <__udivsi3>
 8002ce8:	0003      	movs	r3, r0
 8002cea:	0018      	movs	r0, r3
 8002cec:	f000 f92f 	bl	8002f4e <HAL_SYSTICK_Config>
 8002cf0:	1e03      	subs	r3, r0, #0
 8002cf2:	d001      	beq.n	8002cf8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e00f      	b.n	8002d18 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2b03      	cmp	r3, #3
 8002cfc:	d80b      	bhi.n	8002d16 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	2301      	movs	r3, #1
 8002d02:	425b      	negs	r3, r3
 8002d04:	2200      	movs	r2, #0
 8002d06:	0018      	movs	r0, r3
 8002d08:	f000 f8fc 	bl	8002f04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d0c:	4b06      	ldr	r3, [pc, #24]	; (8002d28 <HAL_InitTick+0x64>)
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
 8002d14:	e000      	b.n	8002d18 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
}
 8002d18:	0018      	movs	r0, r3
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	b003      	add	sp, #12
 8002d1e:	bd90      	pop	{r4, r7, pc}
 8002d20:	20000000 	.word	0x20000000
 8002d24:	20000008 	.word	0x20000008
 8002d28:	20000004 	.word	0x20000004

08002d2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d30:	4b05      	ldr	r3, [pc, #20]	; (8002d48 <HAL_IncTick+0x1c>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	001a      	movs	r2, r3
 8002d36:	4b05      	ldr	r3, [pc, #20]	; (8002d4c <HAL_IncTick+0x20>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	18d2      	adds	r2, r2, r3
 8002d3c:	4b03      	ldr	r3, [pc, #12]	; (8002d4c <HAL_IncTick+0x20>)
 8002d3e:	601a      	str	r2, [r3, #0]
}
 8002d40:	46c0      	nop			; (mov r8, r8)
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	46c0      	nop			; (mov r8, r8)
 8002d48:	20000008 	.word	0x20000008
 8002d4c:	200000bc 	.word	0x200000bc

08002d50 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  return uwTick;
 8002d54:	4b02      	ldr	r3, [pc, #8]	; (8002d60 <HAL_GetTick+0x10>)
 8002d56:	681b      	ldr	r3, [r3, #0]
}
 8002d58:	0018      	movs	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	200000bc 	.word	0x200000bc

08002d64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d6c:	f7ff fff0 	bl	8002d50 <HAL_GetTick>
 8002d70:	0003      	movs	r3, r0
 8002d72:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	d005      	beq.n	8002d8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <HAL_Delay+0x44>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	001a      	movs	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	189b      	adds	r3, r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002d8a:	46c0      	nop			; (mov r8, r8)
 8002d8c:	f7ff ffe0 	bl	8002d50 <HAL_GetTick>
 8002d90:	0002      	movs	r2, r0
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d8f7      	bhi.n	8002d8c <HAL_Delay+0x28>
  {
  }
}
 8002d9c:	46c0      	nop			; (mov r8, r8)
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b004      	add	sp, #16
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	20000008 	.word	0x20000008

08002dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	0002      	movs	r2, r0
 8002db4:	1dfb      	adds	r3, r7, #7
 8002db6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002db8:	1dfb      	adds	r3, r7, #7
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b7f      	cmp	r3, #127	; 0x7f
 8002dbe:	d809      	bhi.n	8002dd4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dc0:	1dfb      	adds	r3, r7, #7
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	001a      	movs	r2, r3
 8002dc6:	231f      	movs	r3, #31
 8002dc8:	401a      	ands	r2, r3
 8002dca:	4b04      	ldr	r3, [pc, #16]	; (8002ddc <__NVIC_EnableIRQ+0x30>)
 8002dcc:	2101      	movs	r1, #1
 8002dce:	4091      	lsls	r1, r2
 8002dd0:	000a      	movs	r2, r1
 8002dd2:	601a      	str	r2, [r3, #0]
  }
}
 8002dd4:	46c0      	nop			; (mov r8, r8)
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	b002      	add	sp, #8
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	e000e100 	.word	0xe000e100

08002de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002de0:	b590      	push	{r4, r7, lr}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	0002      	movs	r2, r0
 8002de8:	6039      	str	r1, [r7, #0]
 8002dea:	1dfb      	adds	r3, r7, #7
 8002dec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002dee:	1dfb      	adds	r3, r7, #7
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	2b7f      	cmp	r3, #127	; 0x7f
 8002df4:	d828      	bhi.n	8002e48 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002df6:	4a2f      	ldr	r2, [pc, #188]	; (8002eb4 <__NVIC_SetPriority+0xd4>)
 8002df8:	1dfb      	adds	r3, r7, #7
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	b25b      	sxtb	r3, r3
 8002dfe:	089b      	lsrs	r3, r3, #2
 8002e00:	33c0      	adds	r3, #192	; 0xc0
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	589b      	ldr	r3, [r3, r2]
 8002e06:	1dfa      	adds	r2, r7, #7
 8002e08:	7812      	ldrb	r2, [r2, #0]
 8002e0a:	0011      	movs	r1, r2
 8002e0c:	2203      	movs	r2, #3
 8002e0e:	400a      	ands	r2, r1
 8002e10:	00d2      	lsls	r2, r2, #3
 8002e12:	21ff      	movs	r1, #255	; 0xff
 8002e14:	4091      	lsls	r1, r2
 8002e16:	000a      	movs	r2, r1
 8002e18:	43d2      	mvns	r2, r2
 8002e1a:	401a      	ands	r2, r3
 8002e1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	019b      	lsls	r3, r3, #6
 8002e22:	22ff      	movs	r2, #255	; 0xff
 8002e24:	401a      	ands	r2, r3
 8002e26:	1dfb      	adds	r3, r7, #7
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	4003      	ands	r3, r0
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e34:	481f      	ldr	r0, [pc, #124]	; (8002eb4 <__NVIC_SetPriority+0xd4>)
 8002e36:	1dfb      	adds	r3, r7, #7
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	b25b      	sxtb	r3, r3
 8002e3c:	089b      	lsrs	r3, r3, #2
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	33c0      	adds	r3, #192	; 0xc0
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002e46:	e031      	b.n	8002eac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e48:	4a1b      	ldr	r2, [pc, #108]	; (8002eb8 <__NVIC_SetPriority+0xd8>)
 8002e4a:	1dfb      	adds	r3, r7, #7
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	0019      	movs	r1, r3
 8002e50:	230f      	movs	r3, #15
 8002e52:	400b      	ands	r3, r1
 8002e54:	3b08      	subs	r3, #8
 8002e56:	089b      	lsrs	r3, r3, #2
 8002e58:	3306      	adds	r3, #6
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	18d3      	adds	r3, r2, r3
 8002e5e:	3304      	adds	r3, #4
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	1dfa      	adds	r2, r7, #7
 8002e64:	7812      	ldrb	r2, [r2, #0]
 8002e66:	0011      	movs	r1, r2
 8002e68:	2203      	movs	r2, #3
 8002e6a:	400a      	ands	r2, r1
 8002e6c:	00d2      	lsls	r2, r2, #3
 8002e6e:	21ff      	movs	r1, #255	; 0xff
 8002e70:	4091      	lsls	r1, r2
 8002e72:	000a      	movs	r2, r1
 8002e74:	43d2      	mvns	r2, r2
 8002e76:	401a      	ands	r2, r3
 8002e78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	019b      	lsls	r3, r3, #6
 8002e7e:	22ff      	movs	r2, #255	; 0xff
 8002e80:	401a      	ands	r2, r3
 8002e82:	1dfb      	adds	r3, r7, #7
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	0018      	movs	r0, r3
 8002e88:	2303      	movs	r3, #3
 8002e8a:	4003      	ands	r3, r0
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002e90:	4809      	ldr	r0, [pc, #36]	; (8002eb8 <__NVIC_SetPriority+0xd8>)
 8002e92:	1dfb      	adds	r3, r7, #7
 8002e94:	781b      	ldrb	r3, [r3, #0]
 8002e96:	001c      	movs	r4, r3
 8002e98:	230f      	movs	r3, #15
 8002e9a:	4023      	ands	r3, r4
 8002e9c:	3b08      	subs	r3, #8
 8002e9e:	089b      	lsrs	r3, r3, #2
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	3306      	adds	r3, #6
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	18c3      	adds	r3, r0, r3
 8002ea8:	3304      	adds	r3, #4
 8002eaa:	601a      	str	r2, [r3, #0]
}
 8002eac:	46c0      	nop			; (mov r8, r8)
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b003      	add	sp, #12
 8002eb2:	bd90      	pop	{r4, r7, pc}
 8002eb4:	e000e100 	.word	0xe000e100
 8002eb8:	e000ed00 	.word	0xe000ed00

08002ebc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	1e5a      	subs	r2, r3, #1
 8002ec8:	2380      	movs	r3, #128	; 0x80
 8002eca:	045b      	lsls	r3, r3, #17
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d301      	bcc.n	8002ed4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e010      	b.n	8002ef6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ed4:	4b0a      	ldr	r3, [pc, #40]	; (8002f00 <SysTick_Config+0x44>)
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	3a01      	subs	r2, #1
 8002eda:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002edc:	2301      	movs	r3, #1
 8002ede:	425b      	negs	r3, r3
 8002ee0:	2103      	movs	r1, #3
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f7ff ff7c 	bl	8002de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ee8:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <SysTick_Config+0x44>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002eee:	4b04      	ldr	r3, [pc, #16]	; (8002f00 <SysTick_Config+0x44>)
 8002ef0:	2207      	movs	r2, #7
 8002ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	0018      	movs	r0, r3
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	b002      	add	sp, #8
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	46c0      	nop			; (mov r8, r8)
 8002f00:	e000e010 	.word	0xe000e010

08002f04 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	607a      	str	r2, [r7, #4]
 8002f0e:	210f      	movs	r1, #15
 8002f10:	187b      	adds	r3, r7, r1
 8002f12:	1c02      	adds	r2, r0, #0
 8002f14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	b25b      	sxtb	r3, r3
 8002f1e:	0011      	movs	r1, r2
 8002f20:	0018      	movs	r0, r3
 8002f22:	f7ff ff5d 	bl	8002de0 <__NVIC_SetPriority>
}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b004      	add	sp, #16
 8002f2c:	bd80      	pop	{r7, pc}

08002f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f2e:	b580      	push	{r7, lr}
 8002f30:	b082      	sub	sp, #8
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	0002      	movs	r2, r0
 8002f36:	1dfb      	adds	r3, r7, #7
 8002f38:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f3a:	1dfb      	adds	r3, r7, #7
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	b25b      	sxtb	r3, r3
 8002f40:	0018      	movs	r0, r3
 8002f42:	f7ff ff33 	bl	8002dac <__NVIC_EnableIRQ>
}
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	b002      	add	sp, #8
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b082      	sub	sp, #8
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f7ff ffaf 	bl	8002ebc <SysTick_Config>
 8002f5e:	0003      	movs	r3, r0
}
 8002f60:	0018      	movs	r0, r3
 8002f62:	46bd      	mov	sp, r7
 8002f64:	b002      	add	sp, #8
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b086      	sub	sp, #24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f72:	2300      	movs	r3, #0
 8002f74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f76:	e14f      	b.n	8003218 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2101      	movs	r1, #1
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	4091      	lsls	r1, r2
 8002f82:	000a      	movs	r2, r1
 8002f84:	4013      	ands	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d100      	bne.n	8002f90 <HAL_GPIO_Init+0x28>
 8002f8e:	e140      	b.n	8003212 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	2203      	movs	r2, #3
 8002f96:	4013      	ands	r3, r2
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d005      	beq.n	8002fa8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	2203      	movs	r2, #3
 8002fa2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d130      	bne.n	800300a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	2203      	movs	r2, #3
 8002fb4:	409a      	lsls	r2, r3
 8002fb6:	0013      	movs	r3, r2
 8002fb8:	43da      	mvns	r2, r3
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	68da      	ldr	r2, [r3, #12]
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	409a      	lsls	r2, r3
 8002fca:	0013      	movs	r3, r2
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fde:	2201      	movs	r2, #1
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	409a      	lsls	r2, r3
 8002fe4:	0013      	movs	r3, r2
 8002fe6:	43da      	mvns	r2, r3
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	4013      	ands	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	091b      	lsrs	r3, r3, #4
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	401a      	ands	r2, r3
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	409a      	lsls	r2, r3
 8002ffc:	0013      	movs	r3, r2
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2203      	movs	r2, #3
 8003010:	4013      	ands	r3, r2
 8003012:	2b03      	cmp	r3, #3
 8003014:	d017      	beq.n	8003046 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	2203      	movs	r2, #3
 8003022:	409a      	lsls	r2, r3
 8003024:	0013      	movs	r3, r2
 8003026:	43da      	mvns	r2, r3
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4013      	ands	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	409a      	lsls	r2, r3
 8003038:	0013      	movs	r3, r2
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	4313      	orrs	r3, r2
 800303e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	693a      	ldr	r2, [r7, #16]
 8003044:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	2203      	movs	r2, #3
 800304c:	4013      	ands	r3, r2
 800304e:	2b02      	cmp	r3, #2
 8003050:	d123      	bne.n	800309a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	08da      	lsrs	r2, r3, #3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	3208      	adds	r2, #8
 800305a:	0092      	lsls	r2, r2, #2
 800305c:	58d3      	ldr	r3, [r2, r3]
 800305e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	2207      	movs	r2, #7
 8003064:	4013      	ands	r3, r2
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	220f      	movs	r2, #15
 800306a:	409a      	lsls	r2, r3
 800306c:	0013      	movs	r3, r2
 800306e:	43da      	mvns	r2, r3
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4013      	ands	r3, r2
 8003074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	691a      	ldr	r2, [r3, #16]
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	2107      	movs	r1, #7
 800307e:	400b      	ands	r3, r1
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	409a      	lsls	r2, r3
 8003084:	0013      	movs	r3, r2
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	4313      	orrs	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	08da      	lsrs	r2, r3, #3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3208      	adds	r2, #8
 8003094:	0092      	lsls	r2, r2, #2
 8003096:	6939      	ldr	r1, [r7, #16]
 8003098:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	2203      	movs	r2, #3
 80030a6:	409a      	lsls	r2, r3
 80030a8:	0013      	movs	r3, r2
 80030aa:	43da      	mvns	r2, r3
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	4013      	ands	r3, r2
 80030b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2203      	movs	r2, #3
 80030b8:	401a      	ands	r2, r3
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	409a      	lsls	r2, r3
 80030c0:	0013      	movs	r3, r2
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	23c0      	movs	r3, #192	; 0xc0
 80030d4:	029b      	lsls	r3, r3, #10
 80030d6:	4013      	ands	r3, r2
 80030d8:	d100      	bne.n	80030dc <HAL_GPIO_Init+0x174>
 80030da:	e09a      	b.n	8003212 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030dc:	4b54      	ldr	r3, [pc, #336]	; (8003230 <HAL_GPIO_Init+0x2c8>)
 80030de:	699a      	ldr	r2, [r3, #24]
 80030e0:	4b53      	ldr	r3, [pc, #332]	; (8003230 <HAL_GPIO_Init+0x2c8>)
 80030e2:	2101      	movs	r1, #1
 80030e4:	430a      	orrs	r2, r1
 80030e6:	619a      	str	r2, [r3, #24]
 80030e8:	4b51      	ldr	r3, [pc, #324]	; (8003230 <HAL_GPIO_Init+0x2c8>)
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	2201      	movs	r2, #1
 80030ee:	4013      	ands	r3, r2
 80030f0:	60bb      	str	r3, [r7, #8]
 80030f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80030f4:	4a4f      	ldr	r2, [pc, #316]	; (8003234 <HAL_GPIO_Init+0x2cc>)
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	089b      	lsrs	r3, r3, #2
 80030fa:	3302      	adds	r3, #2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	589b      	ldr	r3, [r3, r2]
 8003100:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	2203      	movs	r2, #3
 8003106:	4013      	ands	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	220f      	movs	r2, #15
 800310c:	409a      	lsls	r2, r3
 800310e:	0013      	movs	r3, r2
 8003110:	43da      	mvns	r2, r3
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	4013      	ands	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003118:	687a      	ldr	r2, [r7, #4]
 800311a:	2390      	movs	r3, #144	; 0x90
 800311c:	05db      	lsls	r3, r3, #23
 800311e:	429a      	cmp	r2, r3
 8003120:	d013      	beq.n	800314a <HAL_GPIO_Init+0x1e2>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a44      	ldr	r2, [pc, #272]	; (8003238 <HAL_GPIO_Init+0x2d0>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d00d      	beq.n	8003146 <HAL_GPIO_Init+0x1de>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a43      	ldr	r2, [pc, #268]	; (800323c <HAL_GPIO_Init+0x2d4>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d007      	beq.n	8003142 <HAL_GPIO_Init+0x1da>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a42      	ldr	r2, [pc, #264]	; (8003240 <HAL_GPIO_Init+0x2d8>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <HAL_GPIO_Init+0x1d6>
 800313a:	2303      	movs	r3, #3
 800313c:	e006      	b.n	800314c <HAL_GPIO_Init+0x1e4>
 800313e:	2305      	movs	r3, #5
 8003140:	e004      	b.n	800314c <HAL_GPIO_Init+0x1e4>
 8003142:	2302      	movs	r3, #2
 8003144:	e002      	b.n	800314c <HAL_GPIO_Init+0x1e4>
 8003146:	2301      	movs	r3, #1
 8003148:	e000      	b.n	800314c <HAL_GPIO_Init+0x1e4>
 800314a:	2300      	movs	r3, #0
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	2103      	movs	r1, #3
 8003150:	400a      	ands	r2, r1
 8003152:	0092      	lsls	r2, r2, #2
 8003154:	4093      	lsls	r3, r2
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800315c:	4935      	ldr	r1, [pc, #212]	; (8003234 <HAL_GPIO_Init+0x2cc>)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	089b      	lsrs	r3, r3, #2
 8003162:	3302      	adds	r3, #2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800316a:	4b36      	ldr	r3, [pc, #216]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	43da      	mvns	r2, r3
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	4013      	ands	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	2380      	movs	r3, #128	; 0x80
 8003180:	025b      	lsls	r3, r3, #9
 8003182:	4013      	ands	r3, r2
 8003184:	d003      	beq.n	800318e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800318e:	4b2d      	ldr	r3, [pc, #180]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003194:	4b2b      	ldr	r3, [pc, #172]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	43da      	mvns	r2, r3
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	4013      	ands	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	2380      	movs	r3, #128	; 0x80
 80031aa:	029b      	lsls	r3, r3, #10
 80031ac:	4013      	ands	r3, r2
 80031ae:	d003      	beq.n	80031b8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80031b8:	4b22      	ldr	r3, [pc, #136]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031be:	4b21      	ldr	r3, [pc, #132]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	43da      	mvns	r2, r3
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685a      	ldr	r2, [r3, #4]
 80031d2:	2380      	movs	r3, #128	; 0x80
 80031d4:	035b      	lsls	r3, r3, #13
 80031d6:	4013      	ands	r3, r2
 80031d8:	d003      	beq.n	80031e2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4313      	orrs	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80031e2:	4b18      	ldr	r3, [pc, #96]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80031e8:	4b16      	ldr	r3, [pc, #88]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	43da      	mvns	r2, r3
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	4013      	ands	r3, r2
 80031f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	2380      	movs	r3, #128	; 0x80
 80031fe:	039b      	lsls	r3, r3, #14
 8003200:	4013      	ands	r3, r2
 8003202:	d003      	beq.n	800320c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800320c:	4b0d      	ldr	r3, [pc, #52]	; (8003244 <HAL_GPIO_Init+0x2dc>)
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	3301      	adds	r3, #1
 8003216:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	40da      	lsrs	r2, r3
 8003220:	1e13      	subs	r3, r2, #0
 8003222:	d000      	beq.n	8003226 <HAL_GPIO_Init+0x2be>
 8003224:	e6a8      	b.n	8002f78 <HAL_GPIO_Init+0x10>
  } 
}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	46c0      	nop			; (mov r8, r8)
 800322a:	46bd      	mov	sp, r7
 800322c:	b006      	add	sp, #24
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40021000 	.word	0x40021000
 8003234:	40010000 	.word	0x40010000
 8003238:	48000400 	.word	0x48000400
 800323c:	48000800 	.word	0x48000800
 8003240:	48000c00 	.word	0x48000c00
 8003244:	40010400 	.word	0x40010400

08003248 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	0002      	movs	r2, r0
 8003250:	1dbb      	adds	r3, r7, #6
 8003252:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003254:	4b09      	ldr	r3, [pc, #36]	; (800327c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	1dba      	adds	r2, r7, #6
 800325a:	8812      	ldrh	r2, [r2, #0]
 800325c:	4013      	ands	r3, r2
 800325e:	d008      	beq.n	8003272 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003260:	4b06      	ldr	r3, [pc, #24]	; (800327c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003262:	1dba      	adds	r2, r7, #6
 8003264:	8812      	ldrh	r2, [r2, #0]
 8003266:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003268:	1dbb      	adds	r3, r7, #6
 800326a:	881b      	ldrh	r3, [r3, #0]
 800326c:	0018      	movs	r0, r3
 800326e:	f7ff fbd1 	bl	8002a14 <HAL_GPIO_EXTI_Callback>
  }
}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	46bd      	mov	sp, r7
 8003276:	b002      	add	sp, #8
 8003278:	bd80      	pop	{r7, pc}
 800327a:	46c0      	nop			; (mov r8, r8)
 800327c:	40010400 	.word	0x40010400

08003280 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e082      	b.n	8003398 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2241      	movs	r2, #65	; 0x41
 8003296:	5c9b      	ldrb	r3, [r3, r2]
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d107      	bne.n	80032ae <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2240      	movs	r2, #64	; 0x40
 80032a2:	2100      	movs	r1, #0
 80032a4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff fbe7 	bl	8002a7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2241      	movs	r2, #65	; 0x41
 80032b2:	2124      	movs	r1, #36	; 0x24
 80032b4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	2101      	movs	r1, #1
 80032c2:	438a      	bics	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685a      	ldr	r2, [r3, #4]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4934      	ldr	r1, [pc, #208]	; (80033a0 <HAL_I2C_Init+0x120>)
 80032d0:	400a      	ands	r2, r1
 80032d2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689a      	ldr	r2, [r3, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4931      	ldr	r1, [pc, #196]	; (80033a4 <HAL_I2C_Init+0x124>)
 80032e0:	400a      	ands	r2, r1
 80032e2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d108      	bne.n	80032fe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2180      	movs	r1, #128	; 0x80
 80032f6:	0209      	lsls	r1, r1, #8
 80032f8:	430a      	orrs	r2, r1
 80032fa:	609a      	str	r2, [r3, #8]
 80032fc:	e007      	b.n	800330e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2184      	movs	r1, #132	; 0x84
 8003308:	0209      	lsls	r1, r1, #8
 800330a:	430a      	orrs	r2, r1
 800330c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d104      	bne.n	8003320 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2280      	movs	r2, #128	; 0x80
 800331c:	0112      	lsls	r2, r2, #4
 800331e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	491f      	ldr	r1, [pc, #124]	; (80033a8 <HAL_I2C_Init+0x128>)
 800332c:	430a      	orrs	r2, r1
 800332e:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	68da      	ldr	r2, [r3, #12]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	491a      	ldr	r1, [pc, #104]	; (80033a4 <HAL_I2C_Init+0x124>)
 800333c:	400a      	ands	r2, r1
 800333e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691a      	ldr	r2, [r3, #16]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	431a      	orrs	r2, r3
 800334a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	699b      	ldr	r3, [r3, #24]
 8003350:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69d9      	ldr	r1, [r3, #28]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1a      	ldr	r2, [r3, #32]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	2101      	movs	r1, #1
 8003376:	430a      	orrs	r2, r1
 8003378:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2241      	movs	r2, #65	; 0x41
 8003384:	2120      	movs	r1, #32
 8003386:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2242      	movs	r2, #66	; 0x42
 8003392:	2100      	movs	r1, #0
 8003394:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	0018      	movs	r0, r3
 800339a:	46bd      	mov	sp, r7
 800339c:	b002      	add	sp, #8
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	f0ffffff 	.word	0xf0ffffff
 80033a4:	ffff7fff 	.word	0xffff7fff
 80033a8:	02008000 	.word	0x02008000

080033ac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80033ac:	b590      	push	{r4, r7, lr}
 80033ae:	b089      	sub	sp, #36	; 0x24
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	0008      	movs	r0, r1
 80033b6:	607a      	str	r2, [r7, #4]
 80033b8:	0019      	movs	r1, r3
 80033ba:	230a      	movs	r3, #10
 80033bc:	18fb      	adds	r3, r7, r3
 80033be:	1c02      	adds	r2, r0, #0
 80033c0:	801a      	strh	r2, [r3, #0]
 80033c2:	2308      	movs	r3, #8
 80033c4:	18fb      	adds	r3, r7, r3
 80033c6:	1c0a      	adds	r2, r1, #0
 80033c8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2241      	movs	r2, #65	; 0x41
 80033ce:	5c9b      	ldrb	r3, [r3, r2]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b20      	cmp	r3, #32
 80033d4:	d000      	beq.n	80033d8 <HAL_I2C_Master_Transmit+0x2c>
 80033d6:	e0e7      	b.n	80035a8 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2240      	movs	r2, #64	; 0x40
 80033dc:	5c9b      	ldrb	r3, [r3, r2]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d101      	bne.n	80033e6 <HAL_I2C_Master_Transmit+0x3a>
 80033e2:	2302      	movs	r3, #2
 80033e4:	e0e1      	b.n	80035aa <HAL_I2C_Master_Transmit+0x1fe>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2240      	movs	r2, #64	; 0x40
 80033ea:	2101      	movs	r1, #1
 80033ec:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033ee:	f7ff fcaf 	bl	8002d50 <HAL_GetTick>
 80033f2:	0003      	movs	r3, r0
 80033f4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033f6:	2380      	movs	r3, #128	; 0x80
 80033f8:	0219      	lsls	r1, r3, #8
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	2319      	movs	r3, #25
 8003402:	2201      	movs	r2, #1
 8003404:	f000 fb9a 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 8003408:	1e03      	subs	r3, r0, #0
 800340a:	d001      	beq.n	8003410 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e0cc      	b.n	80035aa <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2241      	movs	r2, #65	; 0x41
 8003414:	2121      	movs	r1, #33	; 0x21
 8003416:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2242      	movs	r2, #66	; 0x42
 800341c:	2110      	movs	r1, #16
 800341e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2208      	movs	r2, #8
 8003430:	18ba      	adds	r2, r7, r2
 8003432:	8812      	ldrh	r2, [r2, #0]
 8003434:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003440:	b29b      	uxth	r3, r3
 8003442:	2bff      	cmp	r3, #255	; 0xff
 8003444:	d911      	bls.n	800346a <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	22ff      	movs	r2, #255	; 0xff
 800344a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003450:	b2da      	uxtb	r2, r3
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	045c      	lsls	r4, r3, #17
 8003456:	230a      	movs	r3, #10
 8003458:	18fb      	adds	r3, r7, r3
 800345a:	8819      	ldrh	r1, [r3, #0]
 800345c:	68f8      	ldr	r0, [r7, #12]
 800345e:	4b55      	ldr	r3, [pc, #340]	; (80035b4 <HAL_I2C_Master_Transmit+0x208>)
 8003460:	9300      	str	r3, [sp, #0]
 8003462:	0023      	movs	r3, r4
 8003464:	f000 fd0a 	bl	8003e7c <I2C_TransferConfig>
 8003468:	e075      	b.n	8003556 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003478:	b2da      	uxtb	r2, r3
 800347a:	2380      	movs	r3, #128	; 0x80
 800347c:	049c      	lsls	r4, r3, #18
 800347e:	230a      	movs	r3, #10
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	8819      	ldrh	r1, [r3, #0]
 8003484:	68f8      	ldr	r0, [r7, #12]
 8003486:	4b4b      	ldr	r3, [pc, #300]	; (80035b4 <HAL_I2C_Master_Transmit+0x208>)
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	0023      	movs	r3, r4
 800348c:	f000 fcf6 	bl	8003e7c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003490:	e061      	b.n	8003556 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003492:	697a      	ldr	r2, [r7, #20]
 8003494:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	0018      	movs	r0, r3
 800349a:	f000 fb8e 	bl	8003bba <I2C_WaitOnTXISFlagUntilTimeout>
 800349e:	1e03      	subs	r3, r0, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e081      	b.n	80035aa <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	781a      	ldrb	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b6:	1c5a      	adds	r2, r3, #1
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	3b01      	subs	r3, #1
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ce:	3b01      	subs	r3, #1
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034da:	b29b      	uxth	r3, r3
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d03a      	beq.n	8003556 <HAL_I2C_Master_Transmit+0x1aa>
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d136      	bne.n	8003556 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	0013      	movs	r3, r2
 80034f2:	2200      	movs	r2, #0
 80034f4:	2180      	movs	r1, #128	; 0x80
 80034f6:	f000 fb21 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 80034fa:	1e03      	subs	r3, r0, #0
 80034fc:	d001      	beq.n	8003502 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e053      	b.n	80035aa <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003506:	b29b      	uxth	r3, r3
 8003508:	2bff      	cmp	r3, #255	; 0xff
 800350a:	d911      	bls.n	8003530 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	22ff      	movs	r2, #255	; 0xff
 8003510:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003516:	b2da      	uxtb	r2, r3
 8003518:	2380      	movs	r3, #128	; 0x80
 800351a:	045c      	lsls	r4, r3, #17
 800351c:	230a      	movs	r3, #10
 800351e:	18fb      	adds	r3, r7, r3
 8003520:	8819      	ldrh	r1, [r3, #0]
 8003522:	68f8      	ldr	r0, [r7, #12]
 8003524:	2300      	movs	r3, #0
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	0023      	movs	r3, r4
 800352a:	f000 fca7 	bl	8003e7c <I2C_TransferConfig>
 800352e:	e012      	b.n	8003556 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003534:	b29a      	uxth	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353e:	b2da      	uxtb	r2, r3
 8003540:	2380      	movs	r3, #128	; 0x80
 8003542:	049c      	lsls	r4, r3, #18
 8003544:	230a      	movs	r3, #10
 8003546:	18fb      	adds	r3, r7, r3
 8003548:	8819      	ldrh	r1, [r3, #0]
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	2300      	movs	r3, #0
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	0023      	movs	r3, r4
 8003552:	f000 fc93 	bl	8003e7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355a:	b29b      	uxth	r3, r3
 800355c:	2b00      	cmp	r3, #0
 800355e:	d198      	bne.n	8003492 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003560:	697a      	ldr	r2, [r7, #20]
 8003562:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	0018      	movs	r0, r3
 8003568:	f000 fb66 	bl	8003c38 <I2C_WaitOnSTOPFlagUntilTimeout>
 800356c:	1e03      	subs	r3, r0, #0
 800356e:	d001      	beq.n	8003574 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e01a      	b.n	80035aa <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2220      	movs	r2, #32
 800357a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	490c      	ldr	r1, [pc, #48]	; (80035b8 <HAL_I2C_Master_Transmit+0x20c>)
 8003588:	400a      	ands	r2, r1
 800358a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2241      	movs	r2, #65	; 0x41
 8003590:	2120      	movs	r1, #32
 8003592:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2242      	movs	r2, #66	; 0x42
 8003598:	2100      	movs	r1, #0
 800359a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2240      	movs	r2, #64	; 0x40
 80035a0:	2100      	movs	r1, #0
 80035a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80035a4:	2300      	movs	r3, #0
 80035a6:	e000      	b.n	80035aa <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80035a8:	2302      	movs	r3, #2
  }
}
 80035aa:	0018      	movs	r0, r3
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b007      	add	sp, #28
 80035b0:	bd90      	pop	{r4, r7, pc}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	80002000 	.word	0x80002000
 80035b8:	fe00e800 	.word	0xfe00e800

080035bc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80035bc:	b590      	push	{r4, r7, lr}
 80035be:	b089      	sub	sp, #36	; 0x24
 80035c0:	af02      	add	r7, sp, #8
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	0008      	movs	r0, r1
 80035c6:	607a      	str	r2, [r7, #4]
 80035c8:	0019      	movs	r1, r3
 80035ca:	230a      	movs	r3, #10
 80035cc:	18fb      	adds	r3, r7, r3
 80035ce:	1c02      	adds	r2, r0, #0
 80035d0:	801a      	strh	r2, [r3, #0]
 80035d2:	2308      	movs	r3, #8
 80035d4:	18fb      	adds	r3, r7, r3
 80035d6:	1c0a      	adds	r2, r1, #0
 80035d8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2241      	movs	r2, #65	; 0x41
 80035de:	5c9b      	ldrb	r3, [r3, r2]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b20      	cmp	r3, #32
 80035e4:	d000      	beq.n	80035e8 <HAL_I2C_Master_Receive+0x2c>
 80035e6:	e0e8      	b.n	80037ba <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2240      	movs	r2, #64	; 0x40
 80035ec:	5c9b      	ldrb	r3, [r3, r2]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d101      	bne.n	80035f6 <HAL_I2C_Master_Receive+0x3a>
 80035f2:	2302      	movs	r3, #2
 80035f4:	e0e2      	b.n	80037bc <HAL_I2C_Master_Receive+0x200>
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2240      	movs	r2, #64	; 0x40
 80035fa:	2101      	movs	r1, #1
 80035fc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035fe:	f7ff fba7 	bl	8002d50 <HAL_GetTick>
 8003602:	0003      	movs	r3, r0
 8003604:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	0219      	lsls	r1, r3, #8
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	9300      	str	r3, [sp, #0]
 8003610:	2319      	movs	r3, #25
 8003612:	2201      	movs	r2, #1
 8003614:	f000 fa92 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 8003618:	1e03      	subs	r3, r0, #0
 800361a:	d001      	beq.n	8003620 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e0cd      	b.n	80037bc <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2241      	movs	r2, #65	; 0x41
 8003624:	2122      	movs	r1, #34	; 0x22
 8003626:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2242      	movs	r2, #66	; 0x42
 800362c:	2110      	movs	r1, #16
 800362e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2208      	movs	r2, #8
 8003640:	18ba      	adds	r2, r7, r2
 8003642:	8812      	ldrh	r2, [r2, #0]
 8003644:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003650:	b29b      	uxth	r3, r3
 8003652:	2bff      	cmp	r3, #255	; 0xff
 8003654:	d911      	bls.n	800367a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	22ff      	movs	r2, #255	; 0xff
 800365a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003660:	b2da      	uxtb	r2, r3
 8003662:	2380      	movs	r3, #128	; 0x80
 8003664:	045c      	lsls	r4, r3, #17
 8003666:	230a      	movs	r3, #10
 8003668:	18fb      	adds	r3, r7, r3
 800366a:	8819      	ldrh	r1, [r3, #0]
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	4b55      	ldr	r3, [pc, #340]	; (80037c4 <HAL_I2C_Master_Receive+0x208>)
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	0023      	movs	r3, r4
 8003674:	f000 fc02 	bl	8003e7c <I2C_TransferConfig>
 8003678:	e076      	b.n	8003768 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003688:	b2da      	uxtb	r2, r3
 800368a:	2380      	movs	r3, #128	; 0x80
 800368c:	049c      	lsls	r4, r3, #18
 800368e:	230a      	movs	r3, #10
 8003690:	18fb      	adds	r3, r7, r3
 8003692:	8819      	ldrh	r1, [r3, #0]
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	4b4b      	ldr	r3, [pc, #300]	; (80037c4 <HAL_I2C_Master_Receive+0x208>)
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	0023      	movs	r3, r4
 800369c:	f000 fbee 	bl	8003e7c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80036a0:	e062      	b.n	8003768 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	0018      	movs	r0, r3
 80036aa:	f000 fb01 	bl	8003cb0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80036ae:	1e03      	subs	r3, r0, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e082      	b.n	80037bc <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c0:	b2d2      	uxtb	r2, r2
 80036c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	1c5a      	adds	r2, r3, #1
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036de:	b29b      	uxth	r3, r3
 80036e0:	3b01      	subs	r3, #1
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d03a      	beq.n	8003768 <HAL_I2C_Master_Receive+0x1ac>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d136      	bne.n	8003768 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	9300      	str	r3, [sp, #0]
 8003702:	0013      	movs	r3, r2
 8003704:	2200      	movs	r2, #0
 8003706:	2180      	movs	r1, #128	; 0x80
 8003708:	f000 fa18 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 800370c:	1e03      	subs	r3, r0, #0
 800370e:	d001      	beq.n	8003714 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e053      	b.n	80037bc <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003718:	b29b      	uxth	r3, r3
 800371a:	2bff      	cmp	r3, #255	; 0xff
 800371c:	d911      	bls.n	8003742 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	22ff      	movs	r2, #255	; 0xff
 8003722:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003728:	b2da      	uxtb	r2, r3
 800372a:	2380      	movs	r3, #128	; 0x80
 800372c:	045c      	lsls	r4, r3, #17
 800372e:	230a      	movs	r3, #10
 8003730:	18fb      	adds	r3, r7, r3
 8003732:	8819      	ldrh	r1, [r3, #0]
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	2300      	movs	r3, #0
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	0023      	movs	r3, r4
 800373c:	f000 fb9e 	bl	8003e7c <I2C_TransferConfig>
 8003740:	e012      	b.n	8003768 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003746:	b29a      	uxth	r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003750:	b2da      	uxtb	r2, r3
 8003752:	2380      	movs	r3, #128	; 0x80
 8003754:	049c      	lsls	r4, r3, #18
 8003756:	230a      	movs	r3, #10
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	8819      	ldrh	r1, [r3, #0]
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	2300      	movs	r3, #0
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	0023      	movs	r3, r4
 8003764:	f000 fb8a 	bl	8003e7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d197      	bne.n	80036a2 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003772:	697a      	ldr	r2, [r7, #20]
 8003774:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	0018      	movs	r0, r3
 800377a:	f000 fa5d 	bl	8003c38 <I2C_WaitOnSTOPFlagUntilTimeout>
 800377e:	1e03      	subs	r3, r0, #0
 8003780:	d001      	beq.n	8003786 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e01a      	b.n	80037bc <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2220      	movs	r2, #32
 800378c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	490b      	ldr	r1, [pc, #44]	; (80037c8 <HAL_I2C_Master_Receive+0x20c>)
 800379a:	400a      	ands	r2, r1
 800379c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2241      	movs	r2, #65	; 0x41
 80037a2:	2120      	movs	r1, #32
 80037a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2242      	movs	r2, #66	; 0x42
 80037aa:	2100      	movs	r1, #0
 80037ac:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2240      	movs	r2, #64	; 0x40
 80037b2:	2100      	movs	r1, #0
 80037b4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	e000      	b.n	80037bc <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80037ba:	2302      	movs	r3, #2
  }
}
 80037bc:	0018      	movs	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	b007      	add	sp, #28
 80037c2:	bd90      	pop	{r4, r7, pc}
 80037c4:	80002400 	.word	0x80002400
 80037c8:	fe00e800 	.word	0xfe00e800

080037cc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037cc:	b590      	push	{r4, r7, lr}
 80037ce:	b089      	sub	sp, #36	; 0x24
 80037d0:	af02      	add	r7, sp, #8
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	000c      	movs	r4, r1
 80037d6:	0010      	movs	r0, r2
 80037d8:	0019      	movs	r1, r3
 80037da:	230a      	movs	r3, #10
 80037dc:	18fb      	adds	r3, r7, r3
 80037de:	1c22      	adds	r2, r4, #0
 80037e0:	801a      	strh	r2, [r3, #0]
 80037e2:	2308      	movs	r3, #8
 80037e4:	18fb      	adds	r3, r7, r3
 80037e6:	1c02      	adds	r2, r0, #0
 80037e8:	801a      	strh	r2, [r3, #0]
 80037ea:	1dbb      	adds	r3, r7, #6
 80037ec:	1c0a      	adds	r2, r1, #0
 80037ee:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2241      	movs	r2, #65	; 0x41
 80037f4:	5c9b      	ldrb	r3, [r3, r2]
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b20      	cmp	r3, #32
 80037fa:	d000      	beq.n	80037fe <HAL_I2C_Mem_Read+0x32>
 80037fc:	e110      	b.n	8003a20 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80037fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003800:	2b00      	cmp	r3, #0
 8003802:	d004      	beq.n	800380e <HAL_I2C_Mem_Read+0x42>
 8003804:	232c      	movs	r3, #44	; 0x2c
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	881b      	ldrh	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d105      	bne.n	800381a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2280      	movs	r2, #128	; 0x80
 8003812:	0092      	lsls	r2, r2, #2
 8003814:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e103      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2240      	movs	r2, #64	; 0x40
 800381e:	5c9b      	ldrb	r3, [r3, r2]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d101      	bne.n	8003828 <HAL_I2C_Mem_Read+0x5c>
 8003824:	2302      	movs	r3, #2
 8003826:	e0fc      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2240      	movs	r2, #64	; 0x40
 800382c:	2101      	movs	r1, #1
 800382e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003830:	f7ff fa8e 	bl	8002d50 <HAL_GetTick>
 8003834:	0003      	movs	r3, r0
 8003836:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	0219      	lsls	r1, r3, #8
 800383c:	68f8      	ldr	r0, [r7, #12]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	2319      	movs	r3, #25
 8003844:	2201      	movs	r2, #1
 8003846:	f000 f979 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 800384a:	1e03      	subs	r3, r0, #0
 800384c:	d001      	beq.n	8003852 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e0e7      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2241      	movs	r2, #65	; 0x41
 8003856:	2122      	movs	r1, #34	; 0x22
 8003858:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2242      	movs	r2, #66	; 0x42
 800385e:	2140      	movs	r1, #64	; 0x40
 8003860:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800386c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	222c      	movs	r2, #44	; 0x2c
 8003872:	18ba      	adds	r2, r7, r2
 8003874:	8812      	ldrh	r2, [r2, #0]
 8003876:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800387e:	1dbb      	adds	r3, r7, #6
 8003880:	881c      	ldrh	r4, [r3, #0]
 8003882:	2308      	movs	r3, #8
 8003884:	18fb      	adds	r3, r7, r3
 8003886:	881a      	ldrh	r2, [r3, #0]
 8003888:	230a      	movs	r3, #10
 800388a:	18fb      	adds	r3, r7, r3
 800388c:	8819      	ldrh	r1, [r3, #0]
 800388e:	68f8      	ldr	r0, [r7, #12]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	9301      	str	r3, [sp, #4]
 8003894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	0023      	movs	r3, r4
 800389a:	f000 f8cb 	bl	8003a34 <I2C_RequestMemoryRead>
 800389e:	1e03      	subs	r3, r0, #0
 80038a0:	d005      	beq.n	80038ae <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2240      	movs	r2, #64	; 0x40
 80038a6:	2100      	movs	r1, #0
 80038a8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e0b9      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2bff      	cmp	r3, #255	; 0xff
 80038b6:	d911      	bls.n	80038dc <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	22ff      	movs	r2, #255	; 0xff
 80038bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	2380      	movs	r3, #128	; 0x80
 80038c6:	045c      	lsls	r4, r3, #17
 80038c8:	230a      	movs	r3, #10
 80038ca:	18fb      	adds	r3, r7, r3
 80038cc:	8819      	ldrh	r1, [r3, #0]
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	4b56      	ldr	r3, [pc, #344]	; (8003a2c <HAL_I2C_Mem_Read+0x260>)
 80038d2:	9300      	str	r3, [sp, #0]
 80038d4:	0023      	movs	r3, r4
 80038d6:	f000 fad1 	bl	8003e7c <I2C_TransferConfig>
 80038da:	e012      	b.n	8003902 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	2380      	movs	r3, #128	; 0x80
 80038ee:	049c      	lsls	r4, r3, #18
 80038f0:	230a      	movs	r3, #10
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	8819      	ldrh	r1, [r3, #0]
 80038f6:	68f8      	ldr	r0, [r7, #12]
 80038f8:	4b4c      	ldr	r3, [pc, #304]	; (8003a2c <HAL_I2C_Mem_Read+0x260>)
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	0023      	movs	r3, r4
 80038fe:	f000 fabd 	bl	8003e7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003902:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	0013      	movs	r3, r2
 800390c:	2200      	movs	r2, #0
 800390e:	2104      	movs	r1, #4
 8003910:	f000 f914 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 8003914:	1e03      	subs	r3, r0, #0
 8003916:	d001      	beq.n	800391c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e082      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003926:	b2d2      	uxtb	r2, r2
 8003928:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	1c5a      	adds	r2, r3, #1
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003944:	b29b      	uxth	r3, r3
 8003946:	3b01      	subs	r3, #1
 8003948:	b29a      	uxth	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d03a      	beq.n	80039ce <HAL_I2C_Mem_Read+0x202>
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800395c:	2b00      	cmp	r3, #0
 800395e:	d136      	bne.n	80039ce <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003960:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	0013      	movs	r3, r2
 800396a:	2200      	movs	r2, #0
 800396c:	2180      	movs	r1, #128	; 0x80
 800396e:	f000 f8e5 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 8003972:	1e03      	subs	r3, r0, #0
 8003974:	d001      	beq.n	800397a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e053      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800397e:	b29b      	uxth	r3, r3
 8003980:	2bff      	cmp	r3, #255	; 0xff
 8003982:	d911      	bls.n	80039a8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	22ff      	movs	r2, #255	; 0xff
 8003988:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800398e:	b2da      	uxtb	r2, r3
 8003990:	2380      	movs	r3, #128	; 0x80
 8003992:	045c      	lsls	r4, r3, #17
 8003994:	230a      	movs	r3, #10
 8003996:	18fb      	adds	r3, r7, r3
 8003998:	8819      	ldrh	r1, [r3, #0]
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	2300      	movs	r3, #0
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	0023      	movs	r3, r4
 80039a2:	f000 fa6b 	bl	8003e7c <I2C_TransferConfig>
 80039a6:	e012      	b.n	80039ce <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	2380      	movs	r3, #128	; 0x80
 80039ba:	049c      	lsls	r4, r3, #18
 80039bc:	230a      	movs	r3, #10
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	8819      	ldrh	r1, [r3, #0]
 80039c2:	68f8      	ldr	r0, [r7, #12]
 80039c4:	2300      	movs	r3, #0
 80039c6:	9300      	str	r3, [sp, #0]
 80039c8:	0023      	movs	r3, r4
 80039ca:	f000 fa57 	bl	8003e7c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d194      	bne.n	8003902 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	0018      	movs	r0, r3
 80039e0:	f000 f92a 	bl	8003c38 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039e4:	1e03      	subs	r3, r0, #0
 80039e6:	d001      	beq.n	80039ec <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e01a      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2220      	movs	r2, #32
 80039f2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	490c      	ldr	r1, [pc, #48]	; (8003a30 <HAL_I2C_Mem_Read+0x264>)
 8003a00:	400a      	ands	r2, r1
 8003a02:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2241      	movs	r2, #65	; 0x41
 8003a08:	2120      	movs	r1, #32
 8003a0a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2242      	movs	r2, #66	; 0x42
 8003a10:	2100      	movs	r1, #0
 8003a12:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2240      	movs	r2, #64	; 0x40
 8003a18:	2100      	movs	r1, #0
 8003a1a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	e000      	b.n	8003a22 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
  }
}
 8003a22:	0018      	movs	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b007      	add	sp, #28
 8003a28:	bd90      	pop	{r4, r7, pc}
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	80002400 	.word	0x80002400
 8003a30:	fe00e800 	.word	0xfe00e800

08003a34 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003a34:	b5b0      	push	{r4, r5, r7, lr}
 8003a36:	b086      	sub	sp, #24
 8003a38:	af02      	add	r7, sp, #8
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	000c      	movs	r4, r1
 8003a3e:	0010      	movs	r0, r2
 8003a40:	0019      	movs	r1, r3
 8003a42:	250a      	movs	r5, #10
 8003a44:	197b      	adds	r3, r7, r5
 8003a46:	1c22      	adds	r2, r4, #0
 8003a48:	801a      	strh	r2, [r3, #0]
 8003a4a:	2308      	movs	r3, #8
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	1c02      	adds	r2, r0, #0
 8003a50:	801a      	strh	r2, [r3, #0]
 8003a52:	1dbb      	adds	r3, r7, #6
 8003a54:	1c0a      	adds	r2, r1, #0
 8003a56:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003a58:	1dbb      	adds	r3, r7, #6
 8003a5a:	881b      	ldrh	r3, [r3, #0]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	197b      	adds	r3, r7, r5
 8003a60:	8819      	ldrh	r1, [r3, #0]
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	4b23      	ldr	r3, [pc, #140]	; (8003af4 <I2C_RequestMemoryRead+0xc0>)
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f000 fa07 	bl	8003e7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a70:	6a39      	ldr	r1, [r7, #32]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	0018      	movs	r0, r3
 8003a76:	f000 f8a0 	bl	8003bba <I2C_WaitOnTXISFlagUntilTimeout>
 8003a7a:	1e03      	subs	r3, r0, #0
 8003a7c:	d001      	beq.n	8003a82 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e033      	b.n	8003aea <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a82:	1dbb      	adds	r3, r7, #6
 8003a84:	881b      	ldrh	r3, [r3, #0]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d107      	bne.n	8003a9a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003a8a:	2308      	movs	r3, #8
 8003a8c:	18fb      	adds	r3, r7, r3
 8003a8e:	881b      	ldrh	r3, [r3, #0]
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	629a      	str	r2, [r3, #40]	; 0x28
 8003a98:	e019      	b.n	8003ace <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003a9a:	2308      	movs	r3, #8
 8003a9c:	18fb      	adds	r3, r7, r3
 8003a9e:	881b      	ldrh	r3, [r3, #0]
 8003aa0:	0a1b      	lsrs	r3, r3, #8
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	b2da      	uxtb	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aae:	6a39      	ldr	r1, [r7, #32]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	f000 f881 	bl	8003bba <I2C_WaitOnTXISFlagUntilTimeout>
 8003ab8:	1e03      	subs	r3, r0, #0
 8003aba:	d001      	beq.n	8003ac0 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e014      	b.n	8003aea <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ac0:	2308      	movs	r3, #8
 8003ac2:	18fb      	adds	r3, r7, r3
 8003ac4:	881b      	ldrh	r3, [r3, #0]
 8003ac6:	b2da      	uxtb	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003ace:	6a3a      	ldr	r2, [r7, #32]
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad4:	9300      	str	r3, [sp, #0]
 8003ad6:	0013      	movs	r3, r2
 8003ad8:	2200      	movs	r2, #0
 8003ada:	2140      	movs	r1, #64	; 0x40
 8003adc:	f000 f82e 	bl	8003b3c <I2C_WaitOnFlagUntilTimeout>
 8003ae0:	1e03      	subs	r3, r0, #0
 8003ae2:	d001      	beq.n	8003ae8 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e000      	b.n	8003aea <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	0018      	movs	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	b004      	add	sp, #16
 8003af0:	bdb0      	pop	{r4, r5, r7, pc}
 8003af2:	46c0      	nop			; (mov r8, r8)
 8003af4:	80002000 	.word	0x80002000

08003af8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	2202      	movs	r2, #2
 8003b08:	4013      	ands	r3, r2
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d103      	bne.n	8003b16 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2200      	movs	r2, #0
 8003b14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	699b      	ldr	r3, [r3, #24]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d007      	beq.n	8003b34 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2101      	movs	r1, #1
 8003b30:	430a      	orrs	r2, r1
 8003b32:	619a      	str	r2, [r3, #24]
  }
}
 8003b34:	46c0      	nop			; (mov r8, r8)
 8003b36:	46bd      	mov	sp, r7
 8003b38:	b002      	add	sp, #8
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	603b      	str	r3, [r7, #0]
 8003b48:	1dfb      	adds	r3, r7, #7
 8003b4a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b4c:	e021      	b.n	8003b92 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	3301      	adds	r3, #1
 8003b52:	d01e      	beq.n	8003b92 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b54:	f7ff f8fc 	bl	8002d50 <HAL_GetTick>
 8003b58:	0002      	movs	r2, r0
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d302      	bcc.n	8003b6a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d113      	bne.n	8003b92 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6e:	2220      	movs	r2, #32
 8003b70:	431a      	orrs	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2241      	movs	r2, #65	; 0x41
 8003b7a:	2120      	movs	r1, #32
 8003b7c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2242      	movs	r2, #66	; 0x42
 8003b82:	2100      	movs	r1, #0
 8003b84:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2240      	movs	r2, #64	; 0x40
 8003b8a:	2100      	movs	r1, #0
 8003b8c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e00f      	b.n	8003bb2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	425a      	negs	r2, r3
 8003ba2:	4153      	adcs	r3, r2
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	001a      	movs	r2, r3
 8003ba8:	1dfb      	adds	r3, r7, #7
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d0ce      	beq.n	8003b4e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	b004      	add	sp, #16
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b084      	sub	sp, #16
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	60f8      	str	r0, [r7, #12]
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003bc6:	e02b      	b.n	8003c20 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	68b9      	ldr	r1, [r7, #8]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	0018      	movs	r0, r3
 8003bd0:	f000 f8da 	bl	8003d88 <I2C_IsAcknowledgeFailed>
 8003bd4:	1e03      	subs	r3, r0, #0
 8003bd6:	d001      	beq.n	8003bdc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e029      	b.n	8003c30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	3301      	adds	r3, #1
 8003be0:	d01e      	beq.n	8003c20 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003be2:	f7ff f8b5 	bl	8002d50 <HAL_GetTick>
 8003be6:	0002      	movs	r2, r0
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d302      	bcc.n	8003bf8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d113      	bne.n	8003c20 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2241      	movs	r2, #65	; 0x41
 8003c08:	2120      	movs	r1, #32
 8003c0a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2242      	movs	r2, #66	; 0x42
 8003c10:	2100      	movs	r1, #0
 8003c12:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2240      	movs	r2, #64	; 0x40
 8003c18:	2100      	movs	r1, #0
 8003c1a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e007      	b.n	8003c30 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2202      	movs	r2, #2
 8003c28:	4013      	ands	r3, r2
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d1cc      	bne.n	8003bc8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	0018      	movs	r0, r3
 8003c32:	46bd      	mov	sp, r7
 8003c34:	b004      	add	sp, #16
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c44:	e028      	b.n	8003c98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	68b9      	ldr	r1, [r7, #8]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f000 f89b 	bl	8003d88 <I2C_IsAcknowledgeFailed>
 8003c52:	1e03      	subs	r3, r0, #0
 8003c54:	d001      	beq.n	8003c5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e026      	b.n	8003ca8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5a:	f7ff f879 	bl	8002d50 <HAL_GetTick>
 8003c5e:	0002      	movs	r2, r0
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d302      	bcc.n	8003c70 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d113      	bne.n	8003c98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c74:	2220      	movs	r2, #32
 8003c76:	431a      	orrs	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2241      	movs	r2, #65	; 0x41
 8003c80:	2120      	movs	r1, #32
 8003c82:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2242      	movs	r2, #66	; 0x42
 8003c88:	2100      	movs	r1, #0
 8003c8a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2240      	movs	r2, #64	; 0x40
 8003c90:	2100      	movs	r1, #0
 8003c92:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e007      	b.n	8003ca8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	699b      	ldr	r3, [r3, #24]
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2b20      	cmp	r3, #32
 8003ca4:	d1cf      	bne.n	8003c46 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003ca6:	2300      	movs	r3, #0
}
 8003ca8:	0018      	movs	r0, r3
 8003caa:	46bd      	mov	sp, r7
 8003cac:	b004      	add	sp, #16
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cbc:	e055      	b.n	8003d6a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	68b9      	ldr	r1, [r7, #8]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	f000 f85f 	bl	8003d88 <I2C_IsAcknowledgeFailed>
 8003cca:	1e03      	subs	r3, r0, #0
 8003ccc:	d001      	beq.n	8003cd2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e053      	b.n	8003d7a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	2220      	movs	r2, #32
 8003cda:	4013      	ands	r3, r2
 8003cdc:	2b20      	cmp	r3, #32
 8003cde:	d129      	bne.n	8003d34 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	4013      	ands	r3, r2
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d105      	bne.n	8003cfa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	e03f      	b.n	8003d7a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	491d      	ldr	r1, [pc, #116]	; (8003d84 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003d0e:	400a      	ands	r2, r1
 8003d10:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2241      	movs	r2, #65	; 0x41
 8003d1c:	2120      	movs	r1, #32
 8003d1e:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2242      	movs	r2, #66	; 0x42
 8003d24:	2100      	movs	r1, #0
 8003d26:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2240      	movs	r2, #64	; 0x40
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e022      	b.n	8003d7a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d34:	f7ff f80c 	bl	8002d50 <HAL_GetTick>
 8003d38:	0002      	movs	r2, r0
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	68ba      	ldr	r2, [r7, #8]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d302      	bcc.n	8003d4a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10f      	bne.n	8003d6a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d4e:	2220      	movs	r2, #32
 8003d50:	431a      	orrs	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2241      	movs	r2, #65	; 0x41
 8003d5a:	2120      	movs	r1, #32
 8003d5c:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2240      	movs	r2, #64	; 0x40
 8003d62:	2100      	movs	r1, #0
 8003d64:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e007      	b.n	8003d7a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	2204      	movs	r2, #4
 8003d72:	4013      	ands	r3, r2
 8003d74:	2b04      	cmp	r3, #4
 8003d76:	d1a2      	bne.n	8003cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	b004      	add	sp, #16
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	46c0      	nop			; (mov r8, r8)
 8003d84:	fe00e800 	.word	0xfe00e800

08003d88 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	2210      	movs	r2, #16
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	2b10      	cmp	r3, #16
 8003da0:	d164      	bne.n	8003e6c <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	2380      	movs	r3, #128	; 0x80
 8003daa:	049b      	lsls	r3, r3, #18
 8003dac:	401a      	ands	r2, r3
 8003dae:	2380      	movs	r3, #128	; 0x80
 8003db0:	049b      	lsls	r3, r3, #18
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d02b      	beq.n	8003e0e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2180      	movs	r1, #128	; 0x80
 8003dc2:	01c9      	lsls	r1, r1, #7
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dc8:	e021      	b.n	8003e0e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	d01e      	beq.n	8003e0e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dd0:	f7fe ffbe 	bl	8002d50 <HAL_GetTick>
 8003dd4:	0002      	movs	r2, r0
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d302      	bcc.n	8003de6 <I2C_IsAcknowledgeFailed+0x5e>
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d113      	bne.n	8003e0e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dea:	2220      	movs	r2, #32
 8003dec:	431a      	orrs	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2241      	movs	r2, #65	; 0x41
 8003df6:	2120      	movs	r1, #32
 8003df8:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2242      	movs	r2, #66	; 0x42
 8003dfe:	2100      	movs	r1, #0
 8003e00:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2240      	movs	r2, #64	; 0x40
 8003e06:	2100      	movs	r1, #0
 8003e08:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e02f      	b.n	8003e6e <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	699b      	ldr	r3, [r3, #24]
 8003e14:	2220      	movs	r2, #32
 8003e16:	4013      	ands	r3, r2
 8003e18:	2b20      	cmp	r3, #32
 8003e1a:	d1d6      	bne.n	8003dca <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2210      	movs	r2, #16
 8003e22:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	0018      	movs	r0, r3
 8003e30:	f7ff fe62 	bl	8003af8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685a      	ldr	r2, [r3, #4]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	490e      	ldr	r1, [pc, #56]	; (8003e78 <I2C_IsAcknowledgeFailed+0xf0>)
 8003e40:	400a      	ands	r2, r1
 8003e42:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e48:	2204      	movs	r2, #4
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2241      	movs	r2, #65	; 0x41
 8003e54:	2120      	movs	r1, #32
 8003e56:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2242      	movs	r2, #66	; 0x42
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2240      	movs	r2, #64	; 0x40
 8003e64:	2100      	movs	r1, #0
 8003e66:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003e6c:	2300      	movs	r3, #0
}
 8003e6e:	0018      	movs	r0, r3
 8003e70:	46bd      	mov	sp, r7
 8003e72:	b004      	add	sp, #16
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	fe00e800 	.word	0xfe00e800

08003e7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003e7c:	b590      	push	{r4, r7, lr}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	60f8      	str	r0, [r7, #12]
 8003e84:	0008      	movs	r0, r1
 8003e86:	0011      	movs	r1, r2
 8003e88:	607b      	str	r3, [r7, #4]
 8003e8a:	240a      	movs	r4, #10
 8003e8c:	193b      	adds	r3, r7, r4
 8003e8e:	1c02      	adds	r2, r0, #0
 8003e90:	801a      	strh	r2, [r3, #0]
 8003e92:	2009      	movs	r0, #9
 8003e94:	183b      	adds	r3, r7, r0
 8003e96:	1c0a      	adds	r2, r1, #0
 8003e98:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	6a3a      	ldr	r2, [r7, #32]
 8003ea2:	0d51      	lsrs	r1, r2, #21
 8003ea4:	2280      	movs	r2, #128	; 0x80
 8003ea6:	00d2      	lsls	r2, r2, #3
 8003ea8:	400a      	ands	r2, r1
 8003eaa:	490e      	ldr	r1, [pc, #56]	; (8003ee4 <I2C_TransferConfig+0x68>)
 8003eac:	430a      	orrs	r2, r1
 8003eae:	43d2      	mvns	r2, r2
 8003eb0:	401a      	ands	r2, r3
 8003eb2:	0011      	movs	r1, r2
 8003eb4:	193b      	adds	r3, r7, r4
 8003eb6:	881b      	ldrh	r3, [r3, #0]
 8003eb8:	059b      	lsls	r3, r3, #22
 8003eba:	0d9a      	lsrs	r2, r3, #22
 8003ebc:	183b      	adds	r3, r7, r0
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	0418      	lsls	r0, r3, #16
 8003ec2:	23ff      	movs	r3, #255	; 0xff
 8003ec4:	041b      	lsls	r3, r3, #16
 8003ec6:	4003      	ands	r3, r0
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	431a      	orrs	r2, r3
 8003ece:	6a3b      	ldr	r3, [r7, #32]
 8003ed0:	431a      	orrs	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003eda:	46c0      	nop			; (mov r8, r8)
 8003edc:	46bd      	mov	sp, r7
 8003ede:	b005      	add	sp, #20
 8003ee0:	bd90      	pop	{r4, r7, pc}
 8003ee2:	46c0      	nop			; (mov r8, r8)
 8003ee4:	03ff63ff 	.word	0x03ff63ff

08003ee8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2241      	movs	r2, #65	; 0x41
 8003ef6:	5c9b      	ldrb	r3, [r3, r2]
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b20      	cmp	r3, #32
 8003efc:	d138      	bne.n	8003f70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2240      	movs	r2, #64	; 0x40
 8003f02:	5c9b      	ldrb	r3, [r3, r2]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d101      	bne.n	8003f0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003f08:	2302      	movs	r3, #2
 8003f0a:	e032      	b.n	8003f72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2240      	movs	r2, #64	; 0x40
 8003f10:	2101      	movs	r1, #1
 8003f12:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2241      	movs	r2, #65	; 0x41
 8003f18:	2124      	movs	r1, #36	; 0x24
 8003f1a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2101      	movs	r1, #1
 8003f28:	438a      	bics	r2, r1
 8003f2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4911      	ldr	r1, [pc, #68]	; (8003f7c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003f38:	400a      	ands	r2, r1
 8003f3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	6819      	ldr	r1, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2101      	movs	r1, #1
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2241      	movs	r2, #65	; 0x41
 8003f60:	2120      	movs	r1, #32
 8003f62:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2240      	movs	r2, #64	; 0x40
 8003f68:	2100      	movs	r1, #0
 8003f6a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e000      	b.n	8003f72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003f70:	2302      	movs	r3, #2
  }
}
 8003f72:	0018      	movs	r0, r3
 8003f74:	46bd      	mov	sp, r7
 8003f76:	b002      	add	sp, #8
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	46c0      	nop			; (mov r8, r8)
 8003f7c:	ffffefff 	.word	0xffffefff

08003f80 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2241      	movs	r2, #65	; 0x41
 8003f8e:	5c9b      	ldrb	r3, [r3, r2]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b20      	cmp	r3, #32
 8003f94:	d139      	bne.n	800400a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2240      	movs	r2, #64	; 0x40
 8003f9a:	5c9b      	ldrb	r3, [r3, r2]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d101      	bne.n	8003fa4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	e033      	b.n	800400c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2240      	movs	r2, #64	; 0x40
 8003fa8:	2101      	movs	r1, #1
 8003faa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2241      	movs	r2, #65	; 0x41
 8003fb0:	2124      	movs	r1, #36	; 0x24
 8003fb2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	438a      	bics	r2, r1
 8003fc2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4a11      	ldr	r2, [pc, #68]	; (8004014 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	021b      	lsls	r3, r3, #8
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68fa      	ldr	r2, [r7, #12]
 8003fe4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2101      	movs	r1, #1
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2241      	movs	r2, #65	; 0x41
 8003ffa:	2120      	movs	r1, #32
 8003ffc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2240      	movs	r2, #64	; 0x40
 8004002:	2100      	movs	r1, #0
 8004004:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004006:	2300      	movs	r3, #0
 8004008:	e000      	b.n	800400c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800400a:	2302      	movs	r3, #2
  }
}
 800400c:	0018      	movs	r0, r3
 800400e:	46bd      	mov	sp, r7
 8004010:	b004      	add	sp, #16
 8004012:	bd80      	pop	{r7, pc}
 8004014:	fffff0ff 	.word	0xfffff0ff

08004018 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b088      	sub	sp, #32
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e301      	b.n	800462e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2201      	movs	r2, #1
 8004030:	4013      	ands	r3, r2
 8004032:	d100      	bne.n	8004036 <HAL_RCC_OscConfig+0x1e>
 8004034:	e08d      	b.n	8004152 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004036:	4bc3      	ldr	r3, [pc, #780]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	220c      	movs	r2, #12
 800403c:	4013      	ands	r3, r2
 800403e:	2b04      	cmp	r3, #4
 8004040:	d00e      	beq.n	8004060 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004042:	4bc0      	ldr	r3, [pc, #768]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	220c      	movs	r2, #12
 8004048:	4013      	ands	r3, r2
 800404a:	2b08      	cmp	r3, #8
 800404c:	d116      	bne.n	800407c <HAL_RCC_OscConfig+0x64>
 800404e:	4bbd      	ldr	r3, [pc, #756]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004050:	685a      	ldr	r2, [r3, #4]
 8004052:	2380      	movs	r3, #128	; 0x80
 8004054:	025b      	lsls	r3, r3, #9
 8004056:	401a      	ands	r2, r3
 8004058:	2380      	movs	r3, #128	; 0x80
 800405a:	025b      	lsls	r3, r3, #9
 800405c:	429a      	cmp	r2, r3
 800405e:	d10d      	bne.n	800407c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004060:	4bb8      	ldr	r3, [pc, #736]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	2380      	movs	r3, #128	; 0x80
 8004066:	029b      	lsls	r3, r3, #10
 8004068:	4013      	ands	r3, r2
 800406a:	d100      	bne.n	800406e <HAL_RCC_OscConfig+0x56>
 800406c:	e070      	b.n	8004150 <HAL_RCC_OscConfig+0x138>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d000      	beq.n	8004078 <HAL_RCC_OscConfig+0x60>
 8004076:	e06b      	b.n	8004150 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e2d8      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d107      	bne.n	8004094 <HAL_RCC_OscConfig+0x7c>
 8004084:	4baf      	ldr	r3, [pc, #700]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	4bae      	ldr	r3, [pc, #696]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800408a:	2180      	movs	r1, #128	; 0x80
 800408c:	0249      	lsls	r1, r1, #9
 800408e:	430a      	orrs	r2, r1
 8004090:	601a      	str	r2, [r3, #0]
 8004092:	e02f      	b.n	80040f4 <HAL_RCC_OscConfig+0xdc>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d10c      	bne.n	80040b6 <HAL_RCC_OscConfig+0x9e>
 800409c:	4ba9      	ldr	r3, [pc, #676]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	4ba8      	ldr	r3, [pc, #672]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040a2:	49a9      	ldr	r1, [pc, #676]	; (8004348 <HAL_RCC_OscConfig+0x330>)
 80040a4:	400a      	ands	r2, r1
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	4ba6      	ldr	r3, [pc, #664]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	4ba5      	ldr	r3, [pc, #660]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040ae:	49a7      	ldr	r1, [pc, #668]	; (800434c <HAL_RCC_OscConfig+0x334>)
 80040b0:	400a      	ands	r2, r1
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	e01e      	b.n	80040f4 <HAL_RCC_OscConfig+0xdc>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2b05      	cmp	r3, #5
 80040bc:	d10e      	bne.n	80040dc <HAL_RCC_OscConfig+0xc4>
 80040be:	4ba1      	ldr	r3, [pc, #644]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	4ba0      	ldr	r3, [pc, #640]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040c4:	2180      	movs	r1, #128	; 0x80
 80040c6:	02c9      	lsls	r1, r1, #11
 80040c8:	430a      	orrs	r2, r1
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	4b9d      	ldr	r3, [pc, #628]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	4b9c      	ldr	r3, [pc, #624]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040d2:	2180      	movs	r1, #128	; 0x80
 80040d4:	0249      	lsls	r1, r1, #9
 80040d6:	430a      	orrs	r2, r1
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	e00b      	b.n	80040f4 <HAL_RCC_OscConfig+0xdc>
 80040dc:	4b99      	ldr	r3, [pc, #612]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	4b98      	ldr	r3, [pc, #608]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040e2:	4999      	ldr	r1, [pc, #612]	; (8004348 <HAL_RCC_OscConfig+0x330>)
 80040e4:	400a      	ands	r2, r1
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	4b96      	ldr	r3, [pc, #600]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	4b95      	ldr	r3, [pc, #596]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80040ee:	4997      	ldr	r1, [pc, #604]	; (800434c <HAL_RCC_OscConfig+0x334>)
 80040f0:	400a      	ands	r2, r1
 80040f2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d014      	beq.n	8004126 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040fc:	f7fe fe28 	bl	8002d50 <HAL_GetTick>
 8004100:	0003      	movs	r3, r0
 8004102:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004104:	e008      	b.n	8004118 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004106:	f7fe fe23 	bl	8002d50 <HAL_GetTick>
 800410a:	0002      	movs	r2, r0
 800410c:	69bb      	ldr	r3, [r7, #24]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	2b64      	cmp	r3, #100	; 0x64
 8004112:	d901      	bls.n	8004118 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8004114:	2303      	movs	r3, #3
 8004116:	e28a      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004118:	4b8a      	ldr	r3, [pc, #552]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	2380      	movs	r3, #128	; 0x80
 800411e:	029b      	lsls	r3, r3, #10
 8004120:	4013      	ands	r3, r2
 8004122:	d0f0      	beq.n	8004106 <HAL_RCC_OscConfig+0xee>
 8004124:	e015      	b.n	8004152 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004126:	f7fe fe13 	bl	8002d50 <HAL_GetTick>
 800412a:	0003      	movs	r3, r0
 800412c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004130:	f7fe fe0e 	bl	8002d50 <HAL_GetTick>
 8004134:	0002      	movs	r2, r0
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b64      	cmp	r3, #100	; 0x64
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e275      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004142:	4b80      	ldr	r3, [pc, #512]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	2380      	movs	r3, #128	; 0x80
 8004148:	029b      	lsls	r3, r3, #10
 800414a:	4013      	ands	r3, r2
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x118>
 800414e:	e000      	b.n	8004152 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004150:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2202      	movs	r2, #2
 8004158:	4013      	ands	r3, r2
 800415a:	d100      	bne.n	800415e <HAL_RCC_OscConfig+0x146>
 800415c:	e069      	b.n	8004232 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800415e:	4b79      	ldr	r3, [pc, #484]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	220c      	movs	r2, #12
 8004164:	4013      	ands	r3, r2
 8004166:	d00b      	beq.n	8004180 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004168:	4b76      	ldr	r3, [pc, #472]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	220c      	movs	r2, #12
 800416e:	4013      	ands	r3, r2
 8004170:	2b08      	cmp	r3, #8
 8004172:	d11c      	bne.n	80041ae <HAL_RCC_OscConfig+0x196>
 8004174:	4b73      	ldr	r3, [pc, #460]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	2380      	movs	r3, #128	; 0x80
 800417a:	025b      	lsls	r3, r3, #9
 800417c:	4013      	ands	r3, r2
 800417e:	d116      	bne.n	80041ae <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004180:	4b70      	ldr	r3, [pc, #448]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2202      	movs	r2, #2
 8004186:	4013      	ands	r3, r2
 8004188:	d005      	beq.n	8004196 <HAL_RCC_OscConfig+0x17e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d001      	beq.n	8004196 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e24b      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004196:	4b6b      	ldr	r3, [pc, #428]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	22f8      	movs	r2, #248	; 0xf8
 800419c:	4393      	bics	r3, r2
 800419e:	0019      	movs	r1, r3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	00da      	lsls	r2, r3, #3
 80041a6:	4b67      	ldr	r3, [pc, #412]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80041a8:	430a      	orrs	r2, r1
 80041aa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ac:	e041      	b.n	8004232 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d024      	beq.n	8004200 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041b6:	4b63      	ldr	r3, [pc, #396]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	4b62      	ldr	r3, [pc, #392]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80041bc:	2101      	movs	r1, #1
 80041be:	430a      	orrs	r2, r1
 80041c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c2:	f7fe fdc5 	bl	8002d50 <HAL_GetTick>
 80041c6:	0003      	movs	r3, r0
 80041c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ca:	e008      	b.n	80041de <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041cc:	f7fe fdc0 	bl	8002d50 <HAL_GetTick>
 80041d0:	0002      	movs	r2, r0
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e227      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041de:	4b59      	ldr	r3, [pc, #356]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2202      	movs	r2, #2
 80041e4:	4013      	ands	r3, r2
 80041e6:	d0f1      	beq.n	80041cc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e8:	4b56      	ldr	r3, [pc, #344]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	22f8      	movs	r2, #248	; 0xf8
 80041ee:	4393      	bics	r3, r2
 80041f0:	0019      	movs	r1, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	00da      	lsls	r2, r3, #3
 80041f8:	4b52      	ldr	r3, [pc, #328]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80041fa:	430a      	orrs	r2, r1
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	e018      	b.n	8004232 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004200:	4b50      	ldr	r3, [pc, #320]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	4b4f      	ldr	r3, [pc, #316]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004206:	2101      	movs	r1, #1
 8004208:	438a      	bics	r2, r1
 800420a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800420c:	f7fe fda0 	bl	8002d50 <HAL_GetTick>
 8004210:	0003      	movs	r3, r0
 8004212:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004214:	e008      	b.n	8004228 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004216:	f7fe fd9b 	bl	8002d50 <HAL_GetTick>
 800421a:	0002      	movs	r2, r0
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e202      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004228:	4b46      	ldr	r3, [pc, #280]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2202      	movs	r2, #2
 800422e:	4013      	ands	r3, r2
 8004230:	d1f1      	bne.n	8004216 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2208      	movs	r2, #8
 8004238:	4013      	ands	r3, r2
 800423a:	d036      	beq.n	80042aa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d019      	beq.n	8004278 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004244:	4b3f      	ldr	r3, [pc, #252]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004248:	4b3e      	ldr	r3, [pc, #248]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800424a:	2101      	movs	r1, #1
 800424c:	430a      	orrs	r2, r1
 800424e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004250:	f7fe fd7e 	bl	8002d50 <HAL_GetTick>
 8004254:	0003      	movs	r3, r0
 8004256:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800425a:	f7fe fd79 	bl	8002d50 <HAL_GetTick>
 800425e:	0002      	movs	r2, r0
 8004260:	69bb      	ldr	r3, [r7, #24]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e1e0      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800426c:	4b35      	ldr	r3, [pc, #212]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800426e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004270:	2202      	movs	r2, #2
 8004272:	4013      	ands	r3, r2
 8004274:	d0f1      	beq.n	800425a <HAL_RCC_OscConfig+0x242>
 8004276:	e018      	b.n	80042aa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004278:	4b32      	ldr	r3, [pc, #200]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800427a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800427c:	4b31      	ldr	r3, [pc, #196]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800427e:	2101      	movs	r1, #1
 8004280:	438a      	bics	r2, r1
 8004282:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004284:	f7fe fd64 	bl	8002d50 <HAL_GetTick>
 8004288:	0003      	movs	r3, r0
 800428a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800428c:	e008      	b.n	80042a0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800428e:	f7fe fd5f 	bl	8002d50 <HAL_GetTick>
 8004292:	0002      	movs	r2, r0
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e1c6      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042a0:	4b28      	ldr	r3, [pc, #160]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80042a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a4:	2202      	movs	r2, #2
 80042a6:	4013      	ands	r3, r2
 80042a8:	d1f1      	bne.n	800428e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2204      	movs	r2, #4
 80042b0:	4013      	ands	r3, r2
 80042b2:	d100      	bne.n	80042b6 <HAL_RCC_OscConfig+0x29e>
 80042b4:	e0b4      	b.n	8004420 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	201f      	movs	r0, #31
 80042b8:	183b      	adds	r3, r7, r0
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042be:	4b21      	ldr	r3, [pc, #132]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80042c0:	69da      	ldr	r2, [r3, #28]
 80042c2:	2380      	movs	r3, #128	; 0x80
 80042c4:	055b      	lsls	r3, r3, #21
 80042c6:	4013      	ands	r3, r2
 80042c8:	d110      	bne.n	80042ec <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042ca:	4b1e      	ldr	r3, [pc, #120]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80042cc:	69da      	ldr	r2, [r3, #28]
 80042ce:	4b1d      	ldr	r3, [pc, #116]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80042d0:	2180      	movs	r1, #128	; 0x80
 80042d2:	0549      	lsls	r1, r1, #21
 80042d4:	430a      	orrs	r2, r1
 80042d6:	61da      	str	r2, [r3, #28]
 80042d8:	4b1a      	ldr	r3, [pc, #104]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 80042da:	69da      	ldr	r2, [r3, #28]
 80042dc:	2380      	movs	r3, #128	; 0x80
 80042de:	055b      	lsls	r3, r3, #21
 80042e0:	4013      	ands	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80042e6:	183b      	adds	r3, r7, r0
 80042e8:	2201      	movs	r2, #1
 80042ea:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b18      	ldr	r3, [pc, #96]	; (8004350 <HAL_RCC_OscConfig+0x338>)
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	2380      	movs	r3, #128	; 0x80
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	4013      	ands	r3, r2
 80042f6:	d11a      	bne.n	800432e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042f8:	4b15      	ldr	r3, [pc, #84]	; (8004350 <HAL_RCC_OscConfig+0x338>)
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	4b14      	ldr	r3, [pc, #80]	; (8004350 <HAL_RCC_OscConfig+0x338>)
 80042fe:	2180      	movs	r1, #128	; 0x80
 8004300:	0049      	lsls	r1, r1, #1
 8004302:	430a      	orrs	r2, r1
 8004304:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004306:	f7fe fd23 	bl	8002d50 <HAL_GetTick>
 800430a:	0003      	movs	r3, r0
 800430c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004310:	f7fe fd1e 	bl	8002d50 <HAL_GetTick>
 8004314:	0002      	movs	r2, r0
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b64      	cmp	r3, #100	; 0x64
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e185      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004322:	4b0b      	ldr	r3, [pc, #44]	; (8004350 <HAL_RCC_OscConfig+0x338>)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	2380      	movs	r3, #128	; 0x80
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	4013      	ands	r3, r2
 800432c:	d0f0      	beq.n	8004310 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d10e      	bne.n	8004354 <HAL_RCC_OscConfig+0x33c>
 8004336:	4b03      	ldr	r3, [pc, #12]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 8004338:	6a1a      	ldr	r2, [r3, #32]
 800433a:	4b02      	ldr	r3, [pc, #8]	; (8004344 <HAL_RCC_OscConfig+0x32c>)
 800433c:	2101      	movs	r1, #1
 800433e:	430a      	orrs	r2, r1
 8004340:	621a      	str	r2, [r3, #32]
 8004342:	e035      	b.n	80043b0 <HAL_RCC_OscConfig+0x398>
 8004344:	40021000 	.word	0x40021000
 8004348:	fffeffff 	.word	0xfffeffff
 800434c:	fffbffff 	.word	0xfffbffff
 8004350:	40007000 	.word	0x40007000
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10c      	bne.n	8004376 <HAL_RCC_OscConfig+0x35e>
 800435c:	4bb6      	ldr	r3, [pc, #728]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800435e:	6a1a      	ldr	r2, [r3, #32]
 8004360:	4bb5      	ldr	r3, [pc, #724]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004362:	2101      	movs	r1, #1
 8004364:	438a      	bics	r2, r1
 8004366:	621a      	str	r2, [r3, #32]
 8004368:	4bb3      	ldr	r3, [pc, #716]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800436a:	6a1a      	ldr	r2, [r3, #32]
 800436c:	4bb2      	ldr	r3, [pc, #712]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800436e:	2104      	movs	r1, #4
 8004370:	438a      	bics	r2, r1
 8004372:	621a      	str	r2, [r3, #32]
 8004374:	e01c      	b.n	80043b0 <HAL_RCC_OscConfig+0x398>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	2b05      	cmp	r3, #5
 800437c:	d10c      	bne.n	8004398 <HAL_RCC_OscConfig+0x380>
 800437e:	4bae      	ldr	r3, [pc, #696]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004380:	6a1a      	ldr	r2, [r3, #32]
 8004382:	4bad      	ldr	r3, [pc, #692]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004384:	2104      	movs	r1, #4
 8004386:	430a      	orrs	r2, r1
 8004388:	621a      	str	r2, [r3, #32]
 800438a:	4bab      	ldr	r3, [pc, #684]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800438c:	6a1a      	ldr	r2, [r3, #32]
 800438e:	4baa      	ldr	r3, [pc, #680]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004390:	2101      	movs	r1, #1
 8004392:	430a      	orrs	r2, r1
 8004394:	621a      	str	r2, [r3, #32]
 8004396:	e00b      	b.n	80043b0 <HAL_RCC_OscConfig+0x398>
 8004398:	4ba7      	ldr	r3, [pc, #668]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800439a:	6a1a      	ldr	r2, [r3, #32]
 800439c:	4ba6      	ldr	r3, [pc, #664]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800439e:	2101      	movs	r1, #1
 80043a0:	438a      	bics	r2, r1
 80043a2:	621a      	str	r2, [r3, #32]
 80043a4:	4ba4      	ldr	r3, [pc, #656]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80043a6:	6a1a      	ldr	r2, [r3, #32]
 80043a8:	4ba3      	ldr	r3, [pc, #652]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80043aa:	2104      	movs	r1, #4
 80043ac:	438a      	bics	r2, r1
 80043ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d014      	beq.n	80043e2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b8:	f7fe fcca 	bl	8002d50 <HAL_GetTick>
 80043bc:	0003      	movs	r3, r0
 80043be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043c0:	e009      	b.n	80043d6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043c2:	f7fe fcc5 	bl	8002d50 <HAL_GetTick>
 80043c6:	0002      	movs	r2, r0
 80043c8:	69bb      	ldr	r3, [r7, #24]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	4a9b      	ldr	r2, [pc, #620]	; (800463c <HAL_RCC_OscConfig+0x624>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e12b      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d6:	4b98      	ldr	r3, [pc, #608]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80043d8:	6a1b      	ldr	r3, [r3, #32]
 80043da:	2202      	movs	r2, #2
 80043dc:	4013      	ands	r3, r2
 80043de:	d0f0      	beq.n	80043c2 <HAL_RCC_OscConfig+0x3aa>
 80043e0:	e013      	b.n	800440a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e2:	f7fe fcb5 	bl	8002d50 <HAL_GetTick>
 80043e6:	0003      	movs	r3, r0
 80043e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ea:	e009      	b.n	8004400 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043ec:	f7fe fcb0 	bl	8002d50 <HAL_GetTick>
 80043f0:	0002      	movs	r2, r0
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	4a91      	ldr	r2, [pc, #580]	; (800463c <HAL_RCC_OscConfig+0x624>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e116      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004400:	4b8d      	ldr	r3, [pc, #564]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004402:	6a1b      	ldr	r3, [r3, #32]
 8004404:	2202      	movs	r2, #2
 8004406:	4013      	ands	r3, r2
 8004408:	d1f0      	bne.n	80043ec <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800440a:	231f      	movs	r3, #31
 800440c:	18fb      	adds	r3, r7, r3
 800440e:	781b      	ldrb	r3, [r3, #0]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d105      	bne.n	8004420 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004414:	4b88      	ldr	r3, [pc, #544]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004416:	69da      	ldr	r2, [r3, #28]
 8004418:	4b87      	ldr	r3, [pc, #540]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800441a:	4989      	ldr	r1, [pc, #548]	; (8004640 <HAL_RCC_OscConfig+0x628>)
 800441c:	400a      	ands	r2, r1
 800441e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2210      	movs	r2, #16
 8004426:	4013      	ands	r3, r2
 8004428:	d063      	beq.n	80044f2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d12a      	bne.n	8004488 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004432:	4b81      	ldr	r3, [pc, #516]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004434:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004436:	4b80      	ldr	r3, [pc, #512]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004438:	2104      	movs	r1, #4
 800443a:	430a      	orrs	r2, r1
 800443c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800443e:	4b7e      	ldr	r3, [pc, #504]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004440:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004442:	4b7d      	ldr	r3, [pc, #500]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004444:	2101      	movs	r1, #1
 8004446:	430a      	orrs	r2, r1
 8004448:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800444a:	f7fe fc81 	bl	8002d50 <HAL_GetTick>
 800444e:	0003      	movs	r3, r0
 8004450:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004452:	e008      	b.n	8004466 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004454:	f7fe fc7c 	bl	8002d50 <HAL_GetTick>
 8004458:	0002      	movs	r2, r0
 800445a:	69bb      	ldr	r3, [r7, #24]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d901      	bls.n	8004466 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e0e3      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004466:	4b74      	ldr	r3, [pc, #464]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800446a:	2202      	movs	r2, #2
 800446c:	4013      	ands	r3, r2
 800446e:	d0f1      	beq.n	8004454 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004470:	4b71      	ldr	r3, [pc, #452]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004474:	22f8      	movs	r2, #248	; 0xf8
 8004476:	4393      	bics	r3, r2
 8004478:	0019      	movs	r1, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	00da      	lsls	r2, r3, #3
 8004480:	4b6d      	ldr	r3, [pc, #436]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004482:	430a      	orrs	r2, r1
 8004484:	635a      	str	r2, [r3, #52]	; 0x34
 8004486:	e034      	b.n	80044f2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	3305      	adds	r3, #5
 800448e:	d111      	bne.n	80044b4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004490:	4b69      	ldr	r3, [pc, #420]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004492:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004494:	4b68      	ldr	r3, [pc, #416]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004496:	2104      	movs	r1, #4
 8004498:	438a      	bics	r2, r1
 800449a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800449c:	4b66      	ldr	r3, [pc, #408]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800449e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044a0:	22f8      	movs	r2, #248	; 0xf8
 80044a2:	4393      	bics	r3, r2
 80044a4:	0019      	movs	r1, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	00da      	lsls	r2, r3, #3
 80044ac:	4b62      	ldr	r3, [pc, #392]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80044ae:	430a      	orrs	r2, r1
 80044b0:	635a      	str	r2, [r3, #52]	; 0x34
 80044b2:	e01e      	b.n	80044f2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80044b4:	4b60      	ldr	r3, [pc, #384]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80044b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044b8:	4b5f      	ldr	r3, [pc, #380]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80044ba:	2104      	movs	r1, #4
 80044bc:	430a      	orrs	r2, r1
 80044be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80044c0:	4b5d      	ldr	r3, [pc, #372]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80044c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044c4:	4b5c      	ldr	r3, [pc, #368]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80044c6:	2101      	movs	r1, #1
 80044c8:	438a      	bics	r2, r1
 80044ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044cc:	f7fe fc40 	bl	8002d50 <HAL_GetTick>
 80044d0:	0003      	movs	r3, r0
 80044d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80044d4:	e008      	b.n	80044e8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80044d6:	f7fe fc3b 	bl	8002d50 <HAL_GetTick>
 80044da:	0002      	movs	r2, r0
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e0a2      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80044e8:	4b53      	ldr	r3, [pc, #332]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80044ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ec:	2202      	movs	r2, #2
 80044ee:	4013      	ands	r3, r2
 80044f0:	d1f1      	bne.n	80044d6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d100      	bne.n	80044fc <HAL_RCC_OscConfig+0x4e4>
 80044fa:	e097      	b.n	800462c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044fc:	4b4e      	ldr	r3, [pc, #312]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	220c      	movs	r2, #12
 8004502:	4013      	ands	r3, r2
 8004504:	2b08      	cmp	r3, #8
 8004506:	d100      	bne.n	800450a <HAL_RCC_OscConfig+0x4f2>
 8004508:	e06b      	b.n	80045e2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	2b02      	cmp	r3, #2
 8004510:	d14c      	bne.n	80045ac <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004512:	4b49      	ldr	r3, [pc, #292]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	4b48      	ldr	r3, [pc, #288]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004518:	494a      	ldr	r1, [pc, #296]	; (8004644 <HAL_RCC_OscConfig+0x62c>)
 800451a:	400a      	ands	r2, r1
 800451c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800451e:	f7fe fc17 	bl	8002d50 <HAL_GetTick>
 8004522:	0003      	movs	r3, r0
 8004524:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004528:	f7fe fc12 	bl	8002d50 <HAL_GetTick>
 800452c:	0002      	movs	r2, r0
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e079      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800453a:	4b3f      	ldr	r3, [pc, #252]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	2380      	movs	r3, #128	; 0x80
 8004540:	049b      	lsls	r3, r3, #18
 8004542:	4013      	ands	r3, r2
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004546:	4b3c      	ldr	r3, [pc, #240]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800454a:	220f      	movs	r2, #15
 800454c:	4393      	bics	r3, r2
 800454e:	0019      	movs	r1, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004554:	4b38      	ldr	r3, [pc, #224]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004556:	430a      	orrs	r2, r1
 8004558:	62da      	str	r2, [r3, #44]	; 0x2c
 800455a:	4b37      	ldr	r3, [pc, #220]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	4a3a      	ldr	r2, [pc, #232]	; (8004648 <HAL_RCC_OscConfig+0x630>)
 8004560:	4013      	ands	r3, r2
 8004562:	0019      	movs	r1, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456c:	431a      	orrs	r2, r3
 800456e:	4b32      	ldr	r3, [pc, #200]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004570:	430a      	orrs	r2, r1
 8004572:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004574:	4b30      	ldr	r3, [pc, #192]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	4b2f      	ldr	r3, [pc, #188]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 800457a:	2180      	movs	r1, #128	; 0x80
 800457c:	0449      	lsls	r1, r1, #17
 800457e:	430a      	orrs	r2, r1
 8004580:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004582:	f7fe fbe5 	bl	8002d50 <HAL_GetTick>
 8004586:	0003      	movs	r3, r0
 8004588:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800458a:	e008      	b.n	800459e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800458c:	f7fe fbe0 	bl	8002d50 <HAL_GetTick>
 8004590:	0002      	movs	r2, r0
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b02      	cmp	r3, #2
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e047      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800459e:	4b26      	ldr	r3, [pc, #152]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	2380      	movs	r3, #128	; 0x80
 80045a4:	049b      	lsls	r3, r3, #18
 80045a6:	4013      	ands	r3, r2
 80045a8:	d0f0      	beq.n	800458c <HAL_RCC_OscConfig+0x574>
 80045aa:	e03f      	b.n	800462c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045ac:	4b22      	ldr	r3, [pc, #136]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	4b21      	ldr	r3, [pc, #132]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80045b2:	4924      	ldr	r1, [pc, #144]	; (8004644 <HAL_RCC_OscConfig+0x62c>)
 80045b4:	400a      	ands	r2, r1
 80045b6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b8:	f7fe fbca 	bl	8002d50 <HAL_GetTick>
 80045bc:	0003      	movs	r3, r0
 80045be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045c0:	e008      	b.n	80045d4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045c2:	f7fe fbc5 	bl	8002d50 <HAL_GetTick>
 80045c6:	0002      	movs	r2, r0
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	2b02      	cmp	r3, #2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e02c      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045d4:	4b18      	ldr	r3, [pc, #96]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	2380      	movs	r3, #128	; 0x80
 80045da:	049b      	lsls	r3, r3, #18
 80045dc:	4013      	ands	r3, r2
 80045de:	d1f0      	bne.n	80045c2 <HAL_RCC_OscConfig+0x5aa>
 80045e0:	e024      	b.n	800462c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e01f      	b.n	800462e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80045ee:	4b12      	ldr	r3, [pc, #72]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80045f4:	4b10      	ldr	r3, [pc, #64]	; (8004638 <HAL_RCC_OscConfig+0x620>)
 80045f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	2380      	movs	r3, #128	; 0x80
 80045fe:	025b      	lsls	r3, r3, #9
 8004600:	401a      	ands	r2, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004606:	429a      	cmp	r2, r3
 8004608:	d10e      	bne.n	8004628 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	220f      	movs	r2, #15
 800460e:	401a      	ands	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004614:	429a      	cmp	r2, r3
 8004616:	d107      	bne.n	8004628 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	23f0      	movs	r3, #240	; 0xf0
 800461c:	039b      	lsls	r3, r3, #14
 800461e:	401a      	ands	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004624:	429a      	cmp	r2, r3
 8004626:	d001      	beq.n	800462c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e000      	b.n	800462e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	0018      	movs	r0, r3
 8004630:	46bd      	mov	sp, r7
 8004632:	b008      	add	sp, #32
 8004634:	bd80      	pop	{r7, pc}
 8004636:	46c0      	nop			; (mov r8, r8)
 8004638:	40021000 	.word	0x40021000
 800463c:	00001388 	.word	0x00001388
 8004640:	efffffff 	.word	0xefffffff
 8004644:	feffffff 	.word	0xfeffffff
 8004648:	ffc2ffff 	.word	0xffc2ffff

0800464c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e0b3      	b.n	80047c8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004660:	4b5b      	ldr	r3, [pc, #364]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2201      	movs	r2, #1
 8004666:	4013      	ands	r3, r2
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d911      	bls.n	8004692 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800466e:	4b58      	ldr	r3, [pc, #352]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2201      	movs	r2, #1
 8004674:	4393      	bics	r3, r2
 8004676:	0019      	movs	r1, r3
 8004678:	4b55      	ldr	r3, [pc, #340]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004680:	4b53      	ldr	r3, [pc, #332]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2201      	movs	r2, #1
 8004686:	4013      	ands	r3, r2
 8004688:	683a      	ldr	r2, [r7, #0]
 800468a:	429a      	cmp	r2, r3
 800468c:	d001      	beq.n	8004692 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e09a      	b.n	80047c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2202      	movs	r2, #2
 8004698:	4013      	ands	r3, r2
 800469a:	d015      	beq.n	80046c8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2204      	movs	r2, #4
 80046a2:	4013      	ands	r3, r2
 80046a4:	d006      	beq.n	80046b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80046a6:	4b4b      	ldr	r3, [pc, #300]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80046a8:	685a      	ldr	r2, [r3, #4]
 80046aa:	4b4a      	ldr	r3, [pc, #296]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80046ac:	21e0      	movs	r1, #224	; 0xe0
 80046ae:	00c9      	lsls	r1, r1, #3
 80046b0:	430a      	orrs	r2, r1
 80046b2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046b4:	4b47      	ldr	r3, [pc, #284]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	22f0      	movs	r2, #240	; 0xf0
 80046ba:	4393      	bics	r3, r2
 80046bc:	0019      	movs	r1, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689a      	ldr	r2, [r3, #8]
 80046c2:	4b44      	ldr	r3, [pc, #272]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80046c4:	430a      	orrs	r2, r1
 80046c6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2201      	movs	r2, #1
 80046ce:	4013      	ands	r3, r2
 80046d0:	d040      	beq.n	8004754 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d107      	bne.n	80046ea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046da:	4b3e      	ldr	r3, [pc, #248]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	2380      	movs	r3, #128	; 0x80
 80046e0:	029b      	lsls	r3, r3, #10
 80046e2:	4013      	ands	r3, r2
 80046e4:	d114      	bne.n	8004710 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e06e      	b.n	80047c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d107      	bne.n	8004702 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046f2:	4b38      	ldr	r3, [pc, #224]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	2380      	movs	r3, #128	; 0x80
 80046f8:	049b      	lsls	r3, r3, #18
 80046fa:	4013      	ands	r3, r2
 80046fc:	d108      	bne.n	8004710 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e062      	b.n	80047c8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004702:	4b34      	ldr	r3, [pc, #208]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2202      	movs	r2, #2
 8004708:	4013      	ands	r3, r2
 800470a:	d101      	bne.n	8004710 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e05b      	b.n	80047c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004710:	4b30      	ldr	r3, [pc, #192]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	2203      	movs	r2, #3
 8004716:	4393      	bics	r3, r2
 8004718:	0019      	movs	r1, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	4b2d      	ldr	r3, [pc, #180]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 8004720:	430a      	orrs	r2, r1
 8004722:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004724:	f7fe fb14 	bl	8002d50 <HAL_GetTick>
 8004728:	0003      	movs	r3, r0
 800472a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800472c:	e009      	b.n	8004742 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800472e:	f7fe fb0f 	bl	8002d50 <HAL_GetTick>
 8004732:	0002      	movs	r2, r0
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	4a27      	ldr	r2, [pc, #156]	; (80047d8 <HAL_RCC_ClockConfig+0x18c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e042      	b.n	80047c8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004742:	4b24      	ldr	r3, [pc, #144]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	220c      	movs	r2, #12
 8004748:	401a      	ands	r2, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	429a      	cmp	r2, r3
 8004752:	d1ec      	bne.n	800472e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004754:	4b1e      	ldr	r3, [pc, #120]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2201      	movs	r2, #1
 800475a:	4013      	ands	r3, r2
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d211      	bcs.n	8004786 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004762:	4b1b      	ldr	r3, [pc, #108]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2201      	movs	r2, #1
 8004768:	4393      	bics	r3, r2
 800476a:	0019      	movs	r1, r3
 800476c:	4b18      	ldr	r3, [pc, #96]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	430a      	orrs	r2, r1
 8004772:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004774:	4b16      	ldr	r3, [pc, #88]	; (80047d0 <HAL_RCC_ClockConfig+0x184>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2201      	movs	r2, #1
 800477a:	4013      	ands	r3, r2
 800477c:	683a      	ldr	r2, [r7, #0]
 800477e:	429a      	cmp	r2, r3
 8004780:	d001      	beq.n	8004786 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e020      	b.n	80047c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2204      	movs	r2, #4
 800478c:	4013      	ands	r3, r2
 800478e:	d009      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004790:	4b10      	ldr	r3, [pc, #64]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	4a11      	ldr	r2, [pc, #68]	; (80047dc <HAL_RCC_ClockConfig+0x190>)
 8004796:	4013      	ands	r3, r2
 8004798:	0019      	movs	r1, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68da      	ldr	r2, [r3, #12]
 800479e:	4b0d      	ldr	r3, [pc, #52]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80047a0:	430a      	orrs	r2, r1
 80047a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80047a4:	f000 f820 	bl	80047e8 <HAL_RCC_GetSysClockFreq>
 80047a8:	0001      	movs	r1, r0
 80047aa:	4b0a      	ldr	r3, [pc, #40]	; (80047d4 <HAL_RCC_ClockConfig+0x188>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	091b      	lsrs	r3, r3, #4
 80047b0:	220f      	movs	r2, #15
 80047b2:	4013      	ands	r3, r2
 80047b4:	4a0a      	ldr	r2, [pc, #40]	; (80047e0 <HAL_RCC_ClockConfig+0x194>)
 80047b6:	5cd3      	ldrb	r3, [r2, r3]
 80047b8:	000a      	movs	r2, r1
 80047ba:	40da      	lsrs	r2, r3
 80047bc:	4b09      	ldr	r3, [pc, #36]	; (80047e4 <HAL_RCC_ClockConfig+0x198>)
 80047be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80047c0:	2000      	movs	r0, #0
 80047c2:	f7fe fa7f 	bl	8002cc4 <HAL_InitTick>
  
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	0018      	movs	r0, r3
 80047ca:	46bd      	mov	sp, r7
 80047cc:	b004      	add	sp, #16
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40022000 	.word	0x40022000
 80047d4:	40021000 	.word	0x40021000
 80047d8:	00001388 	.word	0x00001388
 80047dc:	fffff8ff 	.word	0xfffff8ff
 80047e0:	08005d50 	.word	0x08005d50
 80047e4:	20000000 	.word	0x20000000

080047e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047e8:	b590      	push	{r4, r7, lr}
 80047ea:	b08f      	sub	sp, #60	; 0x3c
 80047ec:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80047ee:	2314      	movs	r3, #20
 80047f0:	18fb      	adds	r3, r7, r3
 80047f2:	4a2b      	ldr	r2, [pc, #172]	; (80048a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047f4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80047f6:	c313      	stmia	r3!, {r0, r1, r4}
 80047f8:	6812      	ldr	r2, [r2, #0]
 80047fa:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80047fc:	1d3b      	adds	r3, r7, #4
 80047fe:	4a29      	ldr	r2, [pc, #164]	; (80048a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004800:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004802:	c313      	stmia	r3!, {r0, r1, r4}
 8004804:	6812      	ldr	r2, [r2, #0]
 8004806:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800480c:	2300      	movs	r3, #0
 800480e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004810:	2300      	movs	r3, #0
 8004812:	637b      	str	r3, [r7, #52]	; 0x34
 8004814:	2300      	movs	r3, #0
 8004816:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004818:	2300      	movs	r3, #0
 800481a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800481c:	4b22      	ldr	r3, [pc, #136]	; (80048a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004824:	220c      	movs	r2, #12
 8004826:	4013      	ands	r3, r2
 8004828:	2b04      	cmp	r3, #4
 800482a:	d002      	beq.n	8004832 <HAL_RCC_GetSysClockFreq+0x4a>
 800482c:	2b08      	cmp	r3, #8
 800482e:	d003      	beq.n	8004838 <HAL_RCC_GetSysClockFreq+0x50>
 8004830:	e02d      	b.n	800488e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004832:	4b1e      	ldr	r3, [pc, #120]	; (80048ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8004834:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004836:	e02d      	b.n	8004894 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483a:	0c9b      	lsrs	r3, r3, #18
 800483c:	220f      	movs	r2, #15
 800483e:	4013      	ands	r3, r2
 8004840:	2214      	movs	r2, #20
 8004842:	18ba      	adds	r2, r7, r2
 8004844:	5cd3      	ldrb	r3, [r2, r3]
 8004846:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004848:	4b17      	ldr	r3, [pc, #92]	; (80048a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800484a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800484c:	220f      	movs	r2, #15
 800484e:	4013      	ands	r3, r2
 8004850:	1d3a      	adds	r2, r7, #4
 8004852:	5cd3      	ldrb	r3, [r2, r3]
 8004854:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004856:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004858:	2380      	movs	r3, #128	; 0x80
 800485a:	025b      	lsls	r3, r3, #9
 800485c:	4013      	ands	r3, r2
 800485e:	d009      	beq.n	8004874 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004860:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004862:	4812      	ldr	r0, [pc, #72]	; (80048ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8004864:	f7fb fc50 	bl	8000108 <__udivsi3>
 8004868:	0003      	movs	r3, r0
 800486a:	001a      	movs	r2, r3
 800486c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486e:	4353      	muls	r3, r2
 8004870:	637b      	str	r3, [r7, #52]	; 0x34
 8004872:	e009      	b.n	8004888 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004874:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004876:	000a      	movs	r2, r1
 8004878:	0152      	lsls	r2, r2, #5
 800487a:	1a52      	subs	r2, r2, r1
 800487c:	0193      	lsls	r3, r2, #6
 800487e:	1a9b      	subs	r3, r3, r2
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	185b      	adds	r3, r3, r1
 8004884:	021b      	lsls	r3, r3, #8
 8004886:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800488a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800488c:	e002      	b.n	8004894 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800488e:	4b07      	ldr	r3, [pc, #28]	; (80048ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8004890:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004892:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004896:	0018      	movs	r0, r3
 8004898:	46bd      	mov	sp, r7
 800489a:	b00f      	add	sp, #60	; 0x3c
 800489c:	bd90      	pop	{r4, r7, pc}
 800489e:	46c0      	nop			; (mov r8, r8)
 80048a0:	08005cb0 	.word	0x08005cb0
 80048a4:	08005cc0 	.word	0x08005cc0
 80048a8:	40021000 	.word	0x40021000
 80048ac:	007a1200 	.word	0x007a1200

080048b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048b8:	2300      	movs	r3, #0
 80048ba:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80048bc:	2300      	movs	r3, #0
 80048be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	2380      	movs	r3, #128	; 0x80
 80048c6:	025b      	lsls	r3, r3, #9
 80048c8:	4013      	ands	r3, r2
 80048ca:	d100      	bne.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80048cc:	e08e      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80048ce:	2017      	movs	r0, #23
 80048d0:	183b      	adds	r3, r7, r0
 80048d2:	2200      	movs	r2, #0
 80048d4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048d6:	4b5f      	ldr	r3, [pc, #380]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048d8:	69da      	ldr	r2, [r3, #28]
 80048da:	2380      	movs	r3, #128	; 0x80
 80048dc:	055b      	lsls	r3, r3, #21
 80048de:	4013      	ands	r3, r2
 80048e0:	d110      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80048e2:	4b5c      	ldr	r3, [pc, #368]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048e4:	69da      	ldr	r2, [r3, #28]
 80048e6:	4b5b      	ldr	r3, [pc, #364]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048e8:	2180      	movs	r1, #128	; 0x80
 80048ea:	0549      	lsls	r1, r1, #21
 80048ec:	430a      	orrs	r2, r1
 80048ee:	61da      	str	r2, [r3, #28]
 80048f0:	4b58      	ldr	r3, [pc, #352]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80048f2:	69da      	ldr	r2, [r3, #28]
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	055b      	lsls	r3, r3, #21
 80048f8:	4013      	ands	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]
 80048fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048fe:	183b      	adds	r3, r7, r0
 8004900:	2201      	movs	r2, #1
 8004902:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004904:	4b54      	ldr	r3, [pc, #336]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	2380      	movs	r3, #128	; 0x80
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	4013      	ands	r3, r2
 800490e:	d11a      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004910:	4b51      	ldr	r3, [pc, #324]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	4b50      	ldr	r3, [pc, #320]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004916:	2180      	movs	r1, #128	; 0x80
 8004918:	0049      	lsls	r1, r1, #1
 800491a:	430a      	orrs	r2, r1
 800491c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800491e:	f7fe fa17 	bl	8002d50 <HAL_GetTick>
 8004922:	0003      	movs	r3, r0
 8004924:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004926:	e008      	b.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004928:	f7fe fa12 	bl	8002d50 <HAL_GetTick>
 800492c:	0002      	movs	r2, r0
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b64      	cmp	r3, #100	; 0x64
 8004934:	d901      	bls.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e087      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800493a:	4b47      	ldr	r3, [pc, #284]	; (8004a58 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	2380      	movs	r3, #128	; 0x80
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	4013      	ands	r3, r2
 8004944:	d0f0      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004946:	4b43      	ldr	r3, [pc, #268]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004948:	6a1a      	ldr	r2, [r3, #32]
 800494a:	23c0      	movs	r3, #192	; 0xc0
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	4013      	ands	r3, r2
 8004950:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d034      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	23c0      	movs	r3, #192	; 0xc0
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4013      	ands	r3, r2
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	429a      	cmp	r2, r3
 8004966:	d02c      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004968:	4b3a      	ldr	r3, [pc, #232]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	4a3b      	ldr	r2, [pc, #236]	; (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800496e:	4013      	ands	r3, r2
 8004970:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004972:	4b38      	ldr	r3, [pc, #224]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004974:	6a1a      	ldr	r2, [r3, #32]
 8004976:	4b37      	ldr	r3, [pc, #220]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004978:	2180      	movs	r1, #128	; 0x80
 800497a:	0249      	lsls	r1, r1, #9
 800497c:	430a      	orrs	r2, r1
 800497e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004980:	4b34      	ldr	r3, [pc, #208]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004982:	6a1a      	ldr	r2, [r3, #32]
 8004984:	4b33      	ldr	r3, [pc, #204]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004986:	4936      	ldr	r1, [pc, #216]	; (8004a60 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004988:	400a      	ands	r2, r1
 800498a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800498c:	4b31      	ldr	r3, [pc, #196]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	4013      	ands	r3, r2
 8004998:	d013      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499a:	f7fe f9d9 	bl	8002d50 <HAL_GetTick>
 800499e:	0003      	movs	r3, r0
 80049a0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049a2:	e009      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049a4:	f7fe f9d4 	bl	8002d50 <HAL_GetTick>
 80049a8:	0002      	movs	r2, r0
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	4a2d      	ldr	r2, [pc, #180]	; (8004a64 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d901      	bls.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80049b4:	2303      	movs	r3, #3
 80049b6:	e048      	b.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049b8:	4b26      	ldr	r3, [pc, #152]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049ba:	6a1b      	ldr	r3, [r3, #32]
 80049bc:	2202      	movs	r2, #2
 80049be:	4013      	ands	r3, r2
 80049c0:	d0f0      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049c2:	4b24      	ldr	r3, [pc, #144]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	4a25      	ldr	r2, [pc, #148]	; (8004a5c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80049c8:	4013      	ands	r3, r2
 80049ca:	0019      	movs	r1, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685a      	ldr	r2, [r3, #4]
 80049d0:	4b20      	ldr	r3, [pc, #128]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049d2:	430a      	orrs	r2, r1
 80049d4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80049d6:	2317      	movs	r3, #23
 80049d8:	18fb      	adds	r3, r7, r3
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d105      	bne.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049e0:	4b1c      	ldr	r3, [pc, #112]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049e2:	69da      	ldr	r2, [r3, #28]
 80049e4:	4b1b      	ldr	r3, [pc, #108]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049e6:	4920      	ldr	r1, [pc, #128]	; (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80049e8:	400a      	ands	r2, r1
 80049ea:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2201      	movs	r2, #1
 80049f2:	4013      	ands	r3, r2
 80049f4:	d009      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049f6:	4b17      	ldr	r3, [pc, #92]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80049f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fa:	2203      	movs	r2, #3
 80049fc:	4393      	bics	r3, r2
 80049fe:	0019      	movs	r1, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	4b13      	ldr	r3, [pc, #76]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a06:	430a      	orrs	r2, r1
 8004a08:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	4013      	ands	r3, r2
 8004a12:	d009      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a14:	4b0f      	ldr	r3, [pc, #60]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a18:	2210      	movs	r2, #16
 8004a1a:	4393      	bics	r3, r2
 8004a1c:	0019      	movs	r1, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	4b0c      	ldr	r3, [pc, #48]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a24:	430a      	orrs	r2, r1
 8004a26:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	2380      	movs	r3, #128	; 0x80
 8004a2e:	00db      	lsls	r3, r3, #3
 8004a30:	4013      	ands	r3, r2
 8004a32:	d009      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004a34:	4b07      	ldr	r3, [pc, #28]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a38:	2240      	movs	r2, #64	; 0x40
 8004a3a:	4393      	bics	r3, r2
 8004a3c:	0019      	movs	r1, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	691a      	ldr	r2, [r3, #16]
 8004a42:	4b04      	ldr	r3, [pc, #16]	; (8004a54 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004a44:	430a      	orrs	r2, r1
 8004a46:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	b006      	add	sp, #24
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	46c0      	nop			; (mov r8, r8)
 8004a54:	40021000 	.word	0x40021000
 8004a58:	40007000 	.word	0x40007000
 8004a5c:	fffffcff 	.word	0xfffffcff
 8004a60:	fffeffff 	.word	0xfffeffff
 8004a64:	00001388 	.word	0x00001388
 8004a68:	efffffff 	.word	0xefffffff

08004a6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b082      	sub	sp, #8
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d101      	bne.n	8004a7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e042      	b.n	8004b04 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	223d      	movs	r2, #61	; 0x3d
 8004a82:	5c9b      	ldrb	r3, [r3, r2]
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d107      	bne.n	8004a9a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	223c      	movs	r2, #60	; 0x3c
 8004a8e:	2100      	movs	r1, #0
 8004a90:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	0018      	movs	r0, r3
 8004a96:	f7fe f83f 	bl	8002b18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	223d      	movs	r2, #61	; 0x3d
 8004a9e:	2102      	movs	r1, #2
 8004aa0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	3304      	adds	r3, #4
 8004aaa:	0019      	movs	r1, r3
 8004aac:	0010      	movs	r0, r2
 8004aae:	f000 fad7 	bl	8005060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2246      	movs	r2, #70	; 0x46
 8004ab6:	2101      	movs	r1, #1
 8004ab8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	223e      	movs	r2, #62	; 0x3e
 8004abe:	2101      	movs	r1, #1
 8004ac0:	5499      	strb	r1, [r3, r2]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	223f      	movs	r2, #63	; 0x3f
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	5499      	strb	r1, [r3, r2]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2240      	movs	r2, #64	; 0x40
 8004ace:	2101      	movs	r1, #1
 8004ad0:	5499      	strb	r1, [r3, r2]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2241      	movs	r2, #65	; 0x41
 8004ad6:	2101      	movs	r1, #1
 8004ad8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2242      	movs	r2, #66	; 0x42
 8004ade:	2101      	movs	r1, #1
 8004ae0:	5499      	strb	r1, [r3, r2]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2243      	movs	r2, #67	; 0x43
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	5499      	strb	r1, [r3, r2]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2244      	movs	r2, #68	; 0x44
 8004aee:	2101      	movs	r1, #1
 8004af0:	5499      	strb	r1, [r3, r2]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2245      	movs	r2, #69	; 0x45
 8004af6:	2101      	movs	r1, #1
 8004af8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	223d      	movs	r2, #61	; 0x3d
 8004afe:	2101      	movs	r1, #1
 8004b00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	0018      	movs	r0, r3
 8004b06:	46bd      	mov	sp, r7
 8004b08:	b002      	add	sp, #8
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e042      	b.n	8004ba4 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	223d      	movs	r2, #61	; 0x3d
 8004b22:	5c9b      	ldrb	r3, [r3, r2]
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d107      	bne.n	8004b3a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	223c      	movs	r2, #60	; 0x3c
 8004b2e:	2100      	movs	r1, #0
 8004b30:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	0018      	movs	r0, r3
 8004b36:	f000 f839 	bl	8004bac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	223d      	movs	r2, #61	; 0x3d
 8004b3e:	2102      	movs	r1, #2
 8004b40:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	3304      	adds	r3, #4
 8004b4a:	0019      	movs	r1, r3
 8004b4c:	0010      	movs	r0, r2
 8004b4e:	f000 fa87 	bl	8005060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2246      	movs	r2, #70	; 0x46
 8004b56:	2101      	movs	r1, #1
 8004b58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	223e      	movs	r2, #62	; 0x3e
 8004b5e:	2101      	movs	r1, #1
 8004b60:	5499      	strb	r1, [r3, r2]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	223f      	movs	r2, #63	; 0x3f
 8004b66:	2101      	movs	r1, #1
 8004b68:	5499      	strb	r1, [r3, r2]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2240      	movs	r2, #64	; 0x40
 8004b6e:	2101      	movs	r1, #1
 8004b70:	5499      	strb	r1, [r3, r2]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2241      	movs	r2, #65	; 0x41
 8004b76:	2101      	movs	r1, #1
 8004b78:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2242      	movs	r2, #66	; 0x42
 8004b7e:	2101      	movs	r1, #1
 8004b80:	5499      	strb	r1, [r3, r2]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2243      	movs	r2, #67	; 0x43
 8004b86:	2101      	movs	r1, #1
 8004b88:	5499      	strb	r1, [r3, r2]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2244      	movs	r2, #68	; 0x44
 8004b8e:	2101      	movs	r1, #1
 8004b90:	5499      	strb	r1, [r3, r2]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2245      	movs	r2, #69	; 0x45
 8004b96:	2101      	movs	r1, #1
 8004b98:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	223d      	movs	r2, #61	; 0x3d
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	b002      	add	sp, #8
 8004baa:	bd80      	pop	{r7, pc}

08004bac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bb4:	46c0      	nop			; (mov r8, r8)
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	b002      	add	sp, #8
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
 8004bc4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d108      	bne.n	8004bde <HAL_TIM_PWM_Start+0x22>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	223e      	movs	r2, #62	; 0x3e
 8004bd0:	5c9b      	ldrb	r3, [r3, r2]
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	1e5a      	subs	r2, r3, #1
 8004bd8:	4193      	sbcs	r3, r2
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	e01f      	b.n	8004c1e <HAL_TIM_PWM_Start+0x62>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b04      	cmp	r3, #4
 8004be2:	d108      	bne.n	8004bf6 <HAL_TIM_PWM_Start+0x3a>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	223f      	movs	r2, #63	; 0x3f
 8004be8:	5c9b      	ldrb	r3, [r3, r2]
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	3b01      	subs	r3, #1
 8004bee:	1e5a      	subs	r2, r3, #1
 8004bf0:	4193      	sbcs	r3, r2
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	e013      	b.n	8004c1e <HAL_TIM_PWM_Start+0x62>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b08      	cmp	r3, #8
 8004bfa:	d108      	bne.n	8004c0e <HAL_TIM_PWM_Start+0x52>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2240      	movs	r2, #64	; 0x40
 8004c00:	5c9b      	ldrb	r3, [r3, r2]
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	3b01      	subs	r3, #1
 8004c06:	1e5a      	subs	r2, r3, #1
 8004c08:	4193      	sbcs	r3, r2
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	e007      	b.n	8004c1e <HAL_TIM_PWM_Start+0x62>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2241      	movs	r2, #65	; 0x41
 8004c12:	5c9b      	ldrb	r3, [r3, r2]
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	3b01      	subs	r3, #1
 8004c18:	1e5a      	subs	r2, r3, #1
 8004c1a:	4193      	sbcs	r3, r2
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e074      	b.n	8004d10 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d104      	bne.n	8004c36 <HAL_TIM_PWM_Start+0x7a>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	223e      	movs	r2, #62	; 0x3e
 8004c30:	2102      	movs	r1, #2
 8004c32:	5499      	strb	r1, [r3, r2]
 8004c34:	e013      	b.n	8004c5e <HAL_TIM_PWM_Start+0xa2>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b04      	cmp	r3, #4
 8004c3a:	d104      	bne.n	8004c46 <HAL_TIM_PWM_Start+0x8a>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	223f      	movs	r2, #63	; 0x3f
 8004c40:	2102      	movs	r1, #2
 8004c42:	5499      	strb	r1, [r3, r2]
 8004c44:	e00b      	b.n	8004c5e <HAL_TIM_PWM_Start+0xa2>
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	d104      	bne.n	8004c56 <HAL_TIM_PWM_Start+0x9a>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2240      	movs	r2, #64	; 0x40
 8004c50:	2102      	movs	r1, #2
 8004c52:	5499      	strb	r1, [r3, r2]
 8004c54:	e003      	b.n	8004c5e <HAL_TIM_PWM_Start+0xa2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2241      	movs	r2, #65	; 0x41
 8004c5a:	2102      	movs	r1, #2
 8004c5c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6839      	ldr	r1, [r7, #0]
 8004c64:	2201      	movs	r2, #1
 8004c66:	0018      	movs	r0, r3
 8004c68:	f000 fd10 	bl	800568c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a29      	ldr	r2, [pc, #164]	; (8004d18 <HAL_TIM_PWM_Start+0x15c>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d00e      	beq.n	8004c94 <HAL_TIM_PWM_Start+0xd8>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a28      	ldr	r2, [pc, #160]	; (8004d1c <HAL_TIM_PWM_Start+0x160>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d009      	beq.n	8004c94 <HAL_TIM_PWM_Start+0xd8>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a26      	ldr	r2, [pc, #152]	; (8004d20 <HAL_TIM_PWM_Start+0x164>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d004      	beq.n	8004c94 <HAL_TIM_PWM_Start+0xd8>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a25      	ldr	r2, [pc, #148]	; (8004d24 <HAL_TIM_PWM_Start+0x168>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d101      	bne.n	8004c98 <HAL_TIM_PWM_Start+0xdc>
 8004c94:	2301      	movs	r3, #1
 8004c96:	e000      	b.n	8004c9a <HAL_TIM_PWM_Start+0xde>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d008      	beq.n	8004cb0 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2180      	movs	r1, #128	; 0x80
 8004caa:	0209      	lsls	r1, r1, #8
 8004cac:	430a      	orrs	r2, r1
 8004cae:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a18      	ldr	r2, [pc, #96]	; (8004d18 <HAL_TIM_PWM_Start+0x15c>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d00f      	beq.n	8004cda <HAL_TIM_PWM_Start+0x11e>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	2380      	movs	r3, #128	; 0x80
 8004cc0:	05db      	lsls	r3, r3, #23
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d009      	beq.n	8004cda <HAL_TIM_PWM_Start+0x11e>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a17      	ldr	r2, [pc, #92]	; (8004d28 <HAL_TIM_PWM_Start+0x16c>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d004      	beq.n	8004cda <HAL_TIM_PWM_Start+0x11e>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a11      	ldr	r2, [pc, #68]	; (8004d1c <HAL_TIM_PWM_Start+0x160>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d111      	bne.n	8004cfe <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	2207      	movs	r2, #7
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2b06      	cmp	r3, #6
 8004cea:	d010      	beq.n	8004d0e <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2101      	movs	r1, #1
 8004cf8:	430a      	orrs	r2, r1
 8004cfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cfc:	e007      	b.n	8004d0e <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2101      	movs	r1, #1
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	0018      	movs	r0, r3
 8004d12:	46bd      	mov	sp, r7
 8004d14:	b004      	add	sp, #16
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40012c00 	.word	0x40012c00
 8004d1c:	40014000 	.word	0x40014000
 8004d20:	40014400 	.word	0x40014400
 8004d24:	40014800 	.word	0x40014800
 8004d28:	40000400 	.word	0x40000400

08004d2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d38:	2317      	movs	r3, #23
 8004d3a:	18fb      	adds	r3, r7, r3
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	223c      	movs	r2, #60	; 0x3c
 8004d44:	5c9b      	ldrb	r3, [r3, r2]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d101      	bne.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x22>
 8004d4a:	2302      	movs	r3, #2
 8004d4c:	e0ad      	b.n	8004eaa <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	223c      	movs	r2, #60	; 0x3c
 8004d52:	2101      	movs	r1, #1
 8004d54:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b0c      	cmp	r3, #12
 8004d5a:	d100      	bne.n	8004d5e <HAL_TIM_PWM_ConfigChannel+0x32>
 8004d5c:	e076      	b.n	8004e4c <HAL_TIM_PWM_ConfigChannel+0x120>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b0c      	cmp	r3, #12
 8004d62:	d900      	bls.n	8004d66 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8004d64:	e095      	b.n	8004e92 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d04e      	beq.n	8004e0a <HAL_TIM_PWM_ConfigChannel+0xde>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2b08      	cmp	r3, #8
 8004d70:	d900      	bls.n	8004d74 <HAL_TIM_PWM_ConfigChannel+0x48>
 8004d72:	e08e      	b.n	8004e92 <HAL_TIM_PWM_ConfigChannel+0x166>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_TIM_PWM_ConfigChannel+0x56>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b04      	cmp	r3, #4
 8004d7e:	d021      	beq.n	8004dc4 <HAL_TIM_PWM_ConfigChannel+0x98>
 8004d80:	e087      	b.n	8004e92 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	0011      	movs	r1, r2
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	f000 f9e8 	bl	8005160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	699a      	ldr	r2, [r3, #24]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2108      	movs	r1, #8
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699a      	ldr	r2, [r3, #24]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2104      	movs	r1, #4
 8004dac:	438a      	bics	r2, r1
 8004dae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	6999      	ldr	r1, [r3, #24]
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	691a      	ldr	r2, [r3, #16]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	430a      	orrs	r2, r1
 8004dc0:	619a      	str	r2, [r3, #24]
      break;
 8004dc2:	e06b      	b.n	8004e9c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	0011      	movs	r1, r2
 8004dcc:	0018      	movs	r0, r3
 8004dce:	f000 fa4f 	bl	8005270 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	699a      	ldr	r2, [r3, #24]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2180      	movs	r1, #128	; 0x80
 8004dde:	0109      	lsls	r1, r1, #4
 8004de0:	430a      	orrs	r2, r1
 8004de2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	699a      	ldr	r2, [r3, #24]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4931      	ldr	r1, [pc, #196]	; (8004eb4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004df0:	400a      	ands	r2, r1
 8004df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6999      	ldr	r1, [r3, #24]
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	021a      	lsls	r2, r3, #8
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	619a      	str	r2, [r3, #24]
      break;
 8004e08:	e048      	b.n	8004e9c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	68ba      	ldr	r2, [r7, #8]
 8004e10:	0011      	movs	r1, r2
 8004e12:	0018      	movs	r0, r3
 8004e14:	f000 fab0 	bl	8005378 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	69da      	ldr	r2, [r3, #28]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2108      	movs	r1, #8
 8004e24:	430a      	orrs	r2, r1
 8004e26:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	69da      	ldr	r2, [r3, #28]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2104      	movs	r1, #4
 8004e34:	438a      	bics	r2, r1
 8004e36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	69d9      	ldr	r1, [r3, #28]
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	691a      	ldr	r2, [r3, #16]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	61da      	str	r2, [r3, #28]
      break;
 8004e4a:	e027      	b.n	8004e9c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68ba      	ldr	r2, [r7, #8]
 8004e52:	0011      	movs	r1, r2
 8004e54:	0018      	movs	r0, r3
 8004e56:	f000 fb15 	bl	8005484 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	69da      	ldr	r2, [r3, #28]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2180      	movs	r1, #128	; 0x80
 8004e66:	0109      	lsls	r1, r1, #4
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	69da      	ldr	r2, [r3, #28]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	490f      	ldr	r1, [pc, #60]	; (8004eb4 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004e78:	400a      	ands	r2, r1
 8004e7a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	69d9      	ldr	r1, [r3, #28]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	021a      	lsls	r2, r3, #8
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	430a      	orrs	r2, r1
 8004e8e:	61da      	str	r2, [r3, #28]
      break;
 8004e90:	e004      	b.n	8004e9c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004e92:	2317      	movs	r3, #23
 8004e94:	18fb      	adds	r3, r7, r3
 8004e96:	2201      	movs	r2, #1
 8004e98:	701a      	strb	r2, [r3, #0]
      break;
 8004e9a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	223c      	movs	r2, #60	; 0x3c
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	5499      	strb	r1, [r3, r2]

  return status;
 8004ea4:	2317      	movs	r3, #23
 8004ea6:	18fb      	adds	r3, r7, r3
 8004ea8:	781b      	ldrb	r3, [r3, #0]
}
 8004eaa:	0018      	movs	r0, r3
 8004eac:	46bd      	mov	sp, r7
 8004eae:	b006      	add	sp, #24
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	46c0      	nop			; (mov r8, r8)
 8004eb4:	fffffbff 	.word	0xfffffbff

08004eb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ec2:	230f      	movs	r3, #15
 8004ec4:	18fb      	adds	r3, r7, r3
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	223c      	movs	r2, #60	; 0x3c
 8004ece:	5c9b      	ldrb	r3, [r3, r2]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d101      	bne.n	8004ed8 <HAL_TIM_ConfigClockSource+0x20>
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	e0bc      	b.n	8005052 <HAL_TIM_ConfigClockSource+0x19a>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	223c      	movs	r2, #60	; 0x3c
 8004edc:	2101      	movs	r1, #1
 8004ede:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	223d      	movs	r2, #61	; 0x3d
 8004ee4:	2102      	movs	r1, #2
 8004ee6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	2277      	movs	r2, #119	; 0x77
 8004ef4:	4393      	bics	r3, r2
 8004ef6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	4a58      	ldr	r2, [pc, #352]	; (800505c <HAL_TIM_ConfigClockSource+0x1a4>)
 8004efc:	4013      	ands	r3, r2
 8004efe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68ba      	ldr	r2, [r7, #8]
 8004f06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2280      	movs	r2, #128	; 0x80
 8004f0e:	0192      	lsls	r2, r2, #6
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d040      	beq.n	8004f96 <HAL_TIM_ConfigClockSource+0xde>
 8004f14:	2280      	movs	r2, #128	; 0x80
 8004f16:	0192      	lsls	r2, r2, #6
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d900      	bls.n	8004f1e <HAL_TIM_ConfigClockSource+0x66>
 8004f1c:	e088      	b.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f1e:	2280      	movs	r2, #128	; 0x80
 8004f20:	0152      	lsls	r2, r2, #5
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d100      	bne.n	8004f28 <HAL_TIM_ConfigClockSource+0x70>
 8004f26:	e088      	b.n	800503a <HAL_TIM_ConfigClockSource+0x182>
 8004f28:	2280      	movs	r2, #128	; 0x80
 8004f2a:	0152      	lsls	r2, r2, #5
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d900      	bls.n	8004f32 <HAL_TIM_ConfigClockSource+0x7a>
 8004f30:	e07e      	b.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f32:	2b70      	cmp	r3, #112	; 0x70
 8004f34:	d018      	beq.n	8004f68 <HAL_TIM_ConfigClockSource+0xb0>
 8004f36:	d900      	bls.n	8004f3a <HAL_TIM_ConfigClockSource+0x82>
 8004f38:	e07a      	b.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f3a:	2b60      	cmp	r3, #96	; 0x60
 8004f3c:	d04f      	beq.n	8004fde <HAL_TIM_ConfigClockSource+0x126>
 8004f3e:	d900      	bls.n	8004f42 <HAL_TIM_ConfigClockSource+0x8a>
 8004f40:	e076      	b.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f42:	2b50      	cmp	r3, #80	; 0x50
 8004f44:	d03b      	beq.n	8004fbe <HAL_TIM_ConfigClockSource+0x106>
 8004f46:	d900      	bls.n	8004f4a <HAL_TIM_ConfigClockSource+0x92>
 8004f48:	e072      	b.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f4a:	2b40      	cmp	r3, #64	; 0x40
 8004f4c:	d057      	beq.n	8004ffe <HAL_TIM_ConfigClockSource+0x146>
 8004f4e:	d900      	bls.n	8004f52 <HAL_TIM_ConfigClockSource+0x9a>
 8004f50:	e06e      	b.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f52:	2b30      	cmp	r3, #48	; 0x30
 8004f54:	d063      	beq.n	800501e <HAL_TIM_ConfigClockSource+0x166>
 8004f56:	d86b      	bhi.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f58:	2b20      	cmp	r3, #32
 8004f5a:	d060      	beq.n	800501e <HAL_TIM_ConfigClockSource+0x166>
 8004f5c:	d868      	bhi.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d05d      	beq.n	800501e <HAL_TIM_ConfigClockSource+0x166>
 8004f62:	2b10      	cmp	r3, #16
 8004f64:	d05b      	beq.n	800501e <HAL_TIM_ConfigClockSource+0x166>
 8004f66:	e063      	b.n	8005030 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6818      	ldr	r0, [r3, #0]
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	6899      	ldr	r1, [r3, #8]
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	f000 fb68 	bl	800564c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2277      	movs	r2, #119	; 0x77
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68ba      	ldr	r2, [r7, #8]
 8004f92:	609a      	str	r2, [r3, #8]
      break;
 8004f94:	e052      	b.n	800503c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6818      	ldr	r0, [r3, #0]
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	6899      	ldr	r1, [r3, #8]
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f000 fb51 	bl	800564c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	689a      	ldr	r2, [r3, #8]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2180      	movs	r1, #128	; 0x80
 8004fb6:	01c9      	lsls	r1, r1, #7
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	609a      	str	r2, [r3, #8]
      break;
 8004fbc:	e03e      	b.n	800503c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6818      	ldr	r0, [r3, #0]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	6859      	ldr	r1, [r3, #4]
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	001a      	movs	r2, r3
 8004fcc:	f000 fac4 	bl	8005558 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2150      	movs	r1, #80	; 0x50
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	f000 fb1e 	bl	8005618 <TIM_ITRx_SetConfig>
      break;
 8004fdc:	e02e      	b.n	800503c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6818      	ldr	r0, [r3, #0]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	6859      	ldr	r1, [r3, #4]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	001a      	movs	r2, r3
 8004fec:	f000 fae2 	bl	80055b4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2160      	movs	r1, #96	; 0x60
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	f000 fb0e 	bl	8005618 <TIM_ITRx_SetConfig>
      break;
 8004ffc:	e01e      	b.n	800503c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6818      	ldr	r0, [r3, #0]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	6859      	ldr	r1, [r3, #4]
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	001a      	movs	r2, r3
 800500c:	f000 faa4 	bl	8005558 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2140      	movs	r1, #64	; 0x40
 8005016:	0018      	movs	r0, r3
 8005018:	f000 fafe 	bl	8005618 <TIM_ITRx_SetConfig>
      break;
 800501c:	e00e      	b.n	800503c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	0019      	movs	r1, r3
 8005028:	0010      	movs	r0, r2
 800502a:	f000 faf5 	bl	8005618 <TIM_ITRx_SetConfig>
      break;
 800502e:	e005      	b.n	800503c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005030:	230f      	movs	r3, #15
 8005032:	18fb      	adds	r3, r7, r3
 8005034:	2201      	movs	r2, #1
 8005036:	701a      	strb	r2, [r3, #0]
      break;
 8005038:	e000      	b.n	800503c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800503a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	223d      	movs	r2, #61	; 0x3d
 8005040:	2101      	movs	r1, #1
 8005042:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	223c      	movs	r2, #60	; 0x3c
 8005048:	2100      	movs	r1, #0
 800504a:	5499      	strb	r1, [r3, r2]

  return status;
 800504c:	230f      	movs	r3, #15
 800504e:	18fb      	adds	r3, r7, r3
 8005050:	781b      	ldrb	r3, [r3, #0]
}
 8005052:	0018      	movs	r0, r3
 8005054:	46bd      	mov	sp, r7
 8005056:	b004      	add	sp, #16
 8005058:	bd80      	pop	{r7, pc}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	ffff00ff 	.word	0xffff00ff

08005060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a34      	ldr	r2, [pc, #208]	; (8005144 <TIM_Base_SetConfig+0xe4>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d008      	beq.n	800508a <TIM_Base_SetConfig+0x2a>
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	2380      	movs	r3, #128	; 0x80
 800507c:	05db      	lsls	r3, r3, #23
 800507e:	429a      	cmp	r2, r3
 8005080:	d003      	beq.n	800508a <TIM_Base_SetConfig+0x2a>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a30      	ldr	r2, [pc, #192]	; (8005148 <TIM_Base_SetConfig+0xe8>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d108      	bne.n	800509c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2270      	movs	r2, #112	; 0x70
 800508e:	4393      	bics	r3, r2
 8005090:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4313      	orrs	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	4a29      	ldr	r2, [pc, #164]	; (8005144 <TIM_Base_SetConfig+0xe4>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d018      	beq.n	80050d6 <TIM_Base_SetConfig+0x76>
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	2380      	movs	r3, #128	; 0x80
 80050a8:	05db      	lsls	r3, r3, #23
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d013      	beq.n	80050d6 <TIM_Base_SetConfig+0x76>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a25      	ldr	r2, [pc, #148]	; (8005148 <TIM_Base_SetConfig+0xe8>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d00f      	beq.n	80050d6 <TIM_Base_SetConfig+0x76>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a24      	ldr	r2, [pc, #144]	; (800514c <TIM_Base_SetConfig+0xec>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d00b      	beq.n	80050d6 <TIM_Base_SetConfig+0x76>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a23      	ldr	r2, [pc, #140]	; (8005150 <TIM_Base_SetConfig+0xf0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d007      	beq.n	80050d6 <TIM_Base_SetConfig+0x76>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a22      	ldr	r2, [pc, #136]	; (8005154 <TIM_Base_SetConfig+0xf4>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d003      	beq.n	80050d6 <TIM_Base_SetConfig+0x76>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a21      	ldr	r2, [pc, #132]	; (8005158 <TIM_Base_SetConfig+0xf8>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d108      	bne.n	80050e8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	4a20      	ldr	r2, [pc, #128]	; (800515c <TIM_Base_SetConfig+0xfc>)
 80050da:	4013      	ands	r3, r2
 80050dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	68db      	ldr	r3, [r3, #12]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2280      	movs	r2, #128	; 0x80
 80050ec:	4393      	bics	r3, r2
 80050ee:	001a      	movs	r2, r3
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a0c      	ldr	r2, [pc, #48]	; (8005144 <TIM_Base_SetConfig+0xe4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d00b      	beq.n	800512e <TIM_Base_SetConfig+0xce>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a0d      	ldr	r2, [pc, #52]	; (8005150 <TIM_Base_SetConfig+0xf0>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d007      	beq.n	800512e <TIM_Base_SetConfig+0xce>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a0c      	ldr	r2, [pc, #48]	; (8005154 <TIM_Base_SetConfig+0xf4>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d003      	beq.n	800512e <TIM_Base_SetConfig+0xce>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a0b      	ldr	r2, [pc, #44]	; (8005158 <TIM_Base_SetConfig+0xf8>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d103      	bne.n	8005136 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	691a      	ldr	r2, [r3, #16]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2201      	movs	r2, #1
 800513a:	615a      	str	r2, [r3, #20]
}
 800513c:	46c0      	nop			; (mov r8, r8)
 800513e:	46bd      	mov	sp, r7
 8005140:	b004      	add	sp, #16
 8005142:	bd80      	pop	{r7, pc}
 8005144:	40012c00 	.word	0x40012c00
 8005148:	40000400 	.word	0x40000400
 800514c:	40002000 	.word	0x40002000
 8005150:	40014000 	.word	0x40014000
 8005154:	40014400 	.word	0x40014400
 8005158:	40014800 	.word	0x40014800
 800515c:	fffffcff 	.word	0xfffffcff

08005160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a1b      	ldr	r3, [r3, #32]
 800516e:	2201      	movs	r2, #1
 8005170:	4393      	bics	r3, r2
 8005172:	001a      	movs	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a1b      	ldr	r3, [r3, #32]
 800517c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2270      	movs	r2, #112	; 0x70
 800518e:	4393      	bics	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2203      	movs	r2, #3
 8005196:	4393      	bics	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	2202      	movs	r2, #2
 80051a8:	4393      	bics	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a27      	ldr	r2, [pc, #156]	; (8005258 <TIM_OC1_SetConfig+0xf8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d00b      	beq.n	80051d6 <TIM_OC1_SetConfig+0x76>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a26      	ldr	r2, [pc, #152]	; (800525c <TIM_OC1_SetConfig+0xfc>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d007      	beq.n	80051d6 <TIM_OC1_SetConfig+0x76>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a25      	ldr	r2, [pc, #148]	; (8005260 <TIM_OC1_SetConfig+0x100>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d003      	beq.n	80051d6 <TIM_OC1_SetConfig+0x76>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a24      	ldr	r2, [pc, #144]	; (8005264 <TIM_OC1_SetConfig+0x104>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d10c      	bne.n	80051f0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	2208      	movs	r2, #8
 80051da:	4393      	bics	r3, r2
 80051dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	2204      	movs	r2, #4
 80051ec:	4393      	bics	r3, r2
 80051ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	4a19      	ldr	r2, [pc, #100]	; (8005258 <TIM_OC1_SetConfig+0xf8>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d00b      	beq.n	8005210 <TIM_OC1_SetConfig+0xb0>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	4a18      	ldr	r2, [pc, #96]	; (800525c <TIM_OC1_SetConfig+0xfc>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d007      	beq.n	8005210 <TIM_OC1_SetConfig+0xb0>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	4a17      	ldr	r2, [pc, #92]	; (8005260 <TIM_OC1_SetConfig+0x100>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d003      	beq.n	8005210 <TIM_OC1_SetConfig+0xb0>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a16      	ldr	r2, [pc, #88]	; (8005264 <TIM_OC1_SetConfig+0x104>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d111      	bne.n	8005234 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	4a15      	ldr	r2, [pc, #84]	; (8005268 <TIM_OC1_SetConfig+0x108>)
 8005214:	4013      	ands	r3, r2
 8005216:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	4a14      	ldr	r2, [pc, #80]	; (800526c <TIM_OC1_SetConfig+0x10c>)
 800521c:	4013      	ands	r3, r2
 800521e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	695b      	ldr	r3, [r3, #20]
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	4313      	orrs	r3, r2
 8005228:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	4313      	orrs	r3, r2
 8005232:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	621a      	str	r2, [r3, #32]
}
 800524e:	46c0      	nop			; (mov r8, r8)
 8005250:	46bd      	mov	sp, r7
 8005252:	b006      	add	sp, #24
 8005254:	bd80      	pop	{r7, pc}
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	40012c00 	.word	0x40012c00
 800525c:	40014000 	.word	0x40014000
 8005260:	40014400 	.word	0x40014400
 8005264:	40014800 	.word	0x40014800
 8005268:	fffffeff 	.word	0xfffffeff
 800526c:	fffffdff 	.word	0xfffffdff

08005270 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	2210      	movs	r2, #16
 8005280:	4393      	bics	r3, r2
 8005282:	001a      	movs	r2, r3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6a1b      	ldr	r3, [r3, #32]
 800528c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	699b      	ldr	r3, [r3, #24]
 8005298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	4a2e      	ldr	r2, [pc, #184]	; (8005358 <TIM_OC2_SetConfig+0xe8>)
 800529e:	4013      	ands	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	4a2d      	ldr	r2, [pc, #180]	; (800535c <TIM_OC2_SetConfig+0xec>)
 80052a6:	4013      	ands	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	021b      	lsls	r3, r3, #8
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	2220      	movs	r2, #32
 80052ba:	4393      	bics	r3, r2
 80052bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	011b      	lsls	r3, r3, #4
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a24      	ldr	r2, [pc, #144]	; (8005360 <TIM_OC2_SetConfig+0xf0>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d10d      	bne.n	80052ee <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2280      	movs	r2, #128	; 0x80
 80052d6:	4393      	bics	r3, r2
 80052d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	2240      	movs	r2, #64	; 0x40
 80052ea:	4393      	bics	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a1b      	ldr	r2, [pc, #108]	; (8005360 <TIM_OC2_SetConfig+0xf0>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d00b      	beq.n	800530e <TIM_OC2_SetConfig+0x9e>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a1a      	ldr	r2, [pc, #104]	; (8005364 <TIM_OC2_SetConfig+0xf4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d007      	beq.n	800530e <TIM_OC2_SetConfig+0x9e>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a19      	ldr	r2, [pc, #100]	; (8005368 <TIM_OC2_SetConfig+0xf8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d003      	beq.n	800530e <TIM_OC2_SetConfig+0x9e>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a18      	ldr	r2, [pc, #96]	; (800536c <TIM_OC2_SetConfig+0xfc>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d113      	bne.n	8005336 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	4a17      	ldr	r2, [pc, #92]	; (8005370 <TIM_OC2_SetConfig+0x100>)
 8005312:	4013      	ands	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	4a16      	ldr	r2, [pc, #88]	; (8005374 <TIM_OC2_SetConfig+0x104>)
 800531a:	4013      	ands	r3, r2
 800531c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	693a      	ldr	r2, [r7, #16]
 8005332:	4313      	orrs	r3, r2
 8005334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	621a      	str	r2, [r3, #32]
}
 8005350:	46c0      	nop			; (mov r8, r8)
 8005352:	46bd      	mov	sp, r7
 8005354:	b006      	add	sp, #24
 8005356:	bd80      	pop	{r7, pc}
 8005358:	ffff8fff 	.word	0xffff8fff
 800535c:	fffffcff 	.word	0xfffffcff
 8005360:	40012c00 	.word	0x40012c00
 8005364:	40014000 	.word	0x40014000
 8005368:	40014400 	.word	0x40014400
 800536c:	40014800 	.word	0x40014800
 8005370:	fffffbff 	.word	0xfffffbff
 8005374:	fffff7ff 	.word	0xfffff7ff

08005378 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	4a35      	ldr	r2, [pc, #212]	; (800545c <TIM_OC3_SetConfig+0xe4>)
 8005388:	401a      	ands	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a1b      	ldr	r3, [r3, #32]
 8005392:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2270      	movs	r2, #112	; 0x70
 80053a4:	4393      	bics	r3, r2
 80053a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2203      	movs	r2, #3
 80053ac:	4393      	bics	r3, r2
 80053ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	4a28      	ldr	r2, [pc, #160]	; (8005460 <TIM_OC3_SetConfig+0xe8>)
 80053be:	4013      	ands	r3, r2
 80053c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	021b      	lsls	r3, r3, #8
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a24      	ldr	r2, [pc, #144]	; (8005464 <TIM_OC3_SetConfig+0xec>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d10d      	bne.n	80053f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	4a23      	ldr	r2, [pc, #140]	; (8005468 <TIM_OC3_SetConfig+0xf0>)
 80053da:	4013      	ands	r3, r2
 80053dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	021b      	lsls	r3, r3, #8
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	4a1f      	ldr	r2, [pc, #124]	; (800546c <TIM_OC3_SetConfig+0xf4>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a1b      	ldr	r2, [pc, #108]	; (8005464 <TIM_OC3_SetConfig+0xec>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d00b      	beq.n	8005412 <TIM_OC3_SetConfig+0x9a>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a1c      	ldr	r2, [pc, #112]	; (8005470 <TIM_OC3_SetConfig+0xf8>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d007      	beq.n	8005412 <TIM_OC3_SetConfig+0x9a>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a1b      	ldr	r2, [pc, #108]	; (8005474 <TIM_OC3_SetConfig+0xfc>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d003      	beq.n	8005412 <TIM_OC3_SetConfig+0x9a>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a1a      	ldr	r2, [pc, #104]	; (8005478 <TIM_OC3_SetConfig+0x100>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d113      	bne.n	800543a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	4a19      	ldr	r2, [pc, #100]	; (800547c <TIM_OC3_SetConfig+0x104>)
 8005416:	4013      	ands	r3, r2
 8005418:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	4a18      	ldr	r2, [pc, #96]	; (8005480 <TIM_OC3_SetConfig+0x108>)
 800541e:	4013      	ands	r3, r2
 8005420:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	011b      	lsls	r3, r3, #4
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	4313      	orrs	r3, r2
 800542c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	4313      	orrs	r3, r2
 8005438:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	693a      	ldr	r2, [r7, #16]
 800543e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	621a      	str	r2, [r3, #32]
}
 8005454:	46c0      	nop			; (mov r8, r8)
 8005456:	46bd      	mov	sp, r7
 8005458:	b006      	add	sp, #24
 800545a:	bd80      	pop	{r7, pc}
 800545c:	fffffeff 	.word	0xfffffeff
 8005460:	fffffdff 	.word	0xfffffdff
 8005464:	40012c00 	.word	0x40012c00
 8005468:	fffff7ff 	.word	0xfffff7ff
 800546c:	fffffbff 	.word	0xfffffbff
 8005470:	40014000 	.word	0x40014000
 8005474:	40014400 	.word	0x40014400
 8005478:	40014800 	.word	0x40014800
 800547c:	ffffefff 	.word	0xffffefff
 8005480:	ffffdfff 	.word	0xffffdfff

08005484 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	4a28      	ldr	r2, [pc, #160]	; (8005534 <TIM_OC4_SetConfig+0xb0>)
 8005494:	401a      	ands	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	4a22      	ldr	r2, [pc, #136]	; (8005538 <TIM_OC4_SetConfig+0xb4>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	4a21      	ldr	r2, [pc, #132]	; (800553c <TIM_OC4_SetConfig+0xb8>)
 80054b8:	4013      	ands	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	021b      	lsls	r3, r3, #8
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	4a1d      	ldr	r2, [pc, #116]	; (8005540 <TIM_OC4_SetConfig+0xbc>)
 80054cc:	4013      	ands	r3, r2
 80054ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	031b      	lsls	r3, r3, #12
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	4313      	orrs	r3, r2
 80054da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a19      	ldr	r2, [pc, #100]	; (8005544 <TIM_OC4_SetConfig+0xc0>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d00b      	beq.n	80054fc <TIM_OC4_SetConfig+0x78>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a18      	ldr	r2, [pc, #96]	; (8005548 <TIM_OC4_SetConfig+0xc4>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d007      	beq.n	80054fc <TIM_OC4_SetConfig+0x78>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a17      	ldr	r2, [pc, #92]	; (800554c <TIM_OC4_SetConfig+0xc8>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d003      	beq.n	80054fc <TIM_OC4_SetConfig+0x78>
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	4a16      	ldr	r2, [pc, #88]	; (8005550 <TIM_OC4_SetConfig+0xcc>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d109      	bne.n	8005510 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	4a15      	ldr	r2, [pc, #84]	; (8005554 <TIM_OC4_SetConfig+0xd0>)
 8005500:	4013      	ands	r3, r2
 8005502:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	019b      	lsls	r3, r3, #6
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	4313      	orrs	r3, r2
 800550e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	697a      	ldr	r2, [r7, #20]
 8005514:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	621a      	str	r2, [r3, #32]
}
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	46bd      	mov	sp, r7
 800552e:	b006      	add	sp, #24
 8005530:	bd80      	pop	{r7, pc}
 8005532:	46c0      	nop			; (mov r8, r8)
 8005534:	ffffefff 	.word	0xffffefff
 8005538:	ffff8fff 	.word	0xffff8fff
 800553c:	fffffcff 	.word	0xfffffcff
 8005540:	ffffdfff 	.word	0xffffdfff
 8005544:	40012c00 	.word	0x40012c00
 8005548:	40014000 	.word	0x40014000
 800554c:	40014400 	.word	0x40014400
 8005550:	40014800 	.word	0x40014800
 8005554:	ffffbfff 	.word	0xffffbfff

08005558 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	2201      	movs	r2, #1
 8005570:	4393      	bics	r3, r2
 8005572:	001a      	movs	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	22f0      	movs	r2, #240	; 0xf0
 8005582:	4393      	bics	r3, r2
 8005584:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	011b      	lsls	r3, r3, #4
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	4313      	orrs	r3, r2
 800558e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	220a      	movs	r2, #10
 8005594:	4393      	bics	r3, r2
 8005596:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	4313      	orrs	r3, r2
 800559e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	621a      	str	r2, [r3, #32]
}
 80055ac:	46c0      	nop			; (mov r8, r8)
 80055ae:	46bd      	mov	sp, r7
 80055b0:	b006      	add	sp, #24
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b086      	sub	sp, #24
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	60f8      	str	r0, [r7, #12]
 80055bc:	60b9      	str	r1, [r7, #8]
 80055be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6a1b      	ldr	r3, [r3, #32]
 80055c4:	2210      	movs	r2, #16
 80055c6:	4393      	bics	r3, r2
 80055c8:	001a      	movs	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	4a0d      	ldr	r2, [pc, #52]	; (8005614 <TIM_TI2_ConfigInputStage+0x60>)
 80055de:	4013      	ands	r3, r2
 80055e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	031b      	lsls	r3, r3, #12
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	22a0      	movs	r2, #160	; 0xa0
 80055f0:	4393      	bics	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	693a      	ldr	r2, [r7, #16]
 8005608:	621a      	str	r2, [r3, #32]
}
 800560a:	46c0      	nop			; (mov r8, r8)
 800560c:	46bd      	mov	sp, r7
 800560e:	b006      	add	sp, #24
 8005610:	bd80      	pop	{r7, pc}
 8005612:	46c0      	nop			; (mov r8, r8)
 8005614:	ffff0fff 	.word	0xffff0fff

08005618 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2270      	movs	r2, #112	; 0x70
 800562c:	4393      	bics	r3, r2
 800562e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005630:	683a      	ldr	r2, [r7, #0]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	4313      	orrs	r3, r2
 8005636:	2207      	movs	r2, #7
 8005638:	4313      	orrs	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	609a      	str	r2, [r3, #8]
}
 8005642:	46c0      	nop			; (mov r8, r8)
 8005644:	46bd      	mov	sp, r7
 8005646:	b004      	add	sp, #16
 8005648:	bd80      	pop	{r7, pc}
	...

0800564c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
 8005658:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	4a09      	ldr	r2, [pc, #36]	; (8005688 <TIM_ETR_SetConfig+0x3c>)
 8005664:	4013      	ands	r3, r2
 8005666:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	021a      	lsls	r2, r3, #8
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	431a      	orrs	r2, r3
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	4313      	orrs	r3, r2
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	4313      	orrs	r3, r2
 8005678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	697a      	ldr	r2, [r7, #20]
 800567e:	609a      	str	r2, [r3, #8]
}
 8005680:	46c0      	nop			; (mov r8, r8)
 8005682:	46bd      	mov	sp, r7
 8005684:	b006      	add	sp, #24
 8005686:	bd80      	pop	{r7, pc}
 8005688:	ffff00ff 	.word	0xffff00ff

0800568c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	221f      	movs	r2, #31
 800569c:	4013      	ands	r3, r2
 800569e:	2201      	movs	r2, #1
 80056a0:	409a      	lsls	r2, r3
 80056a2:	0013      	movs	r3, r2
 80056a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	43d2      	mvns	r2, r2
 80056ae:	401a      	ands	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6a1a      	ldr	r2, [r3, #32]
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	211f      	movs	r1, #31
 80056bc:	400b      	ands	r3, r1
 80056be:	6879      	ldr	r1, [r7, #4]
 80056c0:	4099      	lsls	r1, r3
 80056c2:	000b      	movs	r3, r1
 80056c4:	431a      	orrs	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	621a      	str	r2, [r3, #32]
}
 80056ca:	46c0      	nop			; (mov r8, r8)
 80056cc:	46bd      	mov	sp, r7
 80056ce:	b006      	add	sp, #24
 80056d0:	bd80      	pop	{r7, pc}
	...

080056d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b084      	sub	sp, #16
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	223c      	movs	r2, #60	; 0x3c
 80056e2:	5c9b      	ldrb	r3, [r3, r2]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e047      	b.n	800577c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	223c      	movs	r2, #60	; 0x3c
 80056f0:	2101      	movs	r1, #1
 80056f2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	223d      	movs	r2, #61	; 0x3d
 80056f8:	2102      	movs	r1, #2
 80056fa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2270      	movs	r2, #112	; 0x70
 8005710:	4393      	bics	r3, r2
 8005712:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a16      	ldr	r2, [pc, #88]	; (8005784 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d00f      	beq.n	8005750 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	2380      	movs	r3, #128	; 0x80
 8005736:	05db      	lsls	r3, r3, #23
 8005738:	429a      	cmp	r2, r3
 800573a:	d009      	beq.n	8005750 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a11      	ldr	r2, [pc, #68]	; (8005788 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d004      	beq.n	8005750 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a10      	ldr	r2, [pc, #64]	; (800578c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d10c      	bne.n	800576a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	2280      	movs	r2, #128	; 0x80
 8005754:	4393      	bics	r3, r2
 8005756:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	68ba      	ldr	r2, [r7, #8]
 800575e:	4313      	orrs	r3, r2
 8005760:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68ba      	ldr	r2, [r7, #8]
 8005768:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	223d      	movs	r2, #61	; 0x3d
 800576e:	2101      	movs	r1, #1
 8005770:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	223c      	movs	r2, #60	; 0x3c
 8005776:	2100      	movs	r1, #0
 8005778:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	0018      	movs	r0, r3
 800577e:	46bd      	mov	sp, r7
 8005780:	b004      	add	sp, #16
 8005782:	bd80      	pop	{r7, pc}
 8005784:	40012c00 	.word	0x40012c00
 8005788:	40000400 	.word	0x40000400
 800578c:	40014000 	.word	0x40014000

08005790 <__libc_init_array>:
 8005790:	b570      	push	{r4, r5, r6, lr}
 8005792:	2600      	movs	r6, #0
 8005794:	4d0c      	ldr	r5, [pc, #48]	; (80057c8 <__libc_init_array+0x38>)
 8005796:	4c0d      	ldr	r4, [pc, #52]	; (80057cc <__libc_init_array+0x3c>)
 8005798:	1b64      	subs	r4, r4, r5
 800579a:	10a4      	asrs	r4, r4, #2
 800579c:	42a6      	cmp	r6, r4
 800579e:	d109      	bne.n	80057b4 <__libc_init_array+0x24>
 80057a0:	2600      	movs	r6, #0
 80057a2:	f000 fa55 	bl	8005c50 <_init>
 80057a6:	4d0a      	ldr	r5, [pc, #40]	; (80057d0 <__libc_init_array+0x40>)
 80057a8:	4c0a      	ldr	r4, [pc, #40]	; (80057d4 <__libc_init_array+0x44>)
 80057aa:	1b64      	subs	r4, r4, r5
 80057ac:	10a4      	asrs	r4, r4, #2
 80057ae:	42a6      	cmp	r6, r4
 80057b0:	d105      	bne.n	80057be <__libc_init_array+0x2e>
 80057b2:	bd70      	pop	{r4, r5, r6, pc}
 80057b4:	00b3      	lsls	r3, r6, #2
 80057b6:	58eb      	ldr	r3, [r5, r3]
 80057b8:	4798      	blx	r3
 80057ba:	3601      	adds	r6, #1
 80057bc:	e7ee      	b.n	800579c <__libc_init_array+0xc>
 80057be:	00b3      	lsls	r3, r6, #2
 80057c0:	58eb      	ldr	r3, [r5, r3]
 80057c2:	4798      	blx	r3
 80057c4:	3601      	adds	r6, #1
 80057c6:	e7f2      	b.n	80057ae <__libc_init_array+0x1e>
 80057c8:	08005dd0 	.word	0x08005dd0
 80057cc:	08005dd0 	.word	0x08005dd0
 80057d0:	08005dd0 	.word	0x08005dd0
 80057d4:	08005dd4 	.word	0x08005dd4

080057d8 <memset>:
 80057d8:	0003      	movs	r3, r0
 80057da:	1882      	adds	r2, r0, r2
 80057dc:	4293      	cmp	r3, r2
 80057de:	d100      	bne.n	80057e2 <memset+0xa>
 80057e0:	4770      	bx	lr
 80057e2:	7019      	strb	r1, [r3, #0]
 80057e4:	3301      	adds	r3, #1
 80057e6:	e7f9      	b.n	80057dc <memset+0x4>

080057e8 <atan2>:
 80057e8:	b510      	push	{r4, lr}
 80057ea:	f000 f801 	bl	80057f0 <__ieee754_atan2>
 80057ee:	bd10      	pop	{r4, pc}

080057f0 <__ieee754_atan2>:
 80057f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057f2:	0016      	movs	r6, r2
 80057f4:	001d      	movs	r5, r3
 80057f6:	005a      	lsls	r2, r3, #1
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	4273      	negs	r3, r6
 80057fc:	4333      	orrs	r3, r6
 80057fe:	4f46      	ldr	r7, [pc, #280]	; (8005918 <__ieee754_atan2+0x128>)
 8005800:	0852      	lsrs	r2, r2, #1
 8005802:	0fdb      	lsrs	r3, r3, #31
 8005804:	4313      	orrs	r3, r2
 8005806:	42bb      	cmp	r3, r7
 8005808:	d809      	bhi.n	800581e <__ieee754_atan2+0x2e>
 800580a:	4244      	negs	r4, r0
 800580c:	004b      	lsls	r3, r1, #1
 800580e:	4304      	orrs	r4, r0
 8005810:	085b      	lsrs	r3, r3, #1
 8005812:	0fe4      	lsrs	r4, r4, #31
 8005814:	9100      	str	r1, [sp, #0]
 8005816:	9001      	str	r0, [sp, #4]
 8005818:	431c      	orrs	r4, r3
 800581a:	42bc      	cmp	r4, r7
 800581c:	d905      	bls.n	800582a <__ieee754_atan2+0x3a>
 800581e:	0032      	movs	r2, r6
 8005820:	002b      	movs	r3, r5
 8005822:	f7fa fe25 	bl	8000470 <__aeabi_dadd>
 8005826:	b003      	add	sp, #12
 8005828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800582a:	4c3c      	ldr	r4, [pc, #240]	; (800591c <__ieee754_atan2+0x12c>)
 800582c:	192c      	adds	r4, r5, r4
 800582e:	4334      	orrs	r4, r6
 8005830:	d102      	bne.n	8005838 <__ieee754_atan2+0x48>
 8005832:	f000 f889 	bl	8005948 <atan>
 8005836:	e7f6      	b.n	8005826 <__ieee754_atan2+0x36>
 8005838:	17ac      	asrs	r4, r5, #30
 800583a:	46a4      	mov	ip, r4
 800583c:	2402      	movs	r4, #2
 800583e:	4667      	mov	r7, ip
 8005840:	403c      	ands	r4, r7
 8005842:	9f00      	ldr	r7, [sp, #0]
 8005844:	0fff      	lsrs	r7, r7, #31
 8005846:	433c      	orrs	r4, r7
 8005848:	9f01      	ldr	r7, [sp, #4]
 800584a:	431f      	orrs	r7, r3
 800584c:	d106      	bne.n	800585c <__ieee754_atan2+0x6c>
 800584e:	2c02      	cmp	r4, #2
 8005850:	d056      	beq.n	8005900 <__ieee754_atan2+0x110>
 8005852:	2c03      	cmp	r4, #3
 8005854:	d1e7      	bne.n	8005826 <__ieee754_atan2+0x36>
 8005856:	4832      	ldr	r0, [pc, #200]	; (8005920 <__ieee754_atan2+0x130>)
 8005858:	4932      	ldr	r1, [pc, #200]	; (8005924 <__ieee754_atan2+0x134>)
 800585a:	e7e4      	b.n	8005826 <__ieee754_atan2+0x36>
 800585c:	0017      	movs	r7, r2
 800585e:	4337      	orrs	r7, r6
 8005860:	d105      	bne.n	800586e <__ieee754_atan2+0x7e>
 8005862:	9b00      	ldr	r3, [sp, #0]
 8005864:	482e      	ldr	r0, [pc, #184]	; (8005920 <__ieee754_atan2+0x130>)
 8005866:	2b00      	cmp	r3, #0
 8005868:	da53      	bge.n	8005912 <__ieee754_atan2+0x122>
 800586a:	492f      	ldr	r1, [pc, #188]	; (8005928 <__ieee754_atan2+0x138>)
 800586c:	e7db      	b.n	8005826 <__ieee754_atan2+0x36>
 800586e:	4f2a      	ldr	r7, [pc, #168]	; (8005918 <__ieee754_atan2+0x128>)
 8005870:	42ba      	cmp	r2, r7
 8005872:	d10f      	bne.n	8005894 <__ieee754_atan2+0xa4>
 8005874:	3c01      	subs	r4, #1
 8005876:	4293      	cmp	r3, r2
 8005878:	d107      	bne.n	800588a <__ieee754_atan2+0x9a>
 800587a:	2c02      	cmp	r4, #2
 800587c:	d843      	bhi.n	8005906 <__ieee754_atan2+0x116>
 800587e:	4b2b      	ldr	r3, [pc, #172]	; (800592c <__ieee754_atan2+0x13c>)
 8005880:	00e4      	lsls	r4, r4, #3
 8005882:	191c      	adds	r4, r3, r4
 8005884:	6820      	ldr	r0, [r4, #0]
 8005886:	6861      	ldr	r1, [r4, #4]
 8005888:	e7cd      	b.n	8005826 <__ieee754_atan2+0x36>
 800588a:	2c02      	cmp	r4, #2
 800588c:	d83e      	bhi.n	800590c <__ieee754_atan2+0x11c>
 800588e:	4b28      	ldr	r3, [pc, #160]	; (8005930 <__ieee754_atan2+0x140>)
 8005890:	00e4      	lsls	r4, r4, #3
 8005892:	e7f6      	b.n	8005882 <__ieee754_atan2+0x92>
 8005894:	4f20      	ldr	r7, [pc, #128]	; (8005918 <__ieee754_atan2+0x128>)
 8005896:	42bb      	cmp	r3, r7
 8005898:	d0e3      	beq.n	8005862 <__ieee754_atan2+0x72>
 800589a:	1a9b      	subs	r3, r3, r2
 800589c:	151b      	asrs	r3, r3, #20
 800589e:	2b3c      	cmp	r3, #60	; 0x3c
 80058a0:	dc18      	bgt.n	80058d4 <__ieee754_atan2+0xe4>
 80058a2:	2d00      	cmp	r5, #0
 80058a4:	da01      	bge.n	80058aa <__ieee754_atan2+0xba>
 80058a6:	333c      	adds	r3, #60	; 0x3c
 80058a8:	db17      	blt.n	80058da <__ieee754_atan2+0xea>
 80058aa:	0032      	movs	r2, r6
 80058ac:	002b      	movs	r3, r5
 80058ae:	f7fb f91b 	bl	8000ae8 <__aeabi_ddiv>
 80058b2:	f000 f9c9 	bl	8005c48 <fabs>
 80058b6:	f000 f847 	bl	8005948 <atan>
 80058ba:	2c01      	cmp	r4, #1
 80058bc:	d010      	beq.n	80058e0 <__ieee754_atan2+0xf0>
 80058be:	2c02      	cmp	r4, #2
 80058c0:	d013      	beq.n	80058ea <__ieee754_atan2+0xfa>
 80058c2:	2c00      	cmp	r4, #0
 80058c4:	d0af      	beq.n	8005826 <__ieee754_atan2+0x36>
 80058c6:	4a1b      	ldr	r2, [pc, #108]	; (8005934 <__ieee754_atan2+0x144>)
 80058c8:	4b1b      	ldr	r3, [pc, #108]	; (8005938 <__ieee754_atan2+0x148>)
 80058ca:	f7fb ff7b 	bl	80017c4 <__aeabi_dsub>
 80058ce:	4a14      	ldr	r2, [pc, #80]	; (8005920 <__ieee754_atan2+0x130>)
 80058d0:	4b1a      	ldr	r3, [pc, #104]	; (800593c <__ieee754_atan2+0x14c>)
 80058d2:	e012      	b.n	80058fa <__ieee754_atan2+0x10a>
 80058d4:	4812      	ldr	r0, [pc, #72]	; (8005920 <__ieee754_atan2+0x130>)
 80058d6:	491a      	ldr	r1, [pc, #104]	; (8005940 <__ieee754_atan2+0x150>)
 80058d8:	e7ef      	b.n	80058ba <__ieee754_atan2+0xca>
 80058da:	2000      	movs	r0, #0
 80058dc:	2100      	movs	r1, #0
 80058de:	e7ec      	b.n	80058ba <__ieee754_atan2+0xca>
 80058e0:	2480      	movs	r4, #128	; 0x80
 80058e2:	0624      	lsls	r4, r4, #24
 80058e4:	190b      	adds	r3, r1, r4
 80058e6:	0019      	movs	r1, r3
 80058e8:	e79d      	b.n	8005826 <__ieee754_atan2+0x36>
 80058ea:	4a12      	ldr	r2, [pc, #72]	; (8005934 <__ieee754_atan2+0x144>)
 80058ec:	4b12      	ldr	r3, [pc, #72]	; (8005938 <__ieee754_atan2+0x148>)
 80058ee:	f7fb ff69 	bl	80017c4 <__aeabi_dsub>
 80058f2:	0002      	movs	r2, r0
 80058f4:	000b      	movs	r3, r1
 80058f6:	480a      	ldr	r0, [pc, #40]	; (8005920 <__ieee754_atan2+0x130>)
 80058f8:	4910      	ldr	r1, [pc, #64]	; (800593c <__ieee754_atan2+0x14c>)
 80058fa:	f7fb ff63 	bl	80017c4 <__aeabi_dsub>
 80058fe:	e792      	b.n	8005826 <__ieee754_atan2+0x36>
 8005900:	4807      	ldr	r0, [pc, #28]	; (8005920 <__ieee754_atan2+0x130>)
 8005902:	490e      	ldr	r1, [pc, #56]	; (800593c <__ieee754_atan2+0x14c>)
 8005904:	e78f      	b.n	8005826 <__ieee754_atan2+0x36>
 8005906:	4806      	ldr	r0, [pc, #24]	; (8005920 <__ieee754_atan2+0x130>)
 8005908:	490e      	ldr	r1, [pc, #56]	; (8005944 <__ieee754_atan2+0x154>)
 800590a:	e78c      	b.n	8005826 <__ieee754_atan2+0x36>
 800590c:	2000      	movs	r0, #0
 800590e:	2100      	movs	r1, #0
 8005910:	e789      	b.n	8005826 <__ieee754_atan2+0x36>
 8005912:	490b      	ldr	r1, [pc, #44]	; (8005940 <__ieee754_atan2+0x150>)
 8005914:	e787      	b.n	8005826 <__ieee754_atan2+0x36>
 8005916:	46c0      	nop			; (mov r8, r8)
 8005918:	7ff00000 	.word	0x7ff00000
 800591c:	c0100000 	.word	0xc0100000
 8005920:	54442d18 	.word	0x54442d18
 8005924:	c00921fb 	.word	0xc00921fb
 8005928:	bff921fb 	.word	0xbff921fb
 800592c:	08005d60 	.word	0x08005d60
 8005930:	08005d78 	.word	0x08005d78
 8005934:	33145c07 	.word	0x33145c07
 8005938:	3ca1a626 	.word	0x3ca1a626
 800593c:	400921fb 	.word	0x400921fb
 8005940:	3ff921fb 	.word	0x3ff921fb
 8005944:	3fe921fb 	.word	0x3fe921fb

08005948 <atan>:
 8005948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800594a:	4b98      	ldr	r3, [pc, #608]	; (8005bac <atan+0x264>)
 800594c:	b085      	sub	sp, #20
 800594e:	004e      	lsls	r6, r1, #1
 8005950:	0004      	movs	r4, r0
 8005952:	000d      	movs	r5, r1
 8005954:	9103      	str	r1, [sp, #12]
 8005956:	0876      	lsrs	r6, r6, #1
 8005958:	429e      	cmp	r6, r3
 800595a:	dd18      	ble.n	800598e <atan+0x46>
 800595c:	4b94      	ldr	r3, [pc, #592]	; (8005bb0 <atan+0x268>)
 800595e:	429e      	cmp	r6, r3
 8005960:	dc02      	bgt.n	8005968 <atan+0x20>
 8005962:	d10a      	bne.n	800597a <atan+0x32>
 8005964:	2800      	cmp	r0, #0
 8005966:	d008      	beq.n	800597a <atan+0x32>
 8005968:	0022      	movs	r2, r4
 800596a:	002b      	movs	r3, r5
 800596c:	0020      	movs	r0, r4
 800596e:	0029      	movs	r1, r5
 8005970:	f7fa fd7e 	bl	8000470 <__aeabi_dadd>
 8005974:	0004      	movs	r4, r0
 8005976:	000d      	movs	r5, r1
 8005978:	e005      	b.n	8005986 <atan+0x3e>
 800597a:	9b03      	ldr	r3, [sp, #12]
 800597c:	4c8d      	ldr	r4, [pc, #564]	; (8005bb4 <atan+0x26c>)
 800597e:	2b00      	cmp	r3, #0
 8005980:	dd00      	ble.n	8005984 <atan+0x3c>
 8005982:	e110      	b.n	8005ba6 <atan+0x25e>
 8005984:	4d8c      	ldr	r5, [pc, #560]	; (8005bb8 <atan+0x270>)
 8005986:	0020      	movs	r0, r4
 8005988:	0029      	movs	r1, r5
 800598a:	b005      	add	sp, #20
 800598c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800598e:	4b8b      	ldr	r3, [pc, #556]	; (8005bbc <atan+0x274>)
 8005990:	429e      	cmp	r6, r3
 8005992:	dc0f      	bgt.n	80059b4 <atan+0x6c>
 8005994:	4b8a      	ldr	r3, [pc, #552]	; (8005bc0 <atan+0x278>)
 8005996:	429e      	cmp	r6, r3
 8005998:	dc09      	bgt.n	80059ae <atan+0x66>
 800599a:	4a8a      	ldr	r2, [pc, #552]	; (8005bc4 <atan+0x27c>)
 800599c:	4b8a      	ldr	r3, [pc, #552]	; (8005bc8 <atan+0x280>)
 800599e:	f7fa fd67 	bl	8000470 <__aeabi_dadd>
 80059a2:	2200      	movs	r2, #0
 80059a4:	4b89      	ldr	r3, [pc, #548]	; (8005bcc <atan+0x284>)
 80059a6:	f7fa fd4f 	bl	8000448 <__aeabi_dcmpgt>
 80059aa:	2800      	cmp	r0, #0
 80059ac:	d1eb      	bne.n	8005986 <atan+0x3e>
 80059ae:	2301      	movs	r3, #1
 80059b0:	425b      	negs	r3, r3
 80059b2:	e025      	b.n	8005a00 <atan+0xb8>
 80059b4:	f000 f948 	bl	8005c48 <fabs>
 80059b8:	4b85      	ldr	r3, [pc, #532]	; (8005bd0 <atan+0x288>)
 80059ba:	0004      	movs	r4, r0
 80059bc:	000d      	movs	r5, r1
 80059be:	429e      	cmp	r6, r3
 80059c0:	dd00      	ble.n	80059c4 <atan+0x7c>
 80059c2:	e0aa      	b.n	8005b1a <atan+0x1d2>
 80059c4:	4b83      	ldr	r3, [pc, #524]	; (8005bd4 <atan+0x28c>)
 80059c6:	429e      	cmp	r6, r3
 80059c8:	dd00      	ble.n	80059cc <atan+0x84>
 80059ca:	e090      	b.n	8005aee <atan+0x1a6>
 80059cc:	0002      	movs	r2, r0
 80059ce:	000b      	movs	r3, r1
 80059d0:	f7fa fd4e 	bl	8000470 <__aeabi_dadd>
 80059d4:	2200      	movs	r2, #0
 80059d6:	4b7d      	ldr	r3, [pc, #500]	; (8005bcc <atan+0x284>)
 80059d8:	f7fb fef4 	bl	80017c4 <__aeabi_dsub>
 80059dc:	2380      	movs	r3, #128	; 0x80
 80059de:	0006      	movs	r6, r0
 80059e0:	000f      	movs	r7, r1
 80059e2:	2200      	movs	r2, #0
 80059e4:	0020      	movs	r0, r4
 80059e6:	0029      	movs	r1, r5
 80059e8:	05db      	lsls	r3, r3, #23
 80059ea:	f7fa fd41 	bl	8000470 <__aeabi_dadd>
 80059ee:	000b      	movs	r3, r1
 80059f0:	0002      	movs	r2, r0
 80059f2:	0039      	movs	r1, r7
 80059f4:	0030      	movs	r0, r6
 80059f6:	f7fb f877 	bl	8000ae8 <__aeabi_ddiv>
 80059fa:	2300      	movs	r3, #0
 80059fc:	0004      	movs	r4, r0
 80059fe:	000d      	movs	r5, r1
 8005a00:	0022      	movs	r2, r4
 8005a02:	9302      	str	r3, [sp, #8]
 8005a04:	0020      	movs	r0, r4
 8005a06:	002b      	movs	r3, r5
 8005a08:	0029      	movs	r1, r5
 8005a0a:	f7fb fc6f 	bl	80012ec <__aeabi_dmul>
 8005a0e:	0002      	movs	r2, r0
 8005a10:	000b      	movs	r3, r1
 8005a12:	9000      	str	r0, [sp, #0]
 8005a14:	9101      	str	r1, [sp, #4]
 8005a16:	f7fb fc69 	bl	80012ec <__aeabi_dmul>
 8005a1a:	0006      	movs	r6, r0
 8005a1c:	000f      	movs	r7, r1
 8005a1e:	4a6e      	ldr	r2, [pc, #440]	; (8005bd8 <atan+0x290>)
 8005a20:	4b6e      	ldr	r3, [pc, #440]	; (8005bdc <atan+0x294>)
 8005a22:	f7fb fc63 	bl	80012ec <__aeabi_dmul>
 8005a26:	4a6e      	ldr	r2, [pc, #440]	; (8005be0 <atan+0x298>)
 8005a28:	4b6e      	ldr	r3, [pc, #440]	; (8005be4 <atan+0x29c>)
 8005a2a:	f7fa fd21 	bl	8000470 <__aeabi_dadd>
 8005a2e:	0032      	movs	r2, r6
 8005a30:	003b      	movs	r3, r7
 8005a32:	f7fb fc5b 	bl	80012ec <__aeabi_dmul>
 8005a36:	4a6c      	ldr	r2, [pc, #432]	; (8005be8 <atan+0x2a0>)
 8005a38:	4b6c      	ldr	r3, [pc, #432]	; (8005bec <atan+0x2a4>)
 8005a3a:	f7fa fd19 	bl	8000470 <__aeabi_dadd>
 8005a3e:	0032      	movs	r2, r6
 8005a40:	003b      	movs	r3, r7
 8005a42:	f7fb fc53 	bl	80012ec <__aeabi_dmul>
 8005a46:	4a6a      	ldr	r2, [pc, #424]	; (8005bf0 <atan+0x2a8>)
 8005a48:	4b6a      	ldr	r3, [pc, #424]	; (8005bf4 <atan+0x2ac>)
 8005a4a:	f7fa fd11 	bl	8000470 <__aeabi_dadd>
 8005a4e:	0032      	movs	r2, r6
 8005a50:	003b      	movs	r3, r7
 8005a52:	f7fb fc4b 	bl	80012ec <__aeabi_dmul>
 8005a56:	4a68      	ldr	r2, [pc, #416]	; (8005bf8 <atan+0x2b0>)
 8005a58:	4b68      	ldr	r3, [pc, #416]	; (8005bfc <atan+0x2b4>)
 8005a5a:	f7fa fd09 	bl	8000470 <__aeabi_dadd>
 8005a5e:	0032      	movs	r2, r6
 8005a60:	003b      	movs	r3, r7
 8005a62:	f7fb fc43 	bl	80012ec <__aeabi_dmul>
 8005a66:	4a66      	ldr	r2, [pc, #408]	; (8005c00 <atan+0x2b8>)
 8005a68:	4b66      	ldr	r3, [pc, #408]	; (8005c04 <atan+0x2bc>)
 8005a6a:	f7fa fd01 	bl	8000470 <__aeabi_dadd>
 8005a6e:	9a00      	ldr	r2, [sp, #0]
 8005a70:	9b01      	ldr	r3, [sp, #4]
 8005a72:	f7fb fc3b 	bl	80012ec <__aeabi_dmul>
 8005a76:	4a64      	ldr	r2, [pc, #400]	; (8005c08 <atan+0x2c0>)
 8005a78:	9000      	str	r0, [sp, #0]
 8005a7a:	9101      	str	r1, [sp, #4]
 8005a7c:	4b63      	ldr	r3, [pc, #396]	; (8005c0c <atan+0x2c4>)
 8005a7e:	0030      	movs	r0, r6
 8005a80:	0039      	movs	r1, r7
 8005a82:	f7fb fc33 	bl	80012ec <__aeabi_dmul>
 8005a86:	4a62      	ldr	r2, [pc, #392]	; (8005c10 <atan+0x2c8>)
 8005a88:	4b62      	ldr	r3, [pc, #392]	; (8005c14 <atan+0x2cc>)
 8005a8a:	f7fb fe9b 	bl	80017c4 <__aeabi_dsub>
 8005a8e:	0032      	movs	r2, r6
 8005a90:	003b      	movs	r3, r7
 8005a92:	f7fb fc2b 	bl	80012ec <__aeabi_dmul>
 8005a96:	4a60      	ldr	r2, [pc, #384]	; (8005c18 <atan+0x2d0>)
 8005a98:	4b60      	ldr	r3, [pc, #384]	; (8005c1c <atan+0x2d4>)
 8005a9a:	f7fb fe93 	bl	80017c4 <__aeabi_dsub>
 8005a9e:	0032      	movs	r2, r6
 8005aa0:	003b      	movs	r3, r7
 8005aa2:	f7fb fc23 	bl	80012ec <__aeabi_dmul>
 8005aa6:	4a5e      	ldr	r2, [pc, #376]	; (8005c20 <atan+0x2d8>)
 8005aa8:	4b5e      	ldr	r3, [pc, #376]	; (8005c24 <atan+0x2dc>)
 8005aaa:	f7fb fe8b 	bl	80017c4 <__aeabi_dsub>
 8005aae:	0032      	movs	r2, r6
 8005ab0:	003b      	movs	r3, r7
 8005ab2:	f7fb fc1b 	bl	80012ec <__aeabi_dmul>
 8005ab6:	4a5c      	ldr	r2, [pc, #368]	; (8005c28 <atan+0x2e0>)
 8005ab8:	4b5c      	ldr	r3, [pc, #368]	; (8005c2c <atan+0x2e4>)
 8005aba:	f7fb fe83 	bl	80017c4 <__aeabi_dsub>
 8005abe:	0032      	movs	r2, r6
 8005ac0:	003b      	movs	r3, r7
 8005ac2:	f7fb fc13 	bl	80012ec <__aeabi_dmul>
 8005ac6:	0002      	movs	r2, r0
 8005ac8:	000b      	movs	r3, r1
 8005aca:	9800      	ldr	r0, [sp, #0]
 8005acc:	9901      	ldr	r1, [sp, #4]
 8005ace:	f7fa fccf 	bl	8000470 <__aeabi_dadd>
 8005ad2:	002b      	movs	r3, r5
 8005ad4:	0022      	movs	r2, r4
 8005ad6:	f7fb fc09 	bl	80012ec <__aeabi_dmul>
 8005ada:	9b02      	ldr	r3, [sp, #8]
 8005adc:	3301      	adds	r3, #1
 8005ade:	d143      	bne.n	8005b68 <atan+0x220>
 8005ae0:	0002      	movs	r2, r0
 8005ae2:	000b      	movs	r3, r1
 8005ae4:	0020      	movs	r0, r4
 8005ae6:	0029      	movs	r1, r5
 8005ae8:	f7fb fe6c 	bl	80017c4 <__aeabi_dsub>
 8005aec:	e742      	b.n	8005974 <atan+0x2c>
 8005aee:	2200      	movs	r2, #0
 8005af0:	4b36      	ldr	r3, [pc, #216]	; (8005bcc <atan+0x284>)
 8005af2:	f7fb fe67 	bl	80017c4 <__aeabi_dsub>
 8005af6:	2200      	movs	r2, #0
 8005af8:	0006      	movs	r6, r0
 8005afa:	000f      	movs	r7, r1
 8005afc:	0020      	movs	r0, r4
 8005afe:	0029      	movs	r1, r5
 8005b00:	4b32      	ldr	r3, [pc, #200]	; (8005bcc <atan+0x284>)
 8005b02:	f7fa fcb5 	bl	8000470 <__aeabi_dadd>
 8005b06:	000b      	movs	r3, r1
 8005b08:	0002      	movs	r2, r0
 8005b0a:	0039      	movs	r1, r7
 8005b0c:	0030      	movs	r0, r6
 8005b0e:	f7fa ffeb 	bl	8000ae8 <__aeabi_ddiv>
 8005b12:	2301      	movs	r3, #1
 8005b14:	0004      	movs	r4, r0
 8005b16:	000d      	movs	r5, r1
 8005b18:	e772      	b.n	8005a00 <atan+0xb8>
 8005b1a:	4b45      	ldr	r3, [pc, #276]	; (8005c30 <atan+0x2e8>)
 8005b1c:	429e      	cmp	r6, r3
 8005b1e:	dc19      	bgt.n	8005b54 <atan+0x20c>
 8005b20:	2200      	movs	r2, #0
 8005b22:	4b44      	ldr	r3, [pc, #272]	; (8005c34 <atan+0x2ec>)
 8005b24:	f7fb fe4e 	bl	80017c4 <__aeabi_dsub>
 8005b28:	2200      	movs	r2, #0
 8005b2a:	0006      	movs	r6, r0
 8005b2c:	000f      	movs	r7, r1
 8005b2e:	0020      	movs	r0, r4
 8005b30:	0029      	movs	r1, r5
 8005b32:	4b40      	ldr	r3, [pc, #256]	; (8005c34 <atan+0x2ec>)
 8005b34:	f7fb fbda 	bl	80012ec <__aeabi_dmul>
 8005b38:	2200      	movs	r2, #0
 8005b3a:	4b24      	ldr	r3, [pc, #144]	; (8005bcc <atan+0x284>)
 8005b3c:	f7fa fc98 	bl	8000470 <__aeabi_dadd>
 8005b40:	000b      	movs	r3, r1
 8005b42:	0002      	movs	r2, r0
 8005b44:	0039      	movs	r1, r7
 8005b46:	0030      	movs	r0, r6
 8005b48:	f7fa ffce 	bl	8000ae8 <__aeabi_ddiv>
 8005b4c:	2302      	movs	r3, #2
 8005b4e:	0004      	movs	r4, r0
 8005b50:	000d      	movs	r5, r1
 8005b52:	e755      	b.n	8005a00 <atan+0xb8>
 8005b54:	000b      	movs	r3, r1
 8005b56:	0002      	movs	r2, r0
 8005b58:	4937      	ldr	r1, [pc, #220]	; (8005c38 <atan+0x2f0>)
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	f7fa ffc4 	bl	8000ae8 <__aeabi_ddiv>
 8005b60:	2303      	movs	r3, #3
 8005b62:	0004      	movs	r4, r0
 8005b64:	000d      	movs	r5, r1
 8005b66:	e74b      	b.n	8005a00 <atan+0xb8>
 8005b68:	9b02      	ldr	r3, [sp, #8]
 8005b6a:	4f34      	ldr	r7, [pc, #208]	; (8005c3c <atan+0x2f4>)
 8005b6c:	00de      	lsls	r6, r3, #3
 8005b6e:	4b34      	ldr	r3, [pc, #208]	; (8005c40 <atan+0x2f8>)
 8005b70:	19bf      	adds	r7, r7, r6
 8005b72:	199e      	adds	r6, r3, r6
 8005b74:	6832      	ldr	r2, [r6, #0]
 8005b76:	6873      	ldr	r3, [r6, #4]
 8005b78:	f7fb fe24 	bl	80017c4 <__aeabi_dsub>
 8005b7c:	0022      	movs	r2, r4
 8005b7e:	002b      	movs	r3, r5
 8005b80:	f7fb fe20 	bl	80017c4 <__aeabi_dsub>
 8005b84:	000b      	movs	r3, r1
 8005b86:	0002      	movs	r2, r0
 8005b88:	6838      	ldr	r0, [r7, #0]
 8005b8a:	6879      	ldr	r1, [r7, #4]
 8005b8c:	f7fb fe1a 	bl	80017c4 <__aeabi_dsub>
 8005b90:	9b03      	ldr	r3, [sp, #12]
 8005b92:	0004      	movs	r4, r0
 8005b94:	000d      	movs	r5, r1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	db00      	blt.n	8005b9c <atan+0x254>
 8005b9a:	e6f4      	b.n	8005986 <atan+0x3e>
 8005b9c:	2180      	movs	r1, #128	; 0x80
 8005b9e:	0609      	lsls	r1, r1, #24
 8005ba0:	186b      	adds	r3, r5, r1
 8005ba2:	001d      	movs	r5, r3
 8005ba4:	e6ef      	b.n	8005986 <atan+0x3e>
 8005ba6:	4d27      	ldr	r5, [pc, #156]	; (8005c44 <atan+0x2fc>)
 8005ba8:	e6ed      	b.n	8005986 <atan+0x3e>
 8005baa:	46c0      	nop			; (mov r8, r8)
 8005bac:	440fffff 	.word	0x440fffff
 8005bb0:	7ff00000 	.word	0x7ff00000
 8005bb4:	54442d18 	.word	0x54442d18
 8005bb8:	bff921fb 	.word	0xbff921fb
 8005bbc:	3fdbffff 	.word	0x3fdbffff
 8005bc0:	3e1fffff 	.word	0x3e1fffff
 8005bc4:	8800759c 	.word	0x8800759c
 8005bc8:	7e37e43c 	.word	0x7e37e43c
 8005bcc:	3ff00000 	.word	0x3ff00000
 8005bd0:	3ff2ffff 	.word	0x3ff2ffff
 8005bd4:	3fe5ffff 	.word	0x3fe5ffff
 8005bd8:	e322da11 	.word	0xe322da11
 8005bdc:	3f90ad3a 	.word	0x3f90ad3a
 8005be0:	24760deb 	.word	0x24760deb
 8005be4:	3fa97b4b 	.word	0x3fa97b4b
 8005be8:	a0d03d51 	.word	0xa0d03d51
 8005bec:	3fb10d66 	.word	0x3fb10d66
 8005bf0:	c54c206e 	.word	0xc54c206e
 8005bf4:	3fb745cd 	.word	0x3fb745cd
 8005bf8:	920083ff 	.word	0x920083ff
 8005bfc:	3fc24924 	.word	0x3fc24924
 8005c00:	5555550d 	.word	0x5555550d
 8005c04:	3fd55555 	.word	0x3fd55555
 8005c08:	2c6a6c2f 	.word	0x2c6a6c2f
 8005c0c:	bfa2b444 	.word	0xbfa2b444
 8005c10:	52defd9a 	.word	0x52defd9a
 8005c14:	3fadde2d 	.word	0x3fadde2d
 8005c18:	af749a6d 	.word	0xaf749a6d
 8005c1c:	3fb3b0f2 	.word	0x3fb3b0f2
 8005c20:	fe231671 	.word	0xfe231671
 8005c24:	3fbc71c6 	.word	0x3fbc71c6
 8005c28:	9998ebc4 	.word	0x9998ebc4
 8005c2c:	3fc99999 	.word	0x3fc99999
 8005c30:	40037fff 	.word	0x40037fff
 8005c34:	3ff80000 	.word	0x3ff80000
 8005c38:	bff00000 	.word	0xbff00000
 8005c3c:	08005d90 	.word	0x08005d90
 8005c40:	08005db0 	.word	0x08005db0
 8005c44:	3ff921fb 	.word	0x3ff921fb

08005c48 <fabs>:
 8005c48:	004b      	lsls	r3, r1, #1
 8005c4a:	0859      	lsrs	r1, r3, #1
 8005c4c:	4770      	bx	lr
	...

08005c50 <_init>:
 8005c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c52:	46c0      	nop			; (mov r8, r8)
 8005c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c56:	bc08      	pop	{r3}
 8005c58:	469e      	mov	lr, r3
 8005c5a:	4770      	bx	lr

08005c5c <_fini>:
 8005c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5e:	46c0      	nop			; (mov r8, r8)
 8005c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c62:	bc08      	pop	{r3}
 8005c64:	469e      	mov	lr, r3
 8005c66:	4770      	bx	lr
