{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653870392042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653870392043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:26:31 2022 " "Processing started: Sun May 29 21:26:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653870392043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653870392043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off Nios -c Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653870392043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653870392634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_sysid_qsys_0 " "Found entity 1: Nios_sysid_qsys_0" {  } { { "Nios/synthesis/submodules/Nios_sysid_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_rsp_xbar_mux " "Found entity 1: Nios_rsp_xbar_mux" {  } { { "Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_rsp_xbar_demux " "Found entity 1: Nios_rsp_xbar_demux" {  } { { "Nios/synthesis/submodules/Nios_rsp_xbar_demux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_pin_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_pin_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_PIN_SAIDA " "Found entity 1: Nios_PIN_SAIDA" {  } { { "Nios/synthesis/submodules/Nios_PIN_SAIDA.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_PIN_SAIDA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_pin_entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_pin_entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_PIN_ENTRADA " "Found entity 1: Nios_PIN_ENTRADA" {  } { { "Nios/synthesis/submodules/Nios_PIN_ENTRADA.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_PIN_ENTRADA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_onchip_memory2_0 " "Found entity 1: Nios_onchip_memory2_0" {  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_test_bench " "Found entity 1: Nios_nios2_qsys_0_test_bench" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_test_bench.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_oci_test_bench " "Found entity 1: Nios_nios2_qsys_0_oci_test_bench" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: Nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: Nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: Nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_nios2_qsys_0_register_bank_a_module " "Found entity 1: Nios_nios2_qsys_0_register_bank_a_module" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_nios2_qsys_0_register_bank_b_module " "Found entity 2: Nios_nios2_qsys_0_register_bank_b_module" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_nios2_qsys_0_nios2_oci_debug " "Found entity 3: Nios_nios2_qsys_0_nios2_oci_debug" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: Nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_nios2_qsys_0_nios2_ocimem " "Found entity 5: Nios_nios2_qsys_0_nios2_ocimem" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: Nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_nios2_qsys_0_nios2_oci_break " "Found entity 7: Nios_nios2_qsys_0_nios2_oci_break" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: Nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: Nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: Nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: Nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: Nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: Nios_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: Nios_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: Nios_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: Nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_nios2_qsys_0_nios2_oci_pib " "Found entity 17: Nios_nios2_qsys_0_nios2_oci_pib" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_nios2_qsys_0_nios2_oci_im " "Found entity 18: Nios_nios2_qsys_0_nios2_oci_im" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: Nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_nios2_qsys_0_nios2_oci " "Found entity 20: Nios_nios2_qsys_0_nios2_oci" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_nios2_qsys_0 " "Found entity 21: Nios_nios2_qsys_0" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: Nios_jtag_uart_0_sim_scfifo_w" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392744 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_jtag_uart_0_scfifo_w " "Found entity 2: Nios_jtag_uart_0_scfifo_w" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392744 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: Nios_jtag_uart_0_sim_scfifo_r" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392744 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_jtag_uart_0_scfifo_r " "Found entity 4: Nios_jtag_uart_0_scfifo_r" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392744 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_jtag_uart_0 " "Found entity 5: Nios_jtag_uart_0" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_irq_mapper " "Found entity 1: Nios_irq_mapper" {  } { { "Nios/synthesis/submodules/Nios_irq_mapper.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_id_router.sv(48) " "Verilog HDL Declaration information at Nios_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653870392749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_id_router.sv(49) " "Verilog HDL Declaration information at Nios_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653870392749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_id_router_default_decode " "Found entity 1: Nios_id_router_default_decode" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392750 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_id_router " "Found entity 2: Nios_id_router" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cmd_xbar_mux " "Found entity 1: Nios_cmd_xbar_mux" {  } { { "Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_cmd_xbar_demux " "Found entity 1: Nios_cmd_xbar_demux" {  } { { "Nios/synthesis/submodules/Nios_cmd_xbar_demux.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_addr_router.sv(48) " "Verilog HDL Declaration information at Nios_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653870392758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_addr_router.sv(49) " "Verilog HDL Declaration information at Nios_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1653870392758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_addr_router_default_decode " "Found entity 1: Nios_addr_router_default_decode" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392758 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_addr_router " "Found entity 2: Nios_addr_router" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392783 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870392787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870392787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_sysid_qsys_0_control_slave_translator-rtl " "Found design unit 1: nios_sysid_qsys_0_control_slave_translator-rtl" {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393179 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_sysid_qsys_0_control_slave_translator " "Found entity 1: nios_sysid_qsys_0_control_slave_translator" {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pin_saida_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pin_saida_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pin_saida_s1_translator-rtl " "Found design unit 1: nios_pin_saida_s1_translator-rtl" {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393182 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pin_saida_s1_translator " "Found entity 1: nios_pin_saida_s1_translator" {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_pin_entrada_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_pin_entrada_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_pin_entrada_s1_translator-rtl " "Found design unit 1: nios_pin_entrada_s1_translator-rtl" {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393184 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_pin_entrada_s1_translator " "Found entity 1: nios_pin_entrada_s1_translator" {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: nios_onchip_memory2_0_s1_translator-rtl" {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393187 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0_s1_translator " "Found entity 1: nios_onchip_memory2_0_s1_translator" {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393190 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_translator" {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393194 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_instruction_master_translator " "Found entity 1: nios_nios2_qsys_0_instruction_master_translator" {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: nios_nios2_qsys_0_data_master_translator-rtl" {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393197 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_data_master_translator " "Found entity 1: nios_nios2_qsys_0_data_master_translator" {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393199 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios-rtl " "Found design unit 1: Nios-rtl" {  } { { "Nios/synthesis/Nios.vhd" "" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393211 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios " "Found entity 1: Nios" {  } { { "Nios/synthesis/Nios.vhd" "" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393211 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1653870393224 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1653870393224 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1653870393224 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Nios_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at Nios_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1653870393227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios " "Elaborating entity \"Nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653870393363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0 Nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"Nios_nios2_qsys_0\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_test_bench Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_test_bench:the_Nios_nios2_qsys_0_test_bench " "Elaborating entity \"Nios_nios2_qsys_0_test_bench\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_test_bench:the_Nios_nios2_qsys_0_test_bench\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_test_bench" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_register_bank_a_module Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"Nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_register_bank_a" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870393439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"Nios_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393440 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870393440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ig1 " "Found entity 1: altsyncram_9ig1" {  } { { "db/altsyncram_9ig1.tdf" "" { Text "C:/Lab6/db/altsyncram_9ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ig1 Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated " "Elaborating entity \"altsyncram_9ig1\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_a_module:Nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9ig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_register_bank_b_module Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"Nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_register_bank_b" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"Nios_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393532 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870393532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aig1 " "Found entity 1: altsyncram_aig1" {  } { { "db/altsyncram_aig1.tdf" "" { Text "C:/Lab6/db/altsyncram_aig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aig1 Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated " "Elaborating entity \"altsyncram_aig1\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_register_bank_b_module:Nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_debug Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_debug" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870393627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393627 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870393627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_ocimem Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"Nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_ocimem" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_ociram_sp_ram_module Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"Nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_ociram_sp_ram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"Nios_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393640 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870393640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dv71 " "Found entity 1: altsyncram_dv71" {  } { { "db/altsyncram_dv71.tdf" "" { Text "C:/Lab6/db/altsyncram_dv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dv71 Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated " "Elaborating entity \"altsyncram_dv71\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_ocimem:the_Nios_nios2_qsys_0_nios2_ocimem\|Nios_nios2_qsys_0_ociram_sp_ram_module:Nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dv71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_avalon_reg Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_avalon_reg:the_Nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"Nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_avalon_reg:the_Nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_break Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_break:the_Nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_break:the_Nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_break" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_xbrk Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_xbrk:the_Nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_xbrk:the_Nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_dbrk Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dbrk:the_Nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dbrk:the_Nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_itrace Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_itrace:the_Nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_itrace:the_Nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_dtrace Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_td_mode Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace\|Nios_nios2_qsys_0_nios2_oci_td_mode:Nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_dtrace:the_Nios_nios2_qsys_0_nios2_oci_dtrace\|Nios_nios2_qsys_0_nios2_oci_td_mode:Nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_fifo Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_compute_tm_count Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_compute_tm_count:Nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_compute_tm_count:Nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_fifowp_inc Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifowp_inc:Nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifowp_inc:Nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_fifocount_inc Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifocount_inc:Nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_nios2_oci_fifocount_inc:Nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "Nios_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_oci_test_bench Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_oci_test_bench:the_Nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"Nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_fifo:the_Nios_nios2_qsys_0_nios2_oci_fifo\|Nios_nios2_qsys_0_oci_test_bench:the_Nios_nios2_qsys_0_oci_test_bench\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_oci_test_bench" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_pib Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_pib:the_Nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_pib:the_Nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_pib" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_nios2_oci_im Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_im:the_Nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"Nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_im:the_Nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_nios2_oci_im" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_jtag_debug_module_wrapper Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"Nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "the_Nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_jtag_debug_module_tck Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_tck:the_Nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"Nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_tck:the_Nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Nios_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_nios2_qsys_0_jtag_debug_module_sysclk Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_sysclk:the_Nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"Nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|Nios_nios2_qsys_0_jtag_debug_module_sysclk:the_Nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_Nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "Nios_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393779 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870393779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_jtag_debug_module_wrapper:the_Nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_onchip_memory2_0 Nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"Nios_onchip_memory2_0\" for hierarchy \"Nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "Nios/synthesis/Nios.vhd" "onchip_memory2_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"Nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393794 ""}  } { { "Nios/synthesis/submodules/Nios_onchip_memory2_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870393794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7kc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7kc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7kc1 " "Found entity 1: altsyncram_7kc1" {  } { { "db/altsyncram_7kc1.tdf" "" { Text "C:/Lab6/db/altsyncram_7kc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7kc1 Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kc1:auto_generated " "Elaborating entity \"altsyncram_7kc1\" for hierarchy \"Nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7kc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_0 Nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Nios_jtag_uart_0\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\"" {  } { { "Nios/synthesis/Nios.vhd" "jtag_uart_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_0_scfifo_w Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w " "Elaborating entity \"Nios_jtag_uart_0_scfifo_w\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "the_Nios_jtag_uart_0_scfifo_w" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "wfifo" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393924 ""}  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870393924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Lab6/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870393997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870393997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Lab6/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870393999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Lab6/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870394011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870394011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Lab6/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870394070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870394070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Lab6/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Lab6/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870394130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870394130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Lab6/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870394194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870394194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Lab6/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Lab6/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653870394258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653870394258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Lab6/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_jtag_uart_0_scfifo_r Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r " "Elaborating entity \"Nios_jtag_uart_0_scfifo_r\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "the_Nios_jtag_uart_0_scfifo_r" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "Nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870394375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394375 ""}  } { { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653870394375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_PIN_ENTRADA Nios_PIN_ENTRADA:pin_entrada " "Elaborating entity \"Nios_PIN_ENTRADA\" for hierarchy \"Nios_PIN_ENTRADA:pin_entrada\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_entrada" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_PIN_SAIDA Nios_PIN_SAIDA:pin_saida " "Elaborating entity \"Nios_PIN_SAIDA\" for hierarchy \"Nios_PIN_SAIDA:pin_saida\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_saida" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_sysid_qsys_0 Nios_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Nios_sysid_qsys_0\" for hierarchy \"Nios_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Nios/synthesis/Nios.vhd" "sysid_qsys_0" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_instruction_master_translator nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"nios_nios2_qsys_0_instruction_master_translator\" for hierarchy \"nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394388 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394389 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394389 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394389 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394389 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394389 "|Nios|nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_data_master_translator nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"nios_nios2_qsys_0_data_master_translator\" for hierarchy \"nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394395 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394396 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394396 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394396 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394396 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394396 "|Nios|nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_translator nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394402 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394403 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394403 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394403 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394403 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394403 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394403 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394404 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394404 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394404 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394404 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394404 "|Nios|nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Lab6/Nios/synthesis/nios_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sysid_qsys_0_control_slave_translator nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"nios_sysid_qsys_0_control_slave_translator\" for hierarchy \"nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "sysid_qsys_0_control_slave_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394410 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_sysid_qsys_0_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394411 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_sysid_qsys_0_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394411 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_sysid_qsys_0_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394411 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_sysid_qsys_0_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394411 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_sysid_qsys_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394411 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_sysid_qsys_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394411 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_sysid_qsys_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_sysid_qsys_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_sysid_qsys_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_sysid_qsys_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_sysid_qsys_0_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_sysid_qsys_0_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_sysid_qsys_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_sysid_qsys_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_sysid_qsys_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_sysid_qsys_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_sysid_qsys_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394412 "|Nios|nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" "sysid_qsys_0_control_slave_translator" { Text "C:/Lab6/Nios/synthesis/nios_sysid_qsys_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pin_saida_s1_translator nios_pin_saida_s1_translator:pin_saida_s1_translator " "Elaborating entity \"nios_pin_saida_s1_translator\" for hierarchy \"nios_pin_saida_s1_translator:pin_saida_s1_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_saida_s1_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394418 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_pin_saida_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_pin_saida_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_pin_saida_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_pin_saida_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_pin_saida_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_pin_saida_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_pin_saida_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_pin_saida_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_pin_saida_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_pin_saida_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394419 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_pin_saida_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394420 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_pin_saida_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394420 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_pin_saida_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_pin_saida_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394420 "|Nios|nios_pin_saida_s1_translator:pin_saida_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_pin_saida_s1_translator:pin_saida_s1_translator\|altera_merlin_slave_translator:pin_saida_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_pin_saida_s1_translator:pin_saida_s1_translator\|altera_merlin_slave_translator:pin_saida_s1_translator\"" {  } { { "Nios/synthesis/nios_pin_saida_s1_translator.vhd" "pin_saida_s1_translator" { Text "C:/Lab6/Nios/synthesis/nios_pin_saida_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pin_entrada_s1_translator nios_pin_entrada_s1_translator:pin_entrada_s1_translator " "Elaborating entity \"nios_pin_entrada_s1_translator\" for hierarchy \"nios_pin_entrada_s1_translator:pin_entrada_s1_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "pin_entrada_s1_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394425 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_pin_entrada_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_pin_entrada_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_pin_entrada_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_pin_entrada_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_pin_entrada_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_pin_entrada_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_pin_entrada_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_pin_entrada_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_pin_entrada_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_pin_entrada_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_pin_entrada_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_pin_entrada_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_pin_entrada_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394427 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_pin_entrada_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394428 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_pin_entrada_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394428 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_pin_entrada_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_pin_entrada_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_pin_entrada_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_pin_entrada_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394428 "|Nios|nios_pin_entrada_s1_translator:pin_entrada_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_avalon_jtag_slave_translator nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394432 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394433 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394433 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394433 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394433 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394433 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394434 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394434 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394434 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394434 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394434 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394434 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394434 "|Nios|nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Lab6/Nios/synthesis/nios_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0_s1_translator nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"nios_onchip_memory2_0_s1_translator\" for hierarchy \"nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "Nios/synthesis/Nios.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394439 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394441 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394442 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394442 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653870394442 "|Nios|nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "C:/Lab6/Nios/synthesis/nios_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Nios/synthesis/Nios.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 2458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_addr_router Nios_addr_router:addr_router " "Elaborating entity \"Nios_addr_router\" for hierarchy \"Nios_addr_router:addr_router\"" {  } { { "Nios/synthesis/Nios.vhd" "addr_router" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_addr_router_default_decode Nios_addr_router:addr_router\|Nios_addr_router_default_decode:the_default_decode " "Elaborating entity \"Nios_addr_router_default_decode\" for hierarchy \"Nios_addr_router:addr_router\|Nios_addr_router_default_decode:the_default_decode\"" {  } { { "Nios/synthesis/submodules/Nios_addr_router.sv" "the_default_decode" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_id_router Nios_id_router:id_router " "Elaborating entity \"Nios_id_router\" for hierarchy \"Nios_id_router:id_router\"" {  } { { "Nios/synthesis/Nios.vhd" "id_router" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_id_router_default_decode Nios_id_router:id_router\|Nios_id_router_default_decode:the_default_decode " "Elaborating entity \"Nios_id_router_default_decode\" for hierarchy \"Nios_id_router:id_router\|Nios_id_router_default_decode:the_default_decode\"" {  } { { "Nios/synthesis/submodules/Nios_id_router.sv" "the_default_decode" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "Nios/synthesis/Nios.vhd" "rst_controller" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cmd_xbar_demux Nios_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Nios_cmd_xbar_demux\" for hierarchy \"Nios_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Nios/synthesis/Nios.vhd" "cmd_xbar_demux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_cmd_xbar_mux Nios_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Nios_cmd_xbar_mux\" for hierarchy \"Nios_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Nios/synthesis/Nios.vhd" "cmd_xbar_mux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" "arb" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_rsp_xbar_demux Nios_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Nios_rsp_xbar_demux\" for hierarchy \"Nios_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Nios/synthesis/Nios.vhd" "rsp_xbar_demux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_rsp_xbar_mux Nios_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Nios_rsp_xbar_mux\" for hierarchy \"Nios_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Nios/synthesis/Nios.vhd" "rsp_xbar_mux" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" "arb" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Nios_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nios_irq_mapper Nios_irq_mapper:irq_mapper " "Elaborating entity \"Nios_irq_mapper\" for hierarchy \"Nios_irq_mapper:irq_mapper\"" {  } { { "Nios/synthesis/Nios.vhd" "irq_mapper" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653870394586 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1653870397700 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3167 -1 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 4133 -1 0 } } { "Nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 348 -1 0 } } { "Nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3740 -1 0 } } { "Nios/synthesis/submodules/Nios_jtag_uart_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 599 -1 0 } } { "Nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653870397822 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653870397822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653870399463 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653870399536 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653870399536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1653870399607 "|Nios|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1653870399607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Lab6/output_files/Nios.map.smsg " "Generated suppressed messages file C:/Lab6/output_files/Nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653870399948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653870400496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653870400496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2065 " "Implemented 2065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653870400741 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653870400741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1909 " "Implemented 1909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653870400741 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1653870400741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653870400741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653870400806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:26:40 2022 " "Processing ended: Sun May 29 21:26:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653870400806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653870400806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653870400806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653870400806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653870401860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653870401861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:26:41 2022 " "Processing started: Sun May 29 21:26:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653870401861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653870401861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Nios -c Nios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Nios -c Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653870401861 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653870401944 ""}
{ "Info" "0" "" "Project  = Nios" {  } {  } 0 0 "Project  = Nios" 0 0 "Fitter" 0 0 1653870401945 ""}
{ "Info" "0" "" "Revision = Nios" {  } {  } 0 0 "Revision = Nios" 0 0 "Fitter" 0 0 1653870401945 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1653870402113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Nios EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653870402144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653870402172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653870402172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653870402257 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653870402266 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653870402812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653870402812 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653870402812 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6713 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653870402817 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6714 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653870402817 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6715 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653870402817 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653870402817 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653870402826 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1653870403196 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1653870403196 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Nios.sdc " "Synopsys Design Constraints File file not found: 'Nios.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653870403230 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1653870403236 "|Nios|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1653870403266 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403266 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403266 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1653870403266 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1653870403266 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653870403413 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } } } } { "Nios/synthesis/Nios.vhd" "" { Text "C:/Lab6/Nios/synthesis/Nios.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653870403413 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653870403414 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 2741 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653870403414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653870403414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 2955 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653870403414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node Nios_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 2305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653870403414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios_nios2_qsys_0:nios2_qsys_0|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 4336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653870403414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653870403414 ""}  } { { "Nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653870403414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653870403415 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6705 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653870403415 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653870403415 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6445 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653870403415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653870403416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653870403416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653870403416 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6706 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653870403416 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653870403416 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 6338 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653870403416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653870403416 ""}  } { { "Nios/synthesis/submodules/Nios_nios2_qsys_0.v" "" { Text "C:/Lab6/Nios/synthesis/submodules/Nios_nios2_qsys_0.v" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Nios_nios2_qsys_0:nios2_qsys_0\|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci\|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Nios_nios2_qsys_0:nios2_qsys_0|Nios_nios2_qsys_0_nios2_oci:the_Nios_nios2_qsys_0_nios2_oci|Nios_nios2_qsys_0_nios2_oci_debug:the_Nios_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Lab6/" { { 0 { 0 ""} 0 1455 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653870403416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653870403746 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653870403752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653870403752 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653870403757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653870403761 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653870403765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653870403765 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653870403768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653870403800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1653870403804 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653870403804 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653870403852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653870405763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653870406553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653870406570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653870407145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653870407145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653870407486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1653870408814 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653870408814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653870409077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1653870409080 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1653870409080 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653870409080 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1653870409156 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653870409162 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_1_external_connection_export\[0\] 0 " "Pin \"pio_1_external_connection_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653870409207 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_1_external_connection_export\[1\] 0 " "Pin \"pio_1_external_connection_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653870409207 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pio_1_external_connection_export\[2\] 0 " "Pin \"pio_1_external_connection_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1653870409207 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1653870409207 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653870409700 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653870409836 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653870410351 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653870410672 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653870410703 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1653870410818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Lab6/output_files/Nios.fit.smsg " "Generated suppressed messages file C:/Lab6/output_files/Nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653870411053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653870411720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:26:51 2022 " "Processing ended: Sun May 29 21:26:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653870411720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653870411720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653870411720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653870411720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653870412620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653870412620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:26:52 2022 " "Processing started: Sun May 29 21:26:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653870412620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653870412620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Nios -c Nios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Nios -c Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653870412620 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1653870413939 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653870413991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653870414548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:26:54 2022 " "Processing ended: Sun May 29 21:26:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653870414548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653870414548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653870414548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653870414548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653870415131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653870415570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653870415570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:26:55 2022 " "Processing started: Sun May 29 21:26:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653870415570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653870415570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Nios -c Nios " "Command: quartus_sta Nios -c Nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653870415571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1653870415662 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653870415884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653870415929 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1653870415929 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1653870416136 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1653870416136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Nios.sdc " "Synopsys Design Constraints File file not found: 'Nios.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1653870416157 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1653870416161 "|Nios|clk_clk"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1653870416178 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1653870416188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653870416211 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1653870416231 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1653870416233 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1653870416296 "|Nios|clk_clk"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1653870416309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1653870416312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1653870416312 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1653870416322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653870416342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1653870416342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653870416416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:26:56 2022 " "Processing ended: Sun May 29 21:26:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653870416416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653870416416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653870416416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653870416416 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 107 s " "Quartus II Full Compilation was successful. 0 errors, 107 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653870417084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653871035384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653871035385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:37:15 2022 " "Processing started: Sun May 29 21:37:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653871035385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653871035385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Nios -c Nios --netlist_type=sgate " "Command: quartus_rpp Nios -c Nios --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653871035385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4468 " "Peak virtual memory: 4468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653871036476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:37:16 2022 " "Processing ended: Sun May 29 21:37:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653871036476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653871036476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653871036476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1653871036476 ""}
