This module contains a large set of VHDL entities for clock domain crossing (CDC) of data in
an FPGA.
Everything in this module is properly and carefully constrained, and has a thought-out structure
to ensure stable operation.
