INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Арти/YandexDisk-mosinartemij/vivado_project/LDPC/Версии/shift_register_processor/shift_register_processor.srcs/sources_1/new/tb_shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shift_register_processor
