 ****** HSPICE -- G-2012.06 32-BIT (May 27 2012) RHEL32 ******                  
  Copyright (C) 2012 Synopsys, Inc. All Rights Reserved.                        
  Unpublished-rights reserved under US copyright laws.
  This program is protected by law and is subject to the
  terms and conditions of the license agreement from Synopsys.
  Use of this program is your acceptance to be bound by the
  license agreement. HSPICE is the trademark of Synopsys, Inc.
  Input File: ac.sp                                                             
  Command line options: -hdlpath ../code -i ac.sp -o ac
 lic:  
 lic: FLEXlm: v10.8 
 lic: USER:   sourabh              HOSTNAME: bwrcr720-2.eecs.berkeley.edu 
 lic: HOSTID:                      PID:      15335 
 lic: Using FLEXlm license file: 
 lic: 1701@sunv40z-1.eecs.berkeley.edu 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 18-nov-2016/2015.06 
 lic: 1(in_use)/50(total) FLOATING license(s) on SERVER sunv40z-1.eecs.berkeley.
 lic:   
 Init: read install configuration file: /tools/synopsys/hspice/G-2012.06/hspice/meta.cfg
 **info** *pvaI* Module (bsimcmg): 5 unexpanded port, 0 init, 2015 behav, 64 contrib, 49/3015 expr(s)

 **info** *pvaI* Resizing DB size for v count = 1

 **info** *pvaI* Resizing DB size for v count = 2

 **info** *pvaI*        Has DIS (PC SB), 5 afCount

 **info** *pvaI*        0 const-G and 0 const-C, Has switch branch.

 **info** *pvaI* Module (bsimcmg): generated 4 flow node(s) during compilation.

 **info** *pvaI* #### Total 762 line-size(s), 49 expr(s), 64 contr(s), 0 init(s), 2015 behav(s), 5 port(s)

 Loading pVA library ac.pvadir/pvaRTL_linux.so...
1****** HSPICE -- G-2012.06 32-BIT (May 27 2012) RHEL32 ******                  
 ******  
 *sample netlist for bsim-mg

  ******  circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 x1.                             bsimcmg(va)        1.00 
 **info** *pvaI* Creating Verilog-A module 'bsimcmg' for X1

  
      
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2         
  Opening plot unit= 15
 file=ac.pa0                                                                   

1****** HSPICE -- G-2012.06 32-BIT (May 27 2012) RHEL32 ******                  
 ******  
 *sample netlist for bsim-mg

  ******  operating point information tnom=  25.000 temp=  25.000 *****
 ***** operating point status is all       simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:bulk    =   0.      0:gate    =   0.5000  0:supply  =   1.0000 
 +0:vout    =   0.7501 


 **** voltage sources

 subckt                                   
 element  0:vbs      0:vdd      0:vsig    
  volts      0.         1.0000     0.5000 
  current  1.191e-11 -1.250e-04 -1.353e-14
  power      0.       1.250e-04  6.764e-15

     total voltage source power dissipation=  1.250e-04       watts



 **** resistors

 subckt             
 element  0:rl      
  r value  2.000e+03
  v drop     0.2499 
  current  1.250e-04
  power    3.123e-05

 ******  
 *sample netlist for bsim-mg

  ******  ac analysis tnom=  25.000 temp=  25.000 *****
x

        freq    voltage m    volt phase 
                   vout         vout    
  1.0000e+03      1.4022     180.0000   
  1.2589e+03      1.4022     180.0000   
  1.5848e+03      1.4022     180.0000   
  1.9952e+03      1.4022     180.0000   
  2.5118e+03      1.4022     180.0000   
  3.1622e+03      1.4022     180.0000   
  3.9810e+03      1.4022     180.0000   
  5.0118e+03      1.4022     180.0000   
  6.3095e+03      1.4022     180.0000   
  7.9432e+03      1.4022     179.9999   
  1.0000e+04      1.4022     179.9999   
  1.2589e+04      1.4022     179.9999   
  1.5848e+04      1.4022     179.9999   
  1.9952e+04      1.4022     179.9999   
  2.5118e+04      1.4022     179.9998   
  3.1622e+04      1.4022     179.9998   
  3.9810e+04      1.4022     179.9997   
  5.0118e+04      1.4022     179.9997   
  6.3095e+04      1.4022     179.9996   
  7.9432e+04      1.4022     179.9994   
  1.0000e+05      1.4022     179.9993   
  1.2589e+05      1.4022     179.9991   
  1.5848e+05      1.4022     179.9989   
  1.9952e+05      1.4022     179.9986   
  2.5118e+05      1.4022     179.9983   
  3.1622e+05      1.4022     179.9978   
  3.9810e+05      1.4022     179.9972   
  5.0118e+05      1.4022     179.9965   
  6.3095e+05      1.4022     179.9956   
  7.9432e+05      1.4022     179.9945   
  1.0000e+06      1.4022     179.9931   
  1.2589e+06      1.4022     179.9913   
  1.5848e+06      1.4022     179.9890   
  1.9952e+06      1.4022     179.9861   
  2.5118e+06      1.4022     179.9825   
  3.1622e+06      1.4022     179.9780   
  3.9810e+06      1.4022     179.9723   
  5.0118e+06      1.4022     179.9652   
  6.3095e+06      1.4022     179.9562   
  7.9432e+06      1.4022     179.9448   
  1.0000e+07      1.4022     179.9305   
  1.2589e+07      1.4022     179.9125   
  1.5848e+07      1.4022     179.8899   
  1.9952e+07      1.4022     179.8613   
  2.5118e+07      1.4022     179.8254   
  3.1622e+07      1.4022     179.7803   
  3.9810e+07      1.4022     179.7234   
  5.0118e+07      1.4022     179.6517   
  6.3095e+07      1.4022     179.5616   
  7.9432e+07      1.4022     179.4480   
  1.0000e+08      1.4021     179.3051   
  1.2589e+08      1.4021     179.1252   
  1.5848e+08      1.4020     178.8988   
  1.9952e+08      1.4018     178.6138   
  2.5118e+08      1.4016     178.2550   
  3.1622e+08      1.4012     177.8036   
  3.9810e+08      1.4007     177.2356   
  5.0118e+08      1.3997     176.5214   
  6.3095e+08      1.3982     175.6238   
  7.9432e+08      1.3959     174.4967   
  1.0000e+09      1.3923     173.0837   
  1.2589e+09      1.3865     171.3167   
  1.5848e+09      1.3776     169.1152   
  1.9952e+09      1.3637     166.3885   
  2.5118e+09      1.3426     163.0414   
  3.1622e+09      1.3110     158.9875   
  3.9810e+09      1.2653     154.1729   
  5.0118e+09      1.2017     148.6090   
  6.3095e+09      1.1179     142.4069   
  7.9432e+09      1.0150     135.7919   
  1.0000e+10      0.8977     129.0752   
  1.2589e+10      0.7740     122.5838   
  1.5848e+10      0.6527     116.5802   
  1.9952e+10      0.5405     111.2152   
  2.5118e+10      0.4417     106.5256   
  3.1622e+10      0.3576     102.4631   
  3.9810e+10      0.2876      98.9287   
  5.0118e+10      0.2304      95.7995   
  6.3095e+10      0.1842      92.9443   
  7.9432e+10      0.1470      90.2313   
  1.0000e+11      0.1174      87.5296   
  1.2589e+11    9.378e-02     84.7083   
  1.5848e+11    7.509e-02     81.6357   
  1.9952e+11    6.036e-02     78.1802   
  2.5118e+11    4.880e-02     74.2167   
  3.1622e+11    3.980e-02     69.6405   
  3.9810e+11    3.288e-02     64.3920   
  5.0118e+11    2.763e-02     58.4911   
  6.3095e+11    2.372e-02     52.0677   
  7.9432e+11    2.089e-02     45.3674   
  1.0000e+12    1.888e-02     38.7111   
y
-----------------------------------------------

          ***** job concluded
1****** HSPICE -- G-2012.06 32-BIT (May 27 2012) RHEL32 ******                  
 ******  
 *sample netlist for bsim-mg

  ******  job statistics summary tnom=  25.000 temp=  25.000 *****
  
  
 ******  Machine Information  ******
 CPU:
 model name	: Intel(R) Xeon(R) CPU E5-2643 0 @ 3.30GHz
 cpu MHz	: 3299.813
  
 OS:
 Linux version 2.6.32-573.7.1.el6.x86_64 (mockbuild@x86-031.build.eng.bos.redhat.com) (gcc version 4.4.7 20120313 (Red Hat 4.4.7-16) (GCC) ) #1 SMP Thu Sep 10 13:42:16 EDT 2015


  ******  HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :     8
  Actual Threads Count       :     1


  ******  Circuit Statistics  ******
  # nodes       =      10 # elements   =       6
  # resistors   =       1 # capacitors =       1 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       3
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =       0 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       1
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.00           1           6
  ac analysis        0.01          91          91
  readin             3.07
  errchk             0.06
  setup              0.00
  output             0.00


           peak memory used        119.41 megabytes
           total cpu time            3.14 seconds
           total elapsed time        8.62 seconds
           job started at     08:28:58 12/31/2015
           job ended   at     08:29:06 12/31/2015


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.21(s)
