Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 47d0f6d85d904d3abbba460709be17f2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'instruction' [/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/Top.sv" Line 1. Module Top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/program_counter.sv" Line 1. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/instruction_memory.sv" Line 1. Module instruction_memory(IMEM_DEPTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/alu.sv" Line 1. Module alu(ALU_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/it/Vivado_Projects/Arch/Lab1_Task1/src/register_file.sv" Line 1. Module register_file doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory(IMEM_DEPTH=4)
Compiling module xil_defaultlib.alu(ALU_WIDTH=16)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
