Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Mar 29 14:14:45 2024
| Host         : CEAT-ENDV350-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/jonnaji/Desktop/Lab3/timing_report.txt
| Design       : top_demo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     55          
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (207)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (207)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 43 register/latch pins with no clock driven by root clock pin: sysclk_125mhz (HIGH)

CURRENT_COUNT_reg[0]/C
CURRENT_COUNT_reg[10]/C
CURRENT_COUNT_reg[11]/C
CURRENT_COUNT_reg[12]/C
CURRENT_COUNT_reg[13]/C
CURRENT_COUNT_reg[14]/C
CURRENT_COUNT_reg[15]/C
CURRENT_COUNT_reg[16]/C
CURRENT_COUNT_reg[1]/C
CURRENT_COUNT_reg[2]/C
CURRENT_COUNT_reg[3]/C
CURRENT_COUNT_reg[4]/C
CURRENT_COUNT_reg[5]/C
CURRENT_COUNT_reg[6]/C
CURRENT_COUNT_reg[7]/C
CURRENT_COUNT_reg[8]/C
CURRENT_COUNT_reg[9]/C
Slow/clk_count_reg[0]/C
Slow/clk_count_reg[10]/C
Slow/clk_count_reg[11]/C
Slow/clk_count_reg[12]/C
Slow/clk_count_reg[13]/C
Slow/clk_count_reg[14]/C
Slow/clk_count_reg[15]/C
Slow/clk_count_reg[16]/C
Slow/clk_count_reg[17]/C
Slow/clk_count_reg[18]/C
Slow/clk_count_reg[19]/C
Slow/clk_count_reg[1]/C
Slow/clk_count_reg[20]/C
Slow/clk_count_reg[21]/C
Slow/clk_count_reg[22]/C
Slow/clk_count_reg[23]/C
Slow/clk_count_reg[24]/C
Slow/clk_count_reg[2]/C
Slow/clk_count_reg[3]/C
Slow/clk_count_reg[4]/C
Slow/clk_count_reg[5]/C
Slow/clk_count_reg[6]/C
Slow/clk_count_reg[7]/C
Slow/clk_count_reg[8]/C
Slow/clk_count_reg[9]/C
Slow/clk_en_reg/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[0]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[10]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[11]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[12]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[13]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[14]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[15]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[16]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[1]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[2]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[3]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[4]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[5]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[6]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[7]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[8]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 2 register/latch pins with no clock driven by root clock pin: CURRENT_COUNT_reg[9]/Q (HIGH)

driver/FSM_sequential_CURRENT_STATE_reg[0]/C
driver/FSM_sequential_CURRENT_STATE_reg[1]/C

 There are 10 register/latch pins with no clock driven by root clock pin: Slow/clk_en_reg/Q (HIGH)

blink/FSM_onehot_state_reg[0]/C
blink/FSM_onehot_state_reg[1]/C
blink/FSM_onehot_state_reg[2]/C
blink/FSM_onehot_state_reg[3]/C
blink/FSM_onehot_state_reg[4]/C
blink/FSM_onehot_state_reg[5]/C
blink/FSM_onehot_state_reg[6]/C
blink/FSM_onehot_state_reg[7]/C
blink/FSM_onehot_state_reg[8]/C
blink/FSM_onehot_state_reg[9]/C

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[0]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[1]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[2]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[3]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[4]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[5]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[6]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[7]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[8]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G

 There are 10 register/latch pins with no clock driven by root clock pin: blink/FSM_onehot_state_reg[9]/Q (HIGH)

blink/FSM_onehot_nextstate_reg[0]/G
blink/FSM_onehot_nextstate_reg[1]/G
blink/FSM_onehot_nextstate_reg[2]/G
blink/FSM_onehot_nextstate_reg[3]/G
blink/FSM_onehot_nextstate_reg[4]/G
blink/FSM_onehot_nextstate_reg[5]/G
blink/FSM_onehot_nextstate_reg[6]/G
blink/FSM_onehot_nextstate_reg[7]/G
blink/FSM_onehot_nextstate_reg[8]/G
blink/FSM_onehot_nextstate_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

CURRENT_COUNT_reg[0]/D
CURRENT_COUNT_reg[0]/R
CURRENT_COUNT_reg[10]/D
CURRENT_COUNT_reg[10]/R
CURRENT_COUNT_reg[11]/D
CURRENT_COUNT_reg[11]/R
CURRENT_COUNT_reg[12]/D
CURRENT_COUNT_reg[12]/R
CURRENT_COUNT_reg[13]/D
CURRENT_COUNT_reg[13]/R
CURRENT_COUNT_reg[14]/D
CURRENT_COUNT_reg[14]/R
CURRENT_COUNT_reg[15]/D
CURRENT_COUNT_reg[15]/R
CURRENT_COUNT_reg[16]/D
CURRENT_COUNT_reg[16]/R
CURRENT_COUNT_reg[1]/D
CURRENT_COUNT_reg[1]/R
CURRENT_COUNT_reg[2]/D
CURRENT_COUNT_reg[2]/R
CURRENT_COUNT_reg[3]/D
CURRENT_COUNT_reg[3]/R
CURRENT_COUNT_reg[4]/D
CURRENT_COUNT_reg[4]/R
CURRENT_COUNT_reg[5]/D
CURRENT_COUNT_reg[5]/R
CURRENT_COUNT_reg[6]/D
CURRENT_COUNT_reg[6]/R
CURRENT_COUNT_reg[7]/D
CURRENT_COUNT_reg[7]/R
CURRENT_COUNT_reg[8]/D
CURRENT_COUNT_reg[8]/R
CURRENT_COUNT_reg[9]/D
CURRENT_COUNT_reg[9]/R
Slow/clk_count_reg[0]/D
Slow/clk_count_reg[0]/R
Slow/clk_count_reg[10]/D
Slow/clk_count_reg[10]/R
Slow/clk_count_reg[11]/D
Slow/clk_count_reg[11]/R
Slow/clk_count_reg[12]/D
Slow/clk_count_reg[12]/R
Slow/clk_count_reg[13]/D
Slow/clk_count_reg[13]/R
Slow/clk_count_reg[14]/D
Slow/clk_count_reg[14]/R
Slow/clk_count_reg[15]/D
Slow/clk_count_reg[15]/R
Slow/clk_count_reg[16]/D
Slow/clk_count_reg[16]/R
Slow/clk_count_reg[17]/D
Slow/clk_count_reg[17]/R
Slow/clk_count_reg[18]/D
Slow/clk_count_reg[18]/R
Slow/clk_count_reg[19]/D
Slow/clk_count_reg[19]/R
Slow/clk_count_reg[1]/D
Slow/clk_count_reg[1]/R
Slow/clk_count_reg[20]/D
Slow/clk_count_reg[20]/R
Slow/clk_count_reg[21]/D
Slow/clk_count_reg[21]/R
Slow/clk_count_reg[22]/D
Slow/clk_count_reg[22]/R
Slow/clk_count_reg[23]/D
Slow/clk_count_reg[23]/R
Slow/clk_count_reg[24]/D
Slow/clk_count_reg[24]/R
Slow/clk_count_reg[2]/D
Slow/clk_count_reg[2]/R
Slow/clk_count_reg[3]/D
Slow/clk_count_reg[3]/R
Slow/clk_count_reg[4]/D
Slow/clk_count_reg[4]/R
Slow/clk_count_reg[5]/D
Slow/clk_count_reg[5]/R
Slow/clk_count_reg[6]/D
Slow/clk_count_reg[6]/R
Slow/clk_count_reg[7]/D
Slow/clk_count_reg[7]/R
Slow/clk_count_reg[8]/D
Slow/clk_count_reg[8]/R
Slow/clk_count_reg[9]/D
Slow/clk_count_reg[9]/R
Slow/clk_en_reg/D
blink/FSM_onehot_nextstate_reg[0]/D
blink/FSM_onehot_nextstate_reg[1]/D
blink/FSM_onehot_nextstate_reg[2]/D
blink/FSM_onehot_nextstate_reg[3]/D
blink/FSM_onehot_nextstate_reg[4]/D
blink/FSM_onehot_nextstate_reg[5]/D
blink/FSM_onehot_nextstate_reg[6]/D
blink/FSM_onehot_nextstate_reg[7]/D
blink/FSM_onehot_nextstate_reg[8]/D
blink/FSM_onehot_nextstate_reg[9]/D
blink/FSM_onehot_state_reg[0]/D
blink/FSM_onehot_state_reg[0]/PRE
blink/FSM_onehot_state_reg[1]/CLR
blink/FSM_onehot_state_reg[1]/D
blink/FSM_onehot_state_reg[2]/CLR
blink/FSM_onehot_state_reg[2]/D
blink/FSM_onehot_state_reg[3]/CLR
blink/FSM_onehot_state_reg[3]/D
blink/FSM_onehot_state_reg[4]/CLR
blink/FSM_onehot_state_reg[4]/D
blink/FSM_onehot_state_reg[5]/CLR
blink/FSM_onehot_state_reg[5]/D
blink/FSM_onehot_state_reg[6]/CLR
blink/FSM_onehot_state_reg[6]/D
blink/FSM_onehot_state_reg[7]/CLR
blink/FSM_onehot_state_reg[7]/D
blink/FSM_onehot_state_reg[8]/CLR
blink/FSM_onehot_state_reg[8]/D
blink/FSM_onehot_state_reg[9]/CLR
blink/FSM_onehot_state_reg[9]/D
driver/FSM_sequential_CURRENT_STATE_reg[0]/D
driver/FSM_sequential_CURRENT_STATE_reg[1]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

btn[0]
btn[3]
sw[0]
sw[7]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

led[1]
led[2]
led[3]
led[4]
led[5]
led[6]
sseg_an[0]
sseg_an[1]
sseg_an[2]
sseg_an[3]
sseg_ca
sseg_cb
sseg_cc
sseg_cd
sseg_ce
sseg_cf
sseg_cg
sseg_dp

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  135          inf        0.000                      0                  135           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.642ns  (logic 5.189ns (31.178%)  route 11.453ns (68.822%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                                                                r  sw_IBUF[1]_inst/I
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           4.199     5.631    driver/sw_IBUF[1]
    SLICE_X35Y48                                                      r  driver/sseg_cb_OBUF_inst_i_2/I3
    SLICE_X35Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.755 f  driver/sseg_cb_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     6.188    driver/sseg_cb_OBUF_inst_i_2_n_0
    SLICE_X35Y48                                                      f  driver/sseg_cb_OBUF_inst_i_1/I5
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.312 r  driver/sseg_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.822    13.133    sseg_cb_OBUF
    H17                                                               r  sseg_cb_OBUF_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.509    16.642 r  sseg_cb_OBUF_inst/O
                         net (fo=0)                   0.000    16.642    sseg_cb
    H17                                                               r  sseg_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sseg_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.485ns  (logic 5.176ns (33.427%)  route 10.309ns (66.573%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    V4                                                                r  sw_IBUF[3]_inst/I
    V4                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           4.001     5.440    driver/sw_IBUF[3]
    SLICE_X32Y48                                                      r  driver/sseg_ca_OBUF_inst_i_2/I3
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124     5.564 r  driver/sseg_ca_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.598     6.163    driver/sseg_ca_OBUF_inst_i_2_n_0
    SLICE_X34Y48                                                      r  driver/sseg_ca_OBUF_inst_i_1/I0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.287 r  driver/sseg_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.710    11.997    sseg_ca_OBUF
    H19                                                               r  sseg_ca_OBUF_inst/I
    H19                  OBUF (Prop_obuf_I_O)         3.489    15.485 r  sseg_ca_OBUF_inst/O
                         net (fo=0)                   0.000    15.485    sseg_ca
    H19                                                               r  sseg_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sseg_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.711ns  (logic 5.068ns (34.449%)  route 9.643ns (65.551%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    V4                                                                r  sw_IBUF[3]_inst/I
    V4                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           4.015     5.455    driver/sw_IBUF[3]
    SLICE_X33Y48                                                      r  driver/sseg_cf_OBUF_inst_i_1/I1
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124     5.579 r  driver/sseg_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.628    11.207    sseg_cf_OBUF
    H18                                                               r  sseg_cf_OBUF_inst/I
    H18                  OBUF (Prop_obuf_I_O)         3.504    14.711 r  sseg_cf_OBUF_inst/O
                         net (fo=0)                   0.000    14.711    sseg_cf
    H18                                                               r  sseg_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.305ns  (logic 5.188ns (36.265%)  route 9.117ns (63.735%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                                                                r  sw_IBUF[1]_inst/I
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.849     5.281    driver/sw_IBUF[1]
    SLICE_X35Y48                                                      r  driver/sseg_cd_OBUF_inst_i_2/I2
    SLICE_X35Y48         LUT6 (Prop_lut6_I2_O)        0.124     5.405 f  driver/sseg_cd_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.263     5.668    driver/sseg_cd_OBUF_inst_i_2_n_0
    SLICE_X35Y48                                                      f  driver/sseg_cd_OBUF_inst_i_1/I5
    SLICE_X35Y48         LUT6 (Prop_lut6_I5_O)        0.124     5.792 r  driver/sseg_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.005    10.797    sseg_cd_OBUF
    K21                                                               r  sseg_cd_OBUF_inst/I
    K21                  OBUF (Prop_obuf_I_O)         3.508    14.305 r  sseg_cd_OBUF_inst/O
                         net (fo=0)                   0.000    14.305    sseg_cd
    K21                                                               r  sseg_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sseg_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.249ns  (logic 5.184ns (36.384%)  route 9.064ns (63.616%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    V4                                                                f  sw_IBUF[3]_inst/I
    V4                   IBUF (Prop_ibuf_I_O)         1.440     1.440 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.879     5.318    driver/sw_IBUF[3]
    SLICE_X35Y47                                                      f  driver/sseg_ce_OBUF_inst_i_2/I4
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.124     5.442 r  driver/sseg_ce_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     5.875    driver/sseg_ce_OBUF_inst_i_2_n_0
    SLICE_X35Y47                                                      r  driver/sseg_ce_OBUF_inst_i_1/I5
    SLICE_X35Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.999 r  driver/sseg_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.753    10.752    sseg_ce_OBUF
    M20                                                               r  sseg_ce_OBUF_inst/I
    M20                  OBUF (Prop_obuf_I_O)         3.497    14.249 r  sseg_ce_OBUF_inst/O
                         net (fo=0)                   0.000    14.249    sseg_ce
    M20                                                               r  sseg_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sseg_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.914ns  (logic 5.073ns (36.463%)  route 8.840ns (63.537%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    V4                                                                r  sw_IBUF[3]_inst/I
    V4                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.790     5.230    driver/sw_IBUF[3]
    SLICE_X33Y48                                                      r  driver/sseg_cc_OBUF_inst_i_1/I0
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.354 r  driver/sseg_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.050    10.404    sseg_cc_OBUF
    K18                                                               r  sseg_cc_OBUF_inst/I
    K18                  OBUF (Prop_obuf_I_O)         3.510    13.914 r  sseg_cc_OBUF_inst/O
                         net (fo=0)                   0.000    13.914    sseg_cc
    K18                                                               r  sseg_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sseg_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.780ns  (logic 5.068ns (36.780%)  route 8.712ns (63.220%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U5                                                                r  sw_IBUF[1]_inst/I
    U5                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.871     5.303    driver/sw_IBUF[1]
    SLICE_X34Y48                                                      r  driver/sseg_cg_OBUF_inst_i_1/I0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.427 r  driver/sseg_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.840    10.267    sseg_cg_OBUF
    L19                                                               r  sseg_cg_OBUF_inst/I
    L19                  OBUF (Prop_obuf_I_O)         3.513    13.780 r  sseg_cg_OBUF_inst/O
                         net (fo=0)                   0.000    13.780    sseg_cg
    L19                                                               r  sseg_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            sseg_dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.503ns  (logic 5.056ns (37.446%)  route 8.447ns (62.554%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U7                                                                f  btn_IBUF[2]_inst/I
    U7                   IBUF (Prop_ibuf_I_O)         1.430     1.430 f  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           3.612     5.042    driver/btn_IBUF[2]
    SLICE_X32Y47                                                      f  driver/sseg_dp_OBUF_inst_i_1/I0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.166 r  driver/sseg_dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.835    10.001    sseg_dp_OBUF
    K20                                                               r  sseg_dp_OBUF_inst/I
    K20                  OBUF (Prop_obuf_I_O)         3.503    13.503 r  sseg_dp_OBUF_inst/O
                         net (fo=0)                   0.000    13.503    sseg_dp
    K20                                                               r  sseg_dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.336ns  (logic 4.275ns (37.709%)  route 7.062ns (62.291%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE                         0.000     0.000 r  driver/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  driver/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=15, routed)          1.301     1.779    driver/CURRENT_STATE[1]
    SLICE_X34Y48                                                      r  driver/sseg_an_OBUF[1]_inst_i_1/I0
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.295     2.074 r  driver/sseg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.761     7.835    sseg_an_OBUF[1]
    H20                                                               r  sseg_an_OBUF[1]_inst/I
    H20                  OBUF (Prop_obuf_I_O)         3.502    11.336 r  sseg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.336    sseg_an[1]
    H20                                                               r  sseg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 4.512ns (42.649%)  route 6.067ns (57.351%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE                         0.000     0.000 r  driver/FSM_sequential_CURRENT_STATE_reg[1]/C
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  driver/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=15, routed)          1.014     1.492    driver/CURRENT_STATE[1]
    SLICE_X32Y47                                                      f  driver/sseg_an_OBUF[3]_inst_i_1/I0
    SLICE_X32Y47         LUT2 (Prop_lut2_I0_O)        0.321     1.813 r  driver/sseg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.053     6.866    sseg_an_OBUF[3]
    J20                                                               r  sseg_an_OBUF[3]_inst/I
    J20                  OBUF (Prop_obuf_I_O)         3.713    10.579 r  sseg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.579    sseg_an[3]
    J20                                                               r  sseg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink/FSM_onehot_nextstate_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.469%)  route 0.119ns (44.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  blink/FSM_onehot_state_reg[8]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  blink/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.119     0.267    blink/FSM_onehot_state_reg_n_0_[8]
    SLICE_X3Y42          LDCE                                         r  blink/FSM_onehot_nextstate_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink/FSM_onehot_nextstate_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.148ns (52.789%)  route 0.132ns (47.211%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  blink/FSM_onehot_state_reg[5]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  blink/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.132     0.280    blink/FSM_onehot_state_reg_n_0_[5]
    SLICE_X0Y42          LDCE                                         r  blink/FSM_onehot_nextstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_nextstate_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            blink/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.292%)  route 0.112ns (38.708%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          LDCE                         0.000     0.000 r  blink/FSM_onehot_nextstate_reg[4]/G
    SLICE_X0Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  blink/FSM_onehot_nextstate_reg[4]/Q
                         net (fo=1, routed)           0.112     0.290    blink/FSM_onehot_nextstate_reg_n_0_[4]
    SLICE_X0Y43          FDCE                                         r  blink/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_nextstate_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blink/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.178ns (60.494%)  route 0.116ns (39.506%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          LDCE                         0.000     0.000 r  blink/FSM_onehot_nextstate_reg[8]/G
    SLICE_X0Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  blink/FSM_onehot_nextstate_reg[8]/Q
                         net (fo=1, routed)           0.116     0.294    blink/FSM_onehot_nextstate_reg_n_0_[8]
    SLICE_X0Y43          FDCE                                         r  blink/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink/FSM_onehot_nextstate_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.148ns (47.333%)  route 0.165ns (52.667%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  blink/FSM_onehot_state_reg[7]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  blink/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.165     0.313    blink/FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y41          LDCE                                         r  blink/FSM_onehot_nextstate_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blink/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.178ns (54.700%)  route 0.147ns (45.300%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          LDCE                         0.000     0.000 r  blink/FSM_onehot_nextstate_reg[1]/G
    SLICE_X0Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  blink/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=1, routed)           0.147     0.325    blink/FSM_onehot_nextstate_reg_n_0_[1]
    SLICE_X0Y43          FDCE                                         r  blink/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            blink/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.158ns (48.423%)  route 0.168ns (51.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          LDCE                         0.000     0.000 r  blink/FSM_onehot_nextstate_reg[0]/G
    SLICE_X3Y42          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blink/FSM_onehot_nextstate_reg[0]/Q
                         net (fo=1, routed)           0.168     0.326    blink/FSM_onehot_nextstate_reg_n_0_[0]
    SLICE_X4Y42          FDPE                                         r  blink/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_nextstate_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            blink/FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.158ns (48.423%)  route 0.168ns (51.577%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          LDCE                         0.000     0.000 r  blink/FSM_onehot_nextstate_reg[9]/G
    SLICE_X3Y42          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  blink/FSM_onehot_nextstate_reg[9]/Q
                         net (fo=1, routed)           0.168     0.326    blink/FSM_onehot_nextstate_reg_n_0_[9]
    SLICE_X4Y42          FDCE                                         r  blink/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink/FSM_onehot_nextstate_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.770%)  route 0.179ns (52.230%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  blink/FSM_onehot_state_reg[4]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blink/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.179     0.343    blink/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y42          LDCE                                         r  blink/FSM_onehot_nextstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blink/FSM_onehot_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.155%)  route 0.184ns (52.845%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  blink/FSM_onehot_state_reg[1]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blink/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.184     0.348    blink/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y41          LDCE                                         r  blink/FSM_onehot_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------





