<?xml version="1.0"?>
<dblpperson name="B. Srinivasu" pid="203/7277" n="2">
<person key="homepages/203/7277" mdate="2017-07-31">
<author pid="203/7277">B. Srinivasu</author>
</person>
<r><inproceedings key="conf/apccas/SrinivasuPCL18" mdate="2020-03-27">
<author pid="203/7277">B. Srinivasu</author>
<author pid="168/6457">Vikramkumar Pudi</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-7479-7970" pid="10/1993">Kwok-Yan Lam</author>
<title>CoLPUF : A Novel Configurable LFSR-based PUF.</title>
<pages>358-361</pages>
<year>2018</year>
<booktitle>APCCAS</booktitle>
<ee>https://doi.org/10.1109/APCCAS.2018.8605643</ee>
<crossref>conf/apccas/2018</crossref>
<url>db/conf/apccas/apccas2018.html#SrinivasuPCL18</url>
</inproceedings>
</r>
<r><article key="journals/tcas/SrinivasuS17" mdate="2020-05-22">
<author pid="203/7277">B. Srinivasu</author>
<author orcid="0000-0001-5279-7830" pid="71/2311-1">K. Sridharan 0001</author>
<title>A Synthesis Methodology for Ternary Logic Circuits in Emerging Device Technologies.</title>
<pages>2146-2159</pages>
<year>2017</year>
<volume>64-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TCSI.2017.2686446</ee>
<url>db/journals/tcas/tcasI64.html#SrinivasuS17</url>
</article>
</r>
<coauthors n="4" nc="1">
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="l/Lam:Kwok=Yan" pid="10/1993">Kwok-Yan Lam</na></co>
<co c="0"><na f="p/Pudi:Vikramkumar" pid="168/6457">Vikramkumar Pudi</na></co>
<co c="0"><na f="s/Sridharan_0001:K=" pid="71/2311-1">K. Sridharan 0001</na></co>
</coauthors>
</dblpperson>

