No logfile was found.

Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\system.mhs line 434 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Sun Feb 26 12:29:05 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Sun Feb 26 16:45:21 2012
 make -f system.make bits started...
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
********************************************************************************
WARNING: 1 constraint not met.
********************************************************************************
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx45, package fgg484, speed -2
Opened constraints file system.pcf.

Sun Feb 26 16:45:47 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/ZIO_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/RZQ_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 75 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Fri Mar 16 16:45:37 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0
****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100fgg484-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100fgg484-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/sy
stem.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 128 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 136 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) ETHERNET_dma	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 227 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 162 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0
****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: No clock crossing in ETHERNET_dma.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:axi_ethernet INSTANCE:ETHERNET -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - processing license
WARNING:coreutil:8 - Feature <axi_ethernet_soft_10_100@2011.03> is enabled with
   a Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <axi_ethernet_soft_tri_mode@2011.03> is enabled
   with a Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_prmry_reset_out_n, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: M_AXIS_MM2S -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_cntrl_reset_out_n, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: M_AXIS_CNTRL -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_prmry_reset_out_n, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXIS_S2MM -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_sts_reset_out_n, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXIS_STS -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 417 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 491 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1444.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation 

Using Flow File:
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/push_buttons_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_s
   oft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
   TIG;>
   [C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/h
   w/implementation/mcb_ddr3_wrapper.ncf(39)]'
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_MI7_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_MI7_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : phy_clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMEGRP "rx_clock" = "phy_clk_rx";> [system.ucf(139)]
   <TIMESPEC "TS_axistreamclks_2_RX_CLIENT_CLK" = FROM axistream_clk  TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(379)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axistreamclks" = FROM phy_clk_rx     TO
   axistream_clk 8333  ps  DATAPATHONLY;> [system.ucf(380)]
   <TIMESPEC "TS_axi4liteclks_2_RX_CLIENT_CLK"  = FROM axi4lite_clk   TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(382)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axi4liteclks"  = FROM phy_clk_rx     TO
   axi4lite_clk 20000  ps  DATAPATHONLY;> [system.ucf(383)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK" = FROM phy_clk_rx     TO
   phy_clk_tx    8000  ps  DATAPATHONLY;> [system.ucf(407)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK" = FROM phy_clk_tx     TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(408)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_GTX_CLK"       = FROM phy_clk_rx     TO clk_gtx
         8000  ps  DATAPATHONLY;> [system.ucf(409)]
   <TIMESPEC "TS_GTX_CLK_2_RX_CLIENT_CLK"       = FROM clk_gtx        TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(410)]

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHzPLL0 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_EN' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_ER' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TX_CTL' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXC' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  58

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  24 sec
Total CPU time to NGDBUILD completion:  2 min  24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "axistream_clk"
   8.333 ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 2 secs 
Total CPU  time at the beginning of Placer: 2 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:15852821) REAL time: 2 mins 12 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LEDs_4Bits_TRI_O<3>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<2>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<1>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:15852821) REAL time: 2 mins 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:65e4f38b) REAL time: 2 mins 16 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Trying to terminate Process...
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Sat Mar 17 10:59:50 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/push_buttons_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_s
   oft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
   TIG;>
   [C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/h
   w/implementation/mcb_ddr3_wrapper.ncf(39)]'
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_MI7_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_MI7_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : phy_clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMEGRP "rx_clock" = "phy_clk_rx";> [system.ucf(139)]
   <TIMESPEC "TS_axistreamclks_2_RX_CLIENT_CLK" = FROM axistream_clk  TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(379)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axistreamclks" = FROM phy_clk_rx     TO
   axistream_clk 8333  ps  DATAPATHONLY;> [system.ucf(380)]
   <TIMESPEC "TS_axi4liteclks_2_RX_CLIENT_CLK"  = FROM axi4lite_clk   TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(382)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axi4liteclks"  = FROM phy_clk_rx     TO
   axi4lite_clk 20000  ps  DATAPATHONLY;> [system.ucf(383)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK" = FROM phy_clk_rx     TO
   phy_clk_tx    8000  ps  DATAPATHONLY;> [system.ucf(407)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK" = FROM phy_clk_tx     TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(408)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_GTX_CLK"       = FROM phy_clk_rx     TO clk_gtx
         8000  ps  DATAPATHONLY;> [system.ucf(409)]
   <TIMESPEC "TS_GTX_CLK_2_RX_CLIENT_CLK"       = FROM clk_gtx        TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(410)]

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHzPLL0 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_EN' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_ER' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TX_CTL' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXC' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  58

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  35 sec
Total CPU time to NGDBUILD completion:  2 min  33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "axistream_clk"
   8.333 ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 9 secs 
Total CPU  time at the beginning of Placer: 2 mins 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:15852821) REAL time: 2 mins 19 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LEDs_4Bits_TRI_O<3>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<2>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<1>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:15852821) REAL time: 2 mins 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:65e4f38b) REAL time: 2 mins 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:cb1e0bde) REAL time: 4 mins 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cb1e0bde) REAL time: 4 mins 33 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 35 secs 

Phase 9.8  Global Placement
...........................
.....................................................................................................................................
........................................................................................................................................................................................
......................................................................................................................................................................................
..............................
Phase 9.8  Global Placement (Checksum:12c305da) REAL time: 12 mins 30 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:12c305da) REAL time: 12 mins 31 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:52084f0a) REAL time: 14 mins 9 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:52084f0a) REAL time: 14 mins 10 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:24d781be) REAL time: 14 mins 11 secs 

Total REAL time to Placer completion: 14 mins 14 secs 
Total CPU  time to Placer completion: 14 mins 10 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   79
Slice Logic Utilization:
  Number of Slice Registers:                15,454 out of 126,576   12
    Number used as Flip Flops:              15,436
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               18
  Number of Slice LUTs:                     14,548 out of  63,288   22
    Number used as logic:                   13,340 out of  63,288   21
      Number using O6 output only:           9,579
      Number using O5 output only:             252
      Number using O5 and O6:                3,509
      Number used as ROM:                        0
    Number used as Memory:                     771 out of  15,616    4
      Number used as Dual Port RAM:            348
        Number using O6 output only:            96
        Number using O5 output only:            10
        Number using O5 and O6:                242
      Number used as Single Port RAM:            1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           422
        Number using O6 output only:           146
        Number using O5 output only:             1
        Number using O5 and O6:                275
    Number used exclusively as route-thrus:    437
      Number with same-slice register load:    390
      Number with same-slice carry load:        43
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 6,383 out of  15,822   40
  Number of LUT Flip Flop pairs used:       18,956
    Number with an unused Flip Flop:         5,709 out of  18,956   30
    Number with an unused LUT:               4,408 out of  18,956   23
    Number of fully used LUT-FF pairs:       8,839 out of  18,956   46
    Number of unique control sets:             891
    Number of slice register sites lost
      to control set restrictions:           3,212 out of 126,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     326   27
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             29

Specific Feature Utilization:
  Number of RAMB16BWERs:                        63 out of     268   23
  Number of RAMB8BWERs:                          4 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  14 out of     506    2
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     506    6
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     506   11
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.97

Peak Memory Usage:  1113 MB
Total REAL time to MAP completion:  14 mins 46 secs 
Total CPU time to MAP completion:   14 mins 41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                15,454 out of 126,576   12
    Number used as Flip Flops:              15,436
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               18
  Number of Slice LUTs:                     14,548 out of  63,288   22
    Number used as logic:                   13,340 out of  63,288   21
      Number using O6 output only:           9,579
      Number using O5 output only:             252
      Number using O5 and O6:                3,509
      Number used as ROM:                        0
    Number used as Memory:                     771 out of  15,616    4
      Number used as Dual Port RAM:            348
        Number using O6 output only:            96
        Number using O5 output only:            10
        Number using O5 and O6:                242
      Number used as Single Port RAM:            1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           422
        Number using O6 output only:           146
        Number using O5 output only:             1
        Number using O5 and O6:                275
    Number used exclusively as route-thrus:    437
      Number with same-slice register load:    390
      Number with same-slice carry load:        43
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 6,383 out of  15,822   40
  Number of LUT Flip Flop pairs used:       18,956
    Number with an unused Flip Flop:         5,709 out of  18,956   30
    Number with an unused LUT:               4,408 out of  18,956   23
    Number of fully used LUT-FF pairs:       8,839 out of  18,956   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     326   27
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             29

Specific Feature Utilization:
  Number of RAMB16BWERs:                        63 out of     268   23
  Number of RAMB8BWERs:                          4 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  14 out of     506    2
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     506    6
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     506   11
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "axistream_clk" 8.333 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx"
   8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 13 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 15 secs 

WARNING:Par:288 - The signal MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 100629 unrouted;      REAL time: 1 mins 26 secs 

Phase  2  : 84850 unrouted;      REAL time: 1 mins 35 secs 

Phase  3  : 36662 unrouted;      REAL time: 2 mins 58 secs 

Phase  4  : 37146 unrouted; (Setup:88407, Hold:1, Component Switching Limit:0)     REAL time: 3 mins 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:75277, Hold:1, Component Switching Limit:0)     REAL time: 5 mins 32 secs 

Phase  6  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 6 mins 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 9 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 9 mins 30 secs 

Phase  9  : 0 unrouted; (Setup:61790, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 33 secs 

Phase 10  : 0 unrouted; (Setup:10739, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 44 secs 
Total REAL time to Router completion: 9 mins 44 secs 
Total CPU time to Router completion: 9 mins 57 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y4| No   | 3905 |  0.782     |  2.435      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_50_0000MHzPLL0 | BUFGMUX_X3Y13| No   |  873 |  0.715     |  2.368      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/rx |              |      |      |            |             |
|         _client_clk | BUFGMUX_X3Y15| No   |  418 |  0.136     |  1.806      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/tx |              |      |      |            |             |
|         _client_clk | BUFGMUX_X2Y10| No   |  216 |  0.675     |  2.328      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   62 |  0.094     |  1.747      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz |  BUFGMUX_X2Y3| No   |   11 |  0.696     |  2.358      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.836     |  8.544      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/SO |              |      |      |            |             |
|FT_SYS.I_TEMAC/GMII. |              |      |      |            |             |
|I_GMII_INTERFACE/S6. |              |      |      |            |             |
|   gmii_rx_clk_bufio |         Local|      |   10 |  0.000     |  2.095      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   35 |  0.706     |  2.288      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  2.305      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 10739 (Setup: 10739, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 25

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_host_clk = PERIOD TIMEGRP "host" 10 ns | SETUP       |    -0.530ns|    10.530ns|      61|       10739
   HIGH 50PRIORITY 10                     | HOLD        |     0.202ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIG |             |            |            |        |            
  H         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE CO | SETUP       |     0.205ns|     2.195ns|       0|           0
  MP "ETHERNET_RX_CLK"                      | HOLD        |     0.205ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP       |     0.350ns|     7.650ns|       0|           0
  s HIGH 50| HOLD        |     0.231ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     4.666ns|     3.334ns|       0|           0
  pin" 125 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_axistreamclks = MAXDELA | SETUP       |     0.729ns|     7.604ns|       0|           0
  Y FROM TIMEGRP "axi4lite_clk" TO          | HOLD        |     0.555ns|            |       0|           0
  TIMEGRP "axistream_clk" 8.333 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.850ns|     7.150ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.214ns|            |       0|           0
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_RX_CLIENT_CLK = MAXDELA | SETUP       |     1.221ns|     6.779ns|       0|           0
  Y FROM TIMEGRP "axi4lite_clk" TO          | HOLD        |     0.651ns|            |       0|           0
  TIMEGRP "phy_clk_rx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio = PERIOD TIMEGRP "mdio_logic" TS_ | SETUP       |     1.466ns|   341.360ns|       0|           0
  host_clk * 40 HIGH 50PRIORITY 0         | HOLD        |     0.407ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_clk_2_GTX_CLK = MAXDELAY FROM | SETUP       |     1.744ns|     6.256ns|       0|           0
   TIMEGRP "axi4lite_clk" TO TIMEGRP        | HOLD        |     0.612ns|            |       0|           0
    "clk_gtx" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_GTX_CLK = MAXDELAY FRO | SETUP       |     2.197ns|     5.803ns|       0|           0
  M TIMEGRP "phy_clk_rx" TO TIMEGRP         | HOLD        |     0.786ns|            |       0|           0
   "clk_gtx" 8 ns DATAPATHONLY              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clock" 8 | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
   ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
  _gmii" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_RX_CLIENT_CLK = MAXDEL | SETUP       |     5.553ns|     2.447ns|       0|           0
  AY FROM TIMEGRP "axistream_clk" TO        | HOLD        |     0.455ns|            |       0|           0
    TIMEGRP "phy_clk_rx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_GTX_CLK = MAXDELAY FRO | SETUP       |     6.183ns|     1.817ns|       0|           0
  M TIMEGRP "axistream_clk" TO TIMEGRP      | HOLD        |     0.815ns|            |       0|           0
      "clk_gtx" 8 ns DATAPATHONLY           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_axistreamclks = MAXDELAY FRO | SETUP       |     7.077ns|     1.256ns|       0|           0
  M TIMEGRP "clk_gtx" TO TIMEGRP         "a | HOLD        |     0.600ns|            |       0|           0
  xistream_clk" 8.333 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_axi4liteclks = MAXDELA | SETUP       |    11.953ns|     8.047ns|       0|           0
  Y FROM TIMEGRP "axistream_clk" TO         | HOLD        |     0.544ns|            |       0|           0
   TIMEGRP "axi4lite_clk" 20 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_axi4liteclks = MAXDELA | SETUP       |    13.749ns|     6.251ns|       0|           0
  Y FROM TIMEGRP "phy_clk_rx" TO         TI | HOLD        |     0.457ns|            |       0|           0
  MEGRP "axi4lite_clk" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_axi4lite_clk = MAXDELAY FROM | SETUP       |    16.450ns|     3.550ns|       0|           0
   TIMEGRP "clk_gtx" TO TIMEGRP         "ax | HOLD        |     0.400ns|            |       0|           0
  i4lite_clk" 20 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |    17.334ns|     2.666ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.4 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_axistreamclks = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_tx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 8.333 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_TX_CLIENT_CLK = MAXDELA | N/A         |         N/A|         N/A|     N/A|         N/A
  Y FROM TIMEGRP "axi4lite_clk" TO          |             |            |            |        |            
  TIMEGRP "phy_clk_tx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_axi4liteclks = MAXDELA | N/A         |         N/A|         N/A|     N/A|         N/A
  Y FROM TIMEGRP "phy_clk_tx" TO         TI |             |            |            |        |            
  MEGRP "axi4lite_clk" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_rx" TO         T |             |            |            |        |            
  IMEGRP "phy_clk_tx" 8 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_tx" TO         T |             |            |            |        |            
  IMEGRP "phy_clk_rx" 8 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FRO | N/A         |         N/A|         N/A|     N/A|         N/A
  M TIMEGRP "clk_gtx" TO TIMEGRP         "p |             |            |            |        |            
  hy_clk_rx" 8 ns DATAPATHONLY              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outboun | N/A         |         N/A|         N/A|     N/A|         N/A
  d = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_SI0_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.883ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.227ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     5.213ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_outtran | N/A         |         N/A|         N/A|     N/A|         N/A
  s = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_MI7_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_MI7_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.840ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_pa | SETUP       |         N/A|     3.635ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" | SETUP       |         N/A|     5.273ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.700ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.143ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_intrans | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_MI7_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_MI7_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_inbound | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_MI7_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_MI7_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_bufgmux_path" TIG                | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_outboun | N/A         |         N/A|         N/A|     N/A|         N/A
  d = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_MI7_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_MI7_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "flow_rx_to_tx" TO TIMEGRP         "phy_c |             |            |            |        |            
  lk_tx" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_config_to_all_path" TIG          | SETUP       |         N/A|     9.488ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_addr_config_to_rx_path" TIG      | SETUP       |         N/A|     6.959ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outtran | N/A         |         N/A|         N/A|     N/A|         N/A
  s = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_SI0_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_intrans | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_SI0_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_axistreamclks = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_rx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 8.333 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_inbound | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_SI0_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_TX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "axistream_clk" TO        |             |            |            |        |            
    TIMEGRP "phy_clk_tx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      8.000ns|      3.334ns|      7.495ns|            0|            0|            0|        10956|
| TS_clk_600_0000MHz180PLL0_nobu|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     10.000ns|      3.570ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_1_clock_gen|      8.000ns|      7.150ns|          N/A|            0|            0|        10956|            0|
| erator_1_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_1_clock_gen|     20.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_host_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_host_clk                    |     10.000ns|     10.530ns|      8.534ns|           61|            0|      2263708|          127|
| TS_mdio                       |    400.000ns|    341.360ns|          N/A|            0|            0|          127|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 74 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 10 mins 9 secs 
Total CPU time to PAR completion: 10 mins 8 secs 

Peak Memory Usage:  1112 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 61 errors found.

Number of error messages: 0
Number of warning messages: 80
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "axistream_clk" 8.333 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY
   FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx100,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 61  Score: 10739 (Setup/Max: 10739, Hold: 0)

Constraints cover 2303943 paths, 0 nets, and 88705 connections

Design statistics:
   Minimum period: 341.360ns (Maximum frequency:   2.929MHz)
   Maximum path delay from/to any node:   8.047ns
   Minimum input required time before clock:   2.195ns


Analysis completed Sat Mar 17 11:29:12 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 3
Number of info messages: 3
Total time: 1 mins 36 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
********************************************************************************
WARNING: 1 constraint not met.
********************************************************************************
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
Opened constraints file system.pcf.

Sat Mar 17 11:29:40 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/ZIO_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/RZQ_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 75 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Sat Mar 17 12:07:03 2012
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Sat Mar 17 12:07:04 2012
 xsdk.exe -hwspec C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Sat Mar 17 18:41:39 2012
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Sat Mar 17 18:41:39 2012
 xsdk.exe -hwspec C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Fri Mar 23 14:50:30 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Fri Mar 23 14:54:16 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100fgg484-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100fgg484-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/sy
stem.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 128 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 136 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) ETHERNET_dma	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 227 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 162 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0
****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: No clock crossing in ETHERNET_dma.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:axi_ethernet INSTANCE:ETHERNET -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - processing license
WARNING:coreutil:8 - Feature <axi_ethernet_soft_10_100@2011.03> is enabled with
   a Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <axi_ethernet_soft_tri_mode@2011.03> is enabled
   with a Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_prmry_reset_out_n, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: M_AXIS_MM2S -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_cntrl_reset_out_n, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: M_AXIS_CNTRL -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_prmry_reset_out_n, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXIS_S2MM -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_sts_reset_out_n, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXIS_STS -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 417 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 491 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1494.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Sat Mar 24 19:21:04 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Sat Mar 24 19:21:16 2012
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100fgg484-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100fgg484-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/sy
stem.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 128 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 136 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) ETHERNET_dma	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 227 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 162 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0
****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: No clock crossing in ETHERNET_dma.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:axi_ethernet INSTANCE:ETHERNET -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - processing license
WARNING:coreutil:8 - Feature <axi_ethernet_soft_10_100@2011.03> is enabled with
   a Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <axi_ethernet_soft_tri_mode@2011.03> is enabled
   with a Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_prmry_reset_out_n, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: M_AXIS_MM2S -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_cntrl_reset_out_n, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: M_AXIS_CNTRL -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_prmry_reset_out_n, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXIS_S2MM -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_sts_reset_out_n, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXIS_STS -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Sat Mar 24 19:46:29 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm: reading directory `implementation': Permission denied
make: *** [hwclean] Error 1
Done!

********************************************************************************
At Local date and time: Sat Mar 24 19:46:43 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!

********************************************************************************
At Local date and time: Sat Mar 24 19:46:55 2012
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100fgg484-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100fgg484-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/sy
stem.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 128 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 136 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) ETHERNET_dma	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 227 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 162 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0
****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: No clock crossing in ETHERNET_dma.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:axi_ethernet INSTANCE:ETHERNET -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - processing license
WARNING:coreutil:8 - Feature <axi_ethernet_soft_10_100@2011.03> is enabled with
   a Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <axi_ethernet_soft_tri_mode@2011.03> is enabled
   with a Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_prmry_reset_out_n, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: M_AXIS_MM2S -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_cntrl_reset_out_n, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: M_AXIS_CNTRL -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_prmry_reset_out_n, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXIS_S2MM -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_sts_reset_out_n, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXIS_STS -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 417 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 491 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1496.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation 

Using Flow File:
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/push_buttons_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_s
   oft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
   TIG;>
   [C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/h
   w/implementation/mcb_ddr3_wrapper.ncf(39)]'
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "zio" LOC = Y2>' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "rzq" LOC = K7>' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ddr3_rst" LOC = C3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_odt" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ldm" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udm" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs_n" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs_n" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs" LOC = L3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk_n" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cke" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_we_n" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cas_n" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ras_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<0>" LOC = N3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<1>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<2>" LOC = M2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<3>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<4>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<5>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<6>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<7>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<8>" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<9>" LOC = P1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<10>" LOC = R3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<11>" LOC = R1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<12>" LOC = U3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<13>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<14>" LOC = V2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<15>" LOC = V1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<0>" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<1>" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<2>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<0>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<1>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<3>" LOC = K6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<5>" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<6>" LOC = J4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<8>" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<9>" LOC = E1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<10>" LOC = G4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<11>" LOC = C1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<12>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_MI7_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_MI7_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
   TIG;> [system.ucf(429)]: INST
   "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_s
   oft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
   does not match any design objects.

ERROR:ConstraintSystem:58 - Constraint <INST
   "MCB_DDR3/mcb_ui_top_0/P?_UI_AXI.axi_mcb_synch/synch_d1*"
   TNM="TNM_TIG_MCB_DDR3_CALIB_DONE_SYNCH";> [system.ucf(559)]: INST
   "MCB_DDR3/mcb_ui_top_0/P?_UI_AXI.axi_mcb_synch/synch_d1*" does not match any
   design objects.

ERROR:ConstraintSystem:58 - Constraint <INST "MCB_DDR3/sys_rst_synch/synch_d1*"
   TNM="TNM_TIG_MCB_DDR3_SYS_RST_SYNCH";> [system.ucf(561)]: INST
   "MCB_DDR3/sys_rst_synch/synch_d1*" does not match any design objects.

WARNING:ConstraintSystem - TNM : phy_clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMEGRP "rx_clock" = "phy_clk_rx";> [system.ucf(139)]
   <TIMESPEC "TS_axistreamclks_2_RX_CLIENT_CLK" = FROM axistream_clk  TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(379)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axistreamclks" = FROM phy_clk_rx     TO
   axistream_clk 8333  ps  DATAPATHONLY;> [system.ucf(380)]
   <TIMESPEC "TS_axi4liteclks_2_RX_CLIENT_CLK"  = FROM axi4lite_clk   TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(382)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axi4liteclks"  = FROM phy_clk_rx     TO
   axi4lite_clk 20000  ps  DATAPATHONLY;> [system.ucf(383)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK" = FROM phy_clk_rx     TO
   phy_clk_tx    8000  ps  DATAPATHONLY;> [system.ucf(407)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK" = FROM phy_clk_tx     TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(408)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_GTX_CLK"       = FROM phy_clk_rx     TO clk_gtx
         8000  ps  DATAPATHONLY;> [system.ucf(409)]
   <TIMESPEC "TS_GTX_CLK_2_RX_CLIENT_CLK"       = FROM clk_gtx        TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(410)]

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

WARNING:ConstraintSystem:194 - The TNM 'TNM_TIG_MCB_DDR3_CALIB_DONE_SYNCH', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_TIG_MCB_DDR3_SYS_RST_SYNCH', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:NgdBuild:1345 - The constraint <TIMESPEC
   TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH = FROM FFS TO
   "TNM_TIG_MCB_DDR3_CALIB_DONE_SYNCH" TIG;> is overridden by the constraint
   <TIMESPEC "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR3_CALIB_DONE_SYNCH" TIG;> [system.ucf(560)]. The overriden
   constraint usually comes from the input netlist or ncf files. Please set
   XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an error.
WARNING:NgdBuild:1345 - The constraint <TIMESPEC TS_TIG_MCB_DDR3_SYS_RST_SYNCH =
   FROM FFS TO "TNM_TIG_MCB_DDR3_SYS_RST_SYNCH" TIG;> is overridden by the
   constraint <TIMESPEC "TS_TIG_MCB_DDR3_SYS_RST_SYNCH" = FROM FFS TO
   "TNM_TIG_MCB_DDR3_SYS_RST_SYNCH" TIG;> [system.ucf(562)]. The overriden
   constraint usually comes from the input netlist or ncf files. Please set
   XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an error.
WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" LOC = Y2> is overridden on the
   design object zio by the constraint <NET  "zio"                             
   LOC = "Y2" ;> [system.ucf(555)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" OUT_TERM = UNTUNED_50> is
   overridden on the design object zio by the constraint <NET  "zio"            
                    OUT_TERM = UNTUNED_50;> [system.ucf(491)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL15_II"> is
   overridden on the design object zio by the constraint <NET  "zio"            
                    IOSTANDARD = SSTL15_II;> [system.ucf(472)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" LOC = K7> is overridden on the
   design object rzq by the constraint <NET  "rzq"                             
   LOC = "K7" ;> [system.ucf(549)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" OUT_TERM = UNTUNED_50> is
   overridden on the design object rzq by the constraint <NET  "rzq"            
                    OUT_TERM = UNTUNED_50;> [system.ucf(490)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL15_II"> is
   overridden on the design object rzq by the constraint <NET  "rzq"            
                    IOSTANDARD = SSTL15_II;> [system.ucf(471)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ddr3_rst" LOC = C3> is
   overridden on the design object mcbx_dram_ddr3_rst by the constraint <NET 
   "mcbx_dram_ddr3_rst"               LOC = "C3" ;> [system.ucf(537)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ddr3_rst" IOSTANDARD =
   "LVCMOS15"> is overridden on the design object mcbx_dram_ddr3_rst by the
   constraint <NET  "mcbx_dram_ddr3_rst"               IOSTANDARD = LVCMOS15;>
   [system.ucf(468)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_odt" LOC = J6> is
   overridden on the design object mcbx_dram_odt by the constraint <NET 
   "mcbx_dram_odt"                    LOC = "J6" ;> [system.ucf(535)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_odt" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_odt by the
   constraint <NET  "mcbx_dram_odt"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(467)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" LOC = L4> is
   overridden on the design object mcbx_dram_ldm by the constraint <NET 
   "mcbx_dram_ldm"                    LOC = "L4" ;> [system.ucf(516)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_ldm by the
   constraint <NET  "mcbx_dram_ldm"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(488)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ldm by the
   constraint <NET  "mcbx_dram_ldm"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(469)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" LOC = M3> is
   overridden on the design object mcbx_dram_udm by the constraint <NET 
   "mcbx_dram_udm"                    LOC = "M3" ;> [system.ucf(538)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udm by the
   constraint <NET  "mcbx_dram_udm"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(489)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_udm by the
   constraint <NET  "mcbx_dram_udm"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(470)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" LOC = T1> is
   overridden on the design object mcbx_dram_udqs_n by the constraint <NET 
   "mcbx_dram_udqs_n"                 LOC = "T1" ;> [system.ucf(540)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udqs_n by the
   constraint <NET  "mcbx_dram_udqs_n"                 OUT_TERM = UNTUNED_50;>
   [system.ucf(480)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_udqs_n by the
   constraint <NET  "mcbx_dram_udqs_n"                 IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(460)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_udqs_n by the constraint <NET
   "mcbx_dram_udqs_n"                  IN_TERM = NONE;> [system.ucf(450)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" LOC = T2> is
   overridden on the design object mcbx_dram_udqs by the constraint <NET 
   "mcbx_dram_udqs"                   LOC = "T2" ;> [system.ucf(539)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udqs by the
   constraint <NET  "mcbx_dram_udqs"                   OUT_TERM = UNTUNED_50;>
   [system.ucf(478)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_udqs by the
   constraint <NET  "mcbx_dram_udqs"                   IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(458)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_udqs by the constraint <NET
   "mcbx_dram_udqs"                    IN_TERM = NONE;> [system.ucf(449)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" LOC = L1> is
   overridden on the design object mcbx_dram_dqs_n by the constraint <NET 
   "mcbx_dram_dqs_n"                  LOC = "L1" ;> [system.ucf(534)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dqs_n by the
   constraint <NET  "mcbx_dram_dqs_n"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(479)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_dqs_n by the
   constraint <NET  "mcbx_dram_dqs_n"                  IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(459)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dqs_n by the constraint <NET
   "mcbx_dram_dqs_n"                   IN_TERM = NONE;> [system.ucf(448)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" LOC = L3> is
   overridden on the design object mcbx_dram_dqs by the constraint <NET 
   "mcbx_dram_dqs"                    LOC = "L3" ;> [system.ucf(533)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dqs by the
   constraint <NET  "mcbx_dram_dqs"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(477)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_dqs by the
   constraint <NET  "mcbx_dram_dqs"                    IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(457)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dqs by the constraint <NET
   "mcbx_dram_dqs"                     IN_TERM = NONE;> [system.ucf(447)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" LOC = H3> is
   overridden on the design object mcbx_dram_clk_n by the constraint <NET 
   "mcbx_dram_clk_n"                  LOC = "H3" ;> [system.ucf(514)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_clk_n by the
   constraint <NET  "mcbx_dram_clk_n"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(482)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_clk_n by the
   constraint <NET  "mcbx_dram_clk_n"                  IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(462)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" LOC = H4> is
   overridden on the design object mcbx_dram_clk by the constraint <NET 
   "mcbx_dram_clk"                    LOC = "H4" ;> [system.ucf(513)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_clk by the
   constraint <NET  "mcbx_dram_clk"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(481)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_clk by the
   constraint <NET  "mcbx_dram_clk"                    IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(461)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cke" LOC = D2> is
   overridden on the design object mcbx_dram_cke by the constraint <NET 
   "mcbx_dram_cke"                    LOC = "D2" ;> [system.ucf(515)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cke" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_cke by the
   constraint <NET  "mcbx_dram_cke"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(463)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_we_n" LOC = F2> is
   overridden on the design object mcbx_dram_we_n by the constraint <NET 
   "mcbx_dram_we_n"                   LOC = "F2" ;> [system.ucf(541)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_we_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_we_n by the
   constraint <NET  "mcbx_dram_we_n"                   IOSTANDARD = SSTL15_II;>
   [system.ucf(466)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cas_n" LOC = K4> is
   overridden on the design object mcbx_dram_cas_n by the constraint <NET 
   "mcbx_dram_cas_n"                  LOC = "K4" ;> [system.ucf(512)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cas_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_cas_n by the
   constraint <NET  "mcbx_dram_cas_n"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(465)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ras_n" LOC = K5> is
   overridden on the design object mcbx_dram_ras_n by the constraint <NET 
   "mcbx_dram_ras_n"                  LOC = "K5" ;> [system.ucf(536)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ras_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ras_n by the
   constraint <NET  "mcbx_dram_ras_n"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(464)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" LOC = N3> is
   overridden on the design object mcbx_dram_dq<0> by the constraint <NET 
   "mcbx_dram_dq[0]"                  LOC = "N3" ;> [system.ucf(517)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<0> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<0> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<0> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" LOC = N1> is
   overridden on the design object mcbx_dram_dq<1> by the constraint <NET 
   "mcbx_dram_dq[1]"                  LOC = "N1" ;> [system.ucf(524)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<1> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<1> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<1> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" LOC = M2> is
   overridden on the design object mcbx_dram_dq<2> by the constraint <NET 
   "mcbx_dram_dq[2]"                  LOC = "M2" ;> [system.ucf(525)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<2> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<2> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<2> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" LOC = M1> is
   overridden on the design object mcbx_dram_dq<3> by the constraint <NET 
   "mcbx_dram_dq[3]"                  LOC = "M1" ;> [system.ucf(526)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<3> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<3> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<3> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" LOC = J3> is
   overridden on the design object mcbx_dram_dq<4> by the constraint <NET 
   "mcbx_dram_dq[4]"                  LOC = "J3" ;> [system.ucf(527)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<4> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<4> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<4> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" LOC = J1> is
   overridden on the design object mcbx_dram_dq<5> by the constraint <NET 
   "mcbx_dram_dq[5]"                  LOC = "J1" ;> [system.ucf(528)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<5> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<5> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<5> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" LOC = K2> is
   overridden on the design object mcbx_dram_dq<6> by the constraint <NET 
   "mcbx_dram_dq[6]"                  LOC = "K2" ;> [system.ucf(529)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<6> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<6> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<6> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" LOC = K1> is
   overridden on the design object mcbx_dram_dq<7> by the constraint <NET 
   "mcbx_dram_dq[7]"                  LOC = "K1" ;> [system.ucf(530)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<7> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<7> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<7> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" LOC = P2> is
   overridden on the design object mcbx_dram_dq<8> by the constraint <NET 
   "mcbx_dram_dq[8]"                  LOC = "P2" ;> [system.ucf(531)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<8> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<8> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<8> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" LOC = P1> is
   overridden on the design object mcbx_dram_dq<9> by the constraint <NET 
   "mcbx_dram_dq[9]"                  LOC = "P1" ;> [system.ucf(532)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<9> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<9> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<9> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" LOC = R3> is
   overridden on the design object mcbx_dram_dq<10> by the constraint <NET 
   "mcbx_dram_dq[10]"                 LOC = "R3" ;> [system.ucf(518)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<10> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<10> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<10> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" LOC = R1> is
   overridden on the design object mcbx_dram_dq<11> by the constraint <NET 
   "mcbx_dram_dq[11]"                 LOC = "R1" ;> [system.ucf(519)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<11> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<11> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<11> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" LOC = U3> is
   overridden on the design object mcbx_dram_dq<12> by the constraint <NET 
   "mcbx_dram_dq[12]"                 LOC = "U3" ;> [system.ucf(520)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<12> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<12> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<12> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" LOC = U1> is
   overridden on the design object mcbx_dram_dq<13> by the constraint <NET 
   "mcbx_dram_dq[13]"                 LOC = "U1" ;> [system.ucf(521)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<13> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<13> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<13> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" LOC = V2> is
   overridden on the design object mcbx_dram_dq<14> by the constraint <NET 
   "mcbx_dram_dq[14]"                 LOC = "V2" ;> [system.ucf(522)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<14> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<14> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<14> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" LOC = V1> is
   overridden on the design object mcbx_dram_dq<15> by the constraint <NET 
   "mcbx_dram_dq[15]"                 LOC = "V1" ;> [system.ucf(523)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<15> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<15> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<15> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<0>" LOC = G3> is
   overridden on the design object mcbx_dram_ba<0> by the constraint <NET 
   "mcbx_dram_ba[0]"                  LOC = "G3" ;> [system.ucf(509)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<0> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<1>" LOC = G1> is
   overridden on the design object mcbx_dram_ba<1> by the constraint <NET 
   "mcbx_dram_ba[1]"                  LOC = "G1" ;> [system.ucf(510)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<1> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<2>" LOC = F1> is
   overridden on the design object mcbx_dram_ba<2> by the constraint <NET 
   "mcbx_dram_ba[2]"                  LOC = "F1" ;> [system.ucf(511)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<2> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<0>" LOC = H2> is
   overridden on the design object mcbx_dram_addr<0> by the constraint <NET 
   "mcbx_dram_addr[0]"                LOC = "H2" ;> [system.ucf(496)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<0> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<1>" LOC = H1> is
   overridden on the design object mcbx_dram_addr<1> by the constraint <NET 
   "mcbx_dram_addr[1]"                LOC = "H1" ;> [system.ucf(500)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<1> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<2>" LOC = H5> is
   overridden on the design object mcbx_dram_addr<2> by the constraint <NET 
   "mcbx_dram_addr[2]"                LOC = "H5" ;> [system.ucf(501)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<2> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<3>" LOC = K6> is
   overridden on the design object mcbx_dram_addr<3> by the constraint <NET 
   "mcbx_dram_addr[3]"                LOC = "K6" ;> [system.ucf(502)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<3>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<3> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<4>" LOC = F3> is
   overridden on the design object mcbx_dram_addr<4> by the constraint <NET 
   "mcbx_dram_addr[4]"                LOC = "F3" ;> [system.ucf(503)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<4>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<4> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<5>" LOC = K3> is
   overridden on the design object mcbx_dram_addr<5> by the constraint <NET 
   "mcbx_dram_addr[5]"                LOC = "K3" ;> [system.ucf(504)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<5>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<5> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<6>" LOC = J4> is
   overridden on the design object mcbx_dram_addr<6> by the constraint <NET 
   "mcbx_dram_addr[6]"                LOC = "J4" ;> [system.ucf(505)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<6>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<6> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<7>" LOC = H6> is
   overridden on the design object mcbx_dram_addr<7> by the constraint <NET 
   "mcbx_dram_addr[7]"                LOC = "H6" ;> [system.ucf(506)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<7>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<7> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<8>" LOC = E3> is
   overridden on the design object mcbx_dram_addr<8> by the constraint <NET 
   "mcbx_dram_addr[8]"                LOC = "E3" ;> [system.ucf(507)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<8>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<8> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<9>" LOC = E1> is
   overridden on the design object mcbx_dram_addr<9> by the constraint <NET 
   "mcbx_dram_addr[9]"                LOC = "E1" ;> [system.ucf(508)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<9>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<9> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<10>" LOC = G4> is
   overridden on the design object mcbx_dram_addr<10> by the constraint <NET 
   "mcbx_dram_addr[10]"               LOC = "G4" ;> [system.ucf(497)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<10>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<10> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<11>" LOC = C1> is
   overridden on the design object mcbx_dram_addr<11> by the constraint <NET 
   "mcbx_dram_addr[11]"               LOC = "C1" ;> [system.ucf(498)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<11>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<11> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<12>" LOC = D1> is
   overridden on the design object mcbx_dram_addr<12> by the constraint <NET 
   "mcbx_dram_addr[12]"               LOC = "D1" ;> [system.ucf(499)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<12>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<12> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHzPLL0 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_EN' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_ER' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TX_CTL' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXC' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings: 253

Total REAL time to NGDBUILD completion: 2 min  9 sec
Total CPU time to NGDBUILD completion:  2 min  9 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Sat Mar 24 20:26:36 2012
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/push_buttons_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_s
   oft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
   TIG;>
   [C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/h
   w/implementation/mcb_ddr3_wrapper.ncf(39)]'
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "zio" LOC = Y2>' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "rzq" LOC = K7>' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ddr3_rst" LOC = C3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_odt" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ldm" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udm" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs_n" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs_n" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs" LOC = L3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk_n" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cke" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_we_n" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cas_n" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ras_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<0>" LOC = N3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<1>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<2>" LOC = M2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<3>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<4>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<5>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<6>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<7>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<8>" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<9>" LOC = P1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<10>" LOC = R3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<11>" LOC = R1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<12>" LOC = U3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<13>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<14>" LOC = V2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<15>" LOC = V1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<0>" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<1>" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<2>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<0>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<1>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<3>" LOC = K6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<5>" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<6>" LOC = J4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<8>" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<9>" LOC = E1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<10>" LOC = G4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<11>" LOC = C1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<12>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_MI7_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_MI7_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : phy_clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMEGRP "rx_clock" = "phy_clk_rx";> [system.ucf(139)]
   <TIMESPEC "TS_axistreamclks_2_RX_CLIENT_CLK" = FROM axistream_clk  TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(379)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axistreamclks" = FROM phy_clk_rx     TO
   axistream_clk 8333  ps  DATAPATHONLY;> [system.ucf(380)]
   <TIMESPEC "TS_axi4liteclks_2_RX_CLIENT_CLK"  = FROM axi4lite_clk   TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(382)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axi4liteclks"  = FROM phy_clk_rx     TO
   axi4lite_clk 20000  ps  DATAPATHONLY;> [system.ucf(383)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK" = FROM phy_clk_rx     TO
   phy_clk_tx    8000  ps  DATAPATHONLY;> [system.ucf(407)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK" = FROM phy_clk_tx     TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(408)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_GTX_CLK"       = FROM phy_clk_rx     TO clk_gtx
         8000  ps  DATAPATHONLY;> [system.ucf(409)]
   <TIMESPEC "TS_GTX_CLK_2_RX_CLIENT_CLK"       = FROM clk_gtx        TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(410)]

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" LOC = Y2> is overridden on the
   design object zio by the constraint <NET  "zio"                             
   LOC = "Y2" ;> [system.ucf(555)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" OUT_TERM = UNTUNED_50> is
   overridden on the design object zio by the constraint <NET  "zio"            
                    OUT_TERM = UNTUNED_50;> [system.ucf(491)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL15_II"> is
   overridden on the design object zio by the constraint <NET  "zio"            
                    IOSTANDARD = SSTL15_II;> [system.ucf(472)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" LOC = K7> is overridden on the
   design object rzq by the constraint <NET  "rzq"                             
   LOC = "K7" ;> [system.ucf(549)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" OUT_TERM = UNTUNED_50> is
   overridden on the design object rzq by the constraint <NET  "rzq"            
                    OUT_TERM = UNTUNED_50;> [system.ucf(490)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL15_II"> is
   overridden on the design object rzq by the constraint <NET  "rzq"            
                    IOSTANDARD = SSTL15_II;> [system.ucf(471)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ddr3_rst" LOC = C3> is
   overridden on the design object mcbx_dram_ddr3_rst by the constraint <NET 
   "mcbx_dram_ddr3_rst"               LOC = "C3" ;> [system.ucf(537)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ddr3_rst" IOSTANDARD =
   "LVCMOS15"> is overridden on the design object mcbx_dram_ddr3_rst by the
   constraint <NET  "mcbx_dram_ddr3_rst"               IOSTANDARD = LVCMOS15;>
   [system.ucf(468)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_odt" LOC = J6> is
   overridden on the design object mcbx_dram_odt by the constraint <NET 
   "mcbx_dram_odt"                    LOC = "J6" ;> [system.ucf(535)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_odt" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_odt by the
   constraint <NET  "mcbx_dram_odt"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(467)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" LOC = L4> is
   overridden on the design object mcbx_dram_ldm by the constraint <NET 
   "mcbx_dram_ldm"                    LOC = "L4" ;> [system.ucf(516)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_ldm by the
   constraint <NET  "mcbx_dram_ldm"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(488)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ldm by the
   constraint <NET  "mcbx_dram_ldm"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(469)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" LOC = M3> is
   overridden on the design object mcbx_dram_udm by the constraint <NET 
   "mcbx_dram_udm"                    LOC = "M3" ;> [system.ucf(538)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udm by the
   constraint <NET  "mcbx_dram_udm"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(489)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_udm by the
   constraint <NET  "mcbx_dram_udm"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(470)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" LOC = T1> is
   overridden on the design object mcbx_dram_udqs_n by the constraint <NET 
   "mcbx_dram_udqs_n"                 LOC = "T1" ;> [system.ucf(540)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udqs_n by the
   constraint <NET  "mcbx_dram_udqs_n"                 OUT_TERM = UNTUNED_50;>
   [system.ucf(480)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_udqs_n by the
   constraint <NET  "mcbx_dram_udqs_n"                 IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(460)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_udqs_n by the constraint <NET
   "mcbx_dram_udqs_n"                  IN_TERM = NONE;> [system.ucf(450)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" LOC = T2> is
   overridden on the design object mcbx_dram_udqs by the constraint <NET 
   "mcbx_dram_udqs"                   LOC = "T2" ;> [system.ucf(539)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udqs by the
   constraint <NET  "mcbx_dram_udqs"                   OUT_TERM = UNTUNED_50;>
   [system.ucf(478)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_udqs by the
   constraint <NET  "mcbx_dram_udqs"                   IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(458)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_udqs by the constraint <NET
   "mcbx_dram_udqs"                    IN_TERM = NONE;> [system.ucf(449)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" LOC = L1> is
   overridden on the design object mcbx_dram_dqs_n by the constraint <NET 
   "mcbx_dram_dqs_n"                  LOC = "L1" ;> [system.ucf(534)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dqs_n by the
   constraint <NET  "mcbx_dram_dqs_n"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(479)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_dqs_n by the
   constraint <NET  "mcbx_dram_dqs_n"                  IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(459)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dqs_n by the constraint <NET
   "mcbx_dram_dqs_n"                   IN_TERM = NONE;> [system.ucf(448)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" LOC = L3> is
   overridden on the design object mcbx_dram_dqs by the constraint <NET 
   "mcbx_dram_dqs"                    LOC = "L3" ;> [system.ucf(533)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dqs by the
   constraint <NET  "mcbx_dram_dqs"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(477)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_dqs by the
   constraint <NET  "mcbx_dram_dqs"                    IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(457)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dqs by the constraint <NET
   "mcbx_dram_dqs"                     IN_TERM = NONE;> [system.ucf(447)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" LOC = H3> is
   overridden on the design object mcbx_dram_clk_n by the constraint <NET 
   "mcbx_dram_clk_n"                  LOC = "H3" ;> [system.ucf(514)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_clk_n by the
   constraint <NET  "mcbx_dram_clk_n"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(482)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_clk_n by the
   constraint <NET  "mcbx_dram_clk_n"                  IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(462)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" LOC = H4> is
   overridden on the design object mcbx_dram_clk by the constraint <NET 
   "mcbx_dram_clk"                    LOC = "H4" ;> [system.ucf(513)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_clk by the
   constraint <NET  "mcbx_dram_clk"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(481)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_clk by the
   constraint <NET  "mcbx_dram_clk"                    IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(461)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cke" LOC = D2> is
   overridden on the design object mcbx_dram_cke by the constraint <NET 
   "mcbx_dram_cke"                    LOC = "D2" ;> [system.ucf(515)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cke" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_cke by the
   constraint <NET  "mcbx_dram_cke"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(463)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_we_n" LOC = F2> is
   overridden on the design object mcbx_dram_we_n by the constraint <NET 
   "mcbx_dram_we_n"                   LOC = "F2" ;> [system.ucf(541)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_we_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_we_n by the
   constraint <NET  "mcbx_dram_we_n"                   IOSTANDARD = SSTL15_II;>
   [system.ucf(466)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cas_n" LOC = K4> is
   overridden on the design object mcbx_dram_cas_n by the constraint <NET 
   "mcbx_dram_cas_n"                  LOC = "K4" ;> [system.ucf(512)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cas_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_cas_n by the
   constraint <NET  "mcbx_dram_cas_n"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(465)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ras_n" LOC = K5> is
   overridden on the design object mcbx_dram_ras_n by the constraint <NET 
   "mcbx_dram_ras_n"                  LOC = "K5" ;> [system.ucf(536)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ras_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ras_n by the
   constraint <NET  "mcbx_dram_ras_n"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(464)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" LOC = N3> is
   overridden on the design object mcbx_dram_dq<0> by the constraint <NET 
   "mcbx_dram_dq[0]"                  LOC = "N3" ;> [system.ucf(517)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<0> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<0> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<0> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" LOC = N1> is
   overridden on the design object mcbx_dram_dq<1> by the constraint <NET 
   "mcbx_dram_dq[1]"                  LOC = "N1" ;> [system.ucf(524)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<1> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<1> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<1> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" LOC = M2> is
   overridden on the design object mcbx_dram_dq<2> by the constraint <NET 
   "mcbx_dram_dq[2]"                  LOC = "M2" ;> [system.ucf(525)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<2> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<2> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<2> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" LOC = M1> is
   overridden on the design object mcbx_dram_dq<3> by the constraint <NET 
   "mcbx_dram_dq[3]"                  LOC = "M1" ;> [system.ucf(526)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<3> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<3> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<3> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" LOC = J3> is
   overridden on the design object mcbx_dram_dq<4> by the constraint <NET 
   "mcbx_dram_dq[4]"                  LOC = "J3" ;> [system.ucf(527)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<4> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<4> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<4> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" LOC = J1> is
   overridden on the design object mcbx_dram_dq<5> by the constraint <NET 
   "mcbx_dram_dq[5]"                  LOC = "J1" ;> [system.ucf(528)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<5> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<5> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<5> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" LOC = K2> is
   overridden on the design object mcbx_dram_dq<6> by the constraint <NET 
   "mcbx_dram_dq[6]"                  LOC = "K2" ;> [system.ucf(529)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<6> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<6> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<6> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" LOC = K1> is
   overridden on the design object mcbx_dram_dq<7> by the constraint <NET 
   "mcbx_dram_dq[7]"                  LOC = "K1" ;> [system.ucf(530)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<7> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<7> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<7> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" LOC = P2> is
   overridden on the design object mcbx_dram_dq<8> by the constraint <NET 
   "mcbx_dram_dq[8]"                  LOC = "P2" ;> [system.ucf(531)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<8> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<8> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<8> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" LOC = P1> is
   overridden on the design object mcbx_dram_dq<9> by the constraint <NET 
   "mcbx_dram_dq[9]"                  LOC = "P1" ;> [system.ucf(532)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<9> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<9> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<9> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" LOC = R3> is
   overridden on the design object mcbx_dram_dq<10> by the constraint <NET 
   "mcbx_dram_dq[10]"                 LOC = "R3" ;> [system.ucf(518)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<10> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<10> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<10> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" LOC = R1> is
   overridden on the design object mcbx_dram_dq<11> by the constraint <NET 
   "mcbx_dram_dq[11]"                 LOC = "R1" ;> [system.ucf(519)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<11> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<11> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<11> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" LOC = U3> is
   overridden on the design object mcbx_dram_dq<12> by the constraint <NET 
   "mcbx_dram_dq[12]"                 LOC = "U3" ;> [system.ucf(520)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<12> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<12> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<12> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" LOC = U1> is
   overridden on the design object mcbx_dram_dq<13> by the constraint <NET 
   "mcbx_dram_dq[13]"                 LOC = "U1" ;> [system.ucf(521)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<13> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<13> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<13> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" LOC = V2> is
   overridden on the design object mcbx_dram_dq<14> by the constraint <NET 
   "mcbx_dram_dq[14]"                 LOC = "V2" ;> [system.ucf(522)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<14> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<14> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<14> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" LOC = V1> is
   overridden on the design object mcbx_dram_dq<15> by the constraint <NET 
   "mcbx_dram_dq[15]"                 LOC = "V1" ;> [system.ucf(523)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<15> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<15> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<15> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<0>" LOC = G3> is
   overridden on the design object mcbx_dram_ba<0> by the constraint <NET 
   "mcbx_dram_ba[0]"                  LOC = "G3" ;> [system.ucf(509)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<0> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<1>" LOC = G1> is
   overridden on the design object mcbx_dram_ba<1> by the constraint <NET 
   "mcbx_dram_ba[1]"                  LOC = "G1" ;> [system.ucf(510)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<1> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<2>" LOC = F1> is
   overridden on the design object mcbx_dram_ba<2> by the constraint <NET 
   "mcbx_dram_ba[2]"                  LOC = "F1" ;> [system.ucf(511)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<2> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<0>" LOC = H2> is
   overridden on the design object mcbx_dram_addr<0> by the constraint <NET 
   "mcbx_dram_addr[0]"                LOC = "H2" ;> [system.ucf(496)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<0> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<1>" LOC = H1> is
   overridden on the design object mcbx_dram_addr<1> by the constraint <NET 
   "mcbx_dram_addr[1]"                LOC = "H1" ;> [system.ucf(500)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<1> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<2>" LOC = H5> is
   overridden on the design object mcbx_dram_addr<2> by the constraint <NET 
   "mcbx_dram_addr[2]"                LOC = "H5" ;> [system.ucf(501)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<2> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<3>" LOC = K6> is
   overridden on the design object mcbx_dram_addr<3> by the constraint <NET 
   "mcbx_dram_addr[3]"                LOC = "K6" ;> [system.ucf(502)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<3>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<3> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<4>" LOC = F3> is
   overridden on the design object mcbx_dram_addr<4> by the constraint <NET 
   "mcbx_dram_addr[4]"                LOC = "F3" ;> [system.ucf(503)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<4>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<4> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<5>" LOC = K3> is
   overridden on the design object mcbx_dram_addr<5> by the constraint <NET 
   "mcbx_dram_addr[5]"                LOC = "K3" ;> [system.ucf(504)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<5>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<5> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<6>" LOC = J4> is
   overridden on the design object mcbx_dram_addr<6> by the constraint <NET 
   "mcbx_dram_addr[6]"                LOC = "J4" ;> [system.ucf(505)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<6>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<6> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<7>" LOC = H6> is
   overridden on the design object mcbx_dram_addr<7> by the constraint <NET 
   "mcbx_dram_addr[7]"                LOC = "H6" ;> [system.ucf(506)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<7>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<7> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<8>" LOC = E3> is
   overridden on the design object mcbx_dram_addr<8> by the constraint <NET 
   "mcbx_dram_addr[8]"                LOC = "E3" ;> [system.ucf(507)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<8>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<8> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<9>" LOC = E1> is
   overridden on the design object mcbx_dram_addr<9> by the constraint <NET 
   "mcbx_dram_addr[9]"                LOC = "E1" ;> [system.ucf(508)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<9>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<9> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<10>" LOC = G4> is
   overridden on the design object mcbx_dram_addr<10> by the constraint <NET 
   "mcbx_dram_addr[10]"               LOC = "G4" ;> [system.ucf(497)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<10>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<10> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<11>" LOC = C1> is
   overridden on the design object mcbx_dram_addr<11> by the constraint <NET 
   "mcbx_dram_addr[11]"               LOC = "C1" ;> [system.ucf(498)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<11>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<11> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<12>" LOC = D1> is
   overridden on the design object mcbx_dram_addr<12> by the constraint <NET 
   "mcbx_dram_addr[12]"               LOC = "D1" ;> [system.ucf(499)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<12>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<12> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHzPLL0 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_EN' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_ER' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TX_CTL' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXC' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 249

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  32 sec
Total CPU time to NGDBUILD completion:  2 min  32 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "axistream_clk"
   8.333 ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 10 secs 
Total CPU  time at the beginning of Placer: 2 mins 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:15852821) REAL time: 2 mins 20 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LEDs_4Bits_TRI_O<3>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<2>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<1>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:15852821) REAL time: 2 mins 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:65e4f38b) REAL time: 2 mins 24 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:cb1e0bde) REAL time: 4 mins 33 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 33 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cb1e0bde) REAL time: 4 mins 33 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 33 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 34 secs 

Phase 9.8  Global Placement
...........................
.....................................................................................................................................
........................................................................................................................................................................................
......................................................................................................................................................................................
..............................
Phase 9.8  Global Placement (Checksum:12c305da) REAL time: 12 mins 37 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:12c305da) REAL time: 12 mins 38 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:52084f0a) REAL time: 14 mins 16 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:52084f0a) REAL time: 14 mins 17 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:24d781be) REAL time: 14 mins 19 secs 

Total REAL time to Placer completion: 14 mins 22 secs 
Total CPU  time to Placer completion: 14 mins 19 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   79
Slice Logic Utilization:
  Number of Slice Registers:                15,454 out of 126,576   12
    Number used as Flip Flops:              15,436
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               18
  Number of Slice LUTs:                     14,548 out of  63,288   22
    Number used as logic:                   13,340 out of  63,288   21
      Number using O6 output only:           9,579
      Number using O5 output only:             252
      Number using O5 and O6:                3,509
      Number used as ROM:                        0
    Number used as Memory:                     771 out of  15,616    4
      Number used as Dual Port RAM:            348
        Number using O6 output only:            96
        Number using O5 output only:            10
        Number using O5 and O6:                242
      Number used as Single Port RAM:            1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           422
        Number using O6 output only:           146
        Number using O5 output only:             1
        Number using O5 and O6:                275
    Number used exclusively as route-thrus:    437
      Number with same-slice register load:    390
      Number with same-slice carry load:        43
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 6,383 out of  15,822   40
  Number of LUT Flip Flop pairs used:       18,956
    Number with an unused Flip Flop:         5,709 out of  18,956   30
    Number with an unused LUT:               4,408 out of  18,956   23
    Number of fully used LUT-FF pairs:       8,839 out of  18,956   46
    Number of unique control sets:             891
    Number of slice register sites lost
      to control set restrictions:           3,212 out of 126,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     326   27
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             29

Specific Feature Utilization:
  Number of RAMB16BWERs:                        63 out of     268   23
  Number of RAMB8BWERs:                          4 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  14 out of     506    2
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     506    6
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     506   11
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.97

Peak Memory Usage:  1113 MB
Total REAL time to MAP completion:  14 mins 54 secs 
Total CPU time to MAP completion:   14 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                15,454 out of 126,576   12
    Number used as Flip Flops:              15,436
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               18
  Number of Slice LUTs:                     14,548 out of  63,288   22
    Number used as logic:                   13,340 out of  63,288   21
      Number using O6 output only:           9,579
      Number using O5 output only:             252
      Number using O5 and O6:                3,509
      Number used as ROM:                        0
    Number used as Memory:                     771 out of  15,616    4
      Number used as Dual Port RAM:            348
        Number using O6 output only:            96
        Number using O5 output only:            10
        Number using O5 and O6:                242
      Number used as Single Port RAM:            1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           422
        Number using O6 output only:           146
        Number using O5 output only:             1
        Number using O5 and O6:                275
    Number used exclusively as route-thrus:    437
      Number with same-slice register load:    390
      Number with same-slice carry load:        43
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 6,383 out of  15,822   40
  Number of LUT Flip Flop pairs used:       18,956
    Number with an unused Flip Flop:         5,709 out of  18,956   30
    Number with an unused LUT:               4,408 out of  18,956   23
    Number of fully used LUT-FF pairs:       8,839 out of  18,956   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     326   27
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             29

Specific Feature Utilization:
  Number of RAMB16BWERs:                        63 out of     268   23
  Number of RAMB8BWERs:                          4 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  14 out of     506    2
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     506    6
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     506   11
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "axistream_clk" 8.333 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx"
   8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 13 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 15 secs 

WARNING:Par:288 - The signal MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 100629 unrouted;      REAL time: 1 mins 26 secs 

Phase  2  : 84850 unrouted;      REAL time: 1 mins 35 secs 

Phase  3  : 36662 unrouted;      REAL time: 2 mins 59 secs 

Phase  4  : 37146 unrouted; (Setup:88407, Hold:1, Component Switching Limit:0)     REAL time: 3 mins 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:75277, Hold:1, Component Switching Limit:0)     REAL time: 5 mins 32 secs 

Phase  6  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 5 mins 59 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 9 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 9 mins 30 secs 

Phase  9  : 0 unrouted; (Setup:61790, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 33 secs 

Phase 10  : 0 unrouted; (Setup:10739, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 45 secs 
Total REAL time to Router completion: 9 mins 46 secs 
Total CPU time to Router completion: 10 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y4| No   | 3905 |  0.782     |  2.435      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_50_0000MHzPLL0 | BUFGMUX_X3Y13| No   |  873 |  0.715     |  2.368      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/rx |              |      |      |            |             |
|         _client_clk | BUFGMUX_X3Y15| No   |  418 |  0.136     |  1.806      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/tx |              |      |      |            |             |
|         _client_clk | BUFGMUX_X2Y10| No   |  216 |  0.675     |  2.328      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   62 |  0.094     |  1.747      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz |  BUFGMUX_X2Y3| No   |   11 |  0.696     |  2.358      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.836     |  8.544      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/SO |              |      |      |            |             |
|FT_SYS.I_TEMAC/GMII. |              |      |      |            |             |
|I_GMII_INTERFACE/S6. |              |      |      |            |             |
|   gmii_rx_clk_bufio |         Local|      |   10 |  0.000     |  2.095      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   35 |  0.706     |  2.288      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  2.305      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 10739 (Setup: 10739, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 25

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_host_clk = PERIOD TIMEGRP "host" 10 ns | SETUP       |    -0.530ns|    10.530ns|      61|       10739
   HIGH 50PRIORITY 10                     | HOLD        |     0.202ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIG |             |            |            |        |            
  H         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE CO | SETUP       |     0.205ns|     2.195ns|       0|           0
  MP "ETHERNET_RX_CLK"                      | HOLD        |     0.205ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP       |     0.350ns|     7.650ns|       0|           0
  s HIGH 50| HOLD        |     0.231ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     4.666ns|     3.334ns|       0|           0
  pin" 125 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_axistreamclks = MAXDELA | SETUP       |     0.729ns|     7.604ns|       0|           0
  Y FROM TIMEGRP "axi4lite_clk" TO          | HOLD        |     0.555ns|            |       0|           0
  TIMEGRP "axistream_clk" 8.333 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.850ns|     7.150ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.214ns|            |       0|           0
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_RX_CLIENT_CLK = MAXDELA | SETUP       |     1.221ns|     6.779ns|       0|           0
  Y FROM TIMEGRP "axi4lite_clk" TO          | HOLD        |     0.651ns|            |       0|           0
  TIMEGRP "phy_clk_rx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio = PERIOD TIMEGRP "mdio_logic" TS_ | SETUP       |     1.466ns|   341.360ns|       0|           0
  host_clk * 40 HIGH 50PRIORITY 0         | HOLD        |     0.407ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_clk_2_GTX_CLK = MAXDELAY FROM | SETUP       |     1.744ns|     6.256ns|       0|           0
   TIMEGRP "axi4lite_clk" TO TIMEGRP        | HOLD        |     0.612ns|            |       0|           0
    "clk_gtx" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_GTX_CLK = MAXDELAY FRO | SETUP       |     2.197ns|     5.803ns|       0|           0
  M TIMEGRP "phy_clk_rx" TO TIMEGRP         | HOLD        |     0.786ns|            |       0|           0
   "clk_gtx" 8 ns DATAPATHONLY              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clock" 8 | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
   ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
  _gmii" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_RX_CLIENT_CLK = MAXDEL | SETUP       |     5.553ns|     2.447ns|       0|           0
  AY FROM TIMEGRP "axistream_clk" TO        | HOLD        |     0.455ns|            |       0|           0
    TIMEGRP "phy_clk_rx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_GTX_CLK = MAXDELAY FRO | SETUP       |     6.183ns|     1.817ns|       0|           0
  M TIMEGRP "axistream_clk" TO TIMEGRP      | HOLD        |     0.815ns|            |       0|           0
      "clk_gtx" 8 ns DATAPATHONLY           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_axistreamclks = MAXDELAY FRO | SETUP       |     7.077ns|     1.256ns|       0|           0
  M TIMEGRP "clk_gtx" TO TIMEGRP         "a | HOLD        |     0.600ns|            |       0|           0
  xistream_clk" 8.333 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_axi4liteclks = MAXDELA | SETUP       |    11.953ns|     8.047ns|       0|           0
  Y FROM TIMEGRP "axistream_clk" TO         | HOLD        |     0.544ns|            |       0|           0
   TIMEGRP "axi4lite_clk" 20 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_axi4liteclks = MAXDELA | SETUP       |    13.749ns|     6.251ns|       0|           0
  Y FROM TIMEGRP "phy_clk_rx" TO         TI | HOLD        |     0.457ns|            |       0|           0
  MEGRP "axi4lite_clk" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_axi4lite_clk = MAXDELAY FROM | SETUP       |    16.450ns|     3.550ns|       0|           0
   TIMEGRP "clk_gtx" TO TIMEGRP         "ax | HOLD        |     0.400ns|            |       0|           0
  i4lite_clk" 20 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |    17.334ns|     2.666ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.4 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_axistreamclks = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_tx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 8.333 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_TX_CLIENT_CLK = MAXDELA | N/A         |         N/A|         N/A|     N/A|         N/A
  Y FROM TIMEGRP "axi4lite_clk" TO          |             |            |            |        |            
  TIMEGRP "phy_clk_tx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_axi4liteclks = MAXDELA | N/A         |         N/A|         N/A|     N/A|         N/A
  Y FROM TIMEGRP "phy_clk_tx" TO         TI |             |            |            |        |            
  MEGRP "axi4lite_clk" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_rx" TO         T |             |            |            |        |            
  IMEGRP "phy_clk_tx" 8 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_tx" TO         T |             |            |            |        |            
  IMEGRP "phy_clk_rx" 8 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FRO | N/A         |         N/A|         N/A|     N/A|         N/A
  M TIMEGRP "clk_gtx" TO TIMEGRP         "p |             |            |            |        |            
  hy_clk_rx" 8 ns DATAPATHONLY              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outboun | N/A         |         N/A|         N/A|     N/A|         N/A
  d = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_SI0_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.883ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.227ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     5.213ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_outtran | N/A         |         N/A|         N/A|     N/A|         N/A
  s = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_MI7_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_MI7_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.840ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_pa | SETUP       |         N/A|     3.635ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" | SETUP       |         N/A|     5.273ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.700ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.143ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_intrans | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_MI7_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_MI7_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_inbound | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_MI7_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_MI7_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_bufgmux_path" TIG                | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_outboun | N/A         |         N/A|         N/A|     N/A|         N/A
  d = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_MI7_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_MI7_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "flow_rx_to_tx" TO TIMEGRP         "phy_c |             |            |            |        |            
  lk_tx" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_config_to_all_path" TIG          | SETUP       |         N/A|     9.488ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_addr_config_to_rx_path" TIG      | SETUP       |         N/A|     6.959ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outtran | N/A         |         N/A|         N/A|     N/A|         N/A
  s = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_SI0_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_intrans | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_SI0_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_axistreamclks = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_rx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 8.333 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_inbound | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_SI0_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_TX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "axistream_clk" TO        |             |            |            |        |            
    TIMEGRP "phy_clk_tx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      8.000ns|      3.334ns|      7.495ns|            0|            0|            0|        10956|
| TS_clk_600_0000MHz180PLL0_nobu|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     10.000ns|      3.570ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_1_clock_gen|      8.000ns|      7.150ns|          N/A|            0|            0|        10956|            0|
| erator_1_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_1_clock_gen|     20.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_host_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_host_clk                    |     10.000ns|     10.530ns|      8.534ns|           61|            0|      2263708|          127|
| TS_mdio                       |    400.000ns|    341.360ns|          N/A|            0|            0|          127|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 74 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 10 mins 11 secs 
Total CPU time to PAR completion: 10 mins 12 secs 

Peak Memory Usage:  1112 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 61 errors found.

Number of error messages: 0
Number of warning messages: 80
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "axistream_clk" 8.333 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY
   FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx100,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 61  Score: 10739 (Setup/Max: 10739, Hold: 0)

Constraints cover 2303943 paths, 0 nets, and 88705 connections

Design statistics:
   Minimum period: 341.360ns (Maximum frequency:   2.929MHz)
   Maximum path delay from/to any node:   8.047ns
   Minimum input required time before clock:   2.195ns


Analysis completed Sat Mar 24 20:56:05 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 3
Number of info messages: 3
Total time: 1 mins 36 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
********************************************************************************
WARNING: 1 constraint not met.
********************************************************************************
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
Opened constraints file system.pcf.

Sat Mar 24 20:56:34 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/ZIO_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/RZQ_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 75 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Mon Mar 26 09:33:36 2012
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 348 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for architecture 'spartan6' - C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\_xps_tempmhsfilename.mhs line 425 
INFO:coreutil - Hardware Evaluation license for component <axi_ethernet_soft_tri_mode> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.
For ordering information, please refer to the product page for this component on: www.xilinx.com

********************************************************************************
At Local date and time: Thu May 10 12:15:42 2012
 make -f system.make init_bram started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx100fgg484-2 -lang vhdl    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.2 - platgen Xilinx EDK 13.2 Build EDK_O.61xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx100fgg484-2 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/sy
stem.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 128 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 136 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) ETHERNET_dma	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 146 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 356 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 227 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 331 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 12 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 395 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3200 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S0_AXI_STRICT_COHERENCY value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 162 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 174 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 188 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 202 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 216 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 4 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111110000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_01_a\dat
   a\axi_intc_v2_1_0.mpd line 83 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0
****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi4_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Generating core-level timing constraints for synchronous clock conversions
in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: No clock crossing in ETHERNET_dma.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:axi_ethernet INSTANCE:ETHERNET -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - processing license
WARNING:coreutil:8 - Feature <axi_ethernet_soft_10_100@2011.03> is enabled with
   a Hardware_Evaluation license.
WARNING:coreutil:8 - Feature <axi_ethernet_soft_tri_mode@2011.03> is enabled
   with a Hardware_Evaluation license.
Completion time: 1.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXD_ARESETN, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_TXC_ARESETN, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXD_ARESETN, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET, Overriding connection of PORT:
   AXI_STR_RXS_ARESETN, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXI -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_prmry_reset_out_n, VALUE: AXI_STR_TXD_ARESETN - which is part of the
   connected BUSIF: M_AXIS_MM2S -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   mm2s_cntrl_reset_out_n, VALUE: AXI_STR_TXC_ARESETN - which is part of the
   connected BUSIF: M_AXIS_CNTRL -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_prmry_reset_out_n, VALUE: AXI_STR_RXD_ARESETN - which is part of the
   connected BUSIF: S_AXIS_S2MM -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
WARNING:EDK:4059 - INSTANCE: ETHERNET_dma, Overriding connection of PORT:
   s2mm_sts_reset_out_n, VALUE: AXI_STR_RXS_ARESETN - which is part of the
   connected BUSIF: S_AXIS_STS -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 135 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 144 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 215 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 233 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 253 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:leds_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 272 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 291 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 417 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_intc -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 491 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:axi4_0_wrapper INSTANCE:axi4_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 54 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4_0_wrapper.ngc
../axi4_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper/axi4_0_wrapper.ngc" ...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../axi4_0_wrapper_fifo_generator_v8_2_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4_0_wrapper.blc"...

NGCBUILD done.
IPNAME:axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 61 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. axi4lite_0_wrapper.ngc
../axi4lite_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper/axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 121 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_ilmb_wrapper.ngc
../microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. microblaze_0_dlmb_wrapper.ngc
../microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 173 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_1_wrapper INSTANCE:clock_generator_1 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 193 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. clock_generator_1_wrapper.ngc
../clock_generator_1_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper/clock_generator_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_1_wrapper.blc"...

NGCBUILD done.
IPNAME:mcb_ddr3_wrapper INSTANCE:mcb_ddr3 -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 310 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. mcb_ddr3_wrapper.ngc
../mcb_ddr3_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper/mcb_ddr3_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../mcb_ddr3_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../mcb_ddr3_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_wrapper INSTANCE:ethernet -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 357 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_wrapper.ngc
../ethernet_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper/ethernet_wrapper.ngc" ...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_3.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_4.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_1.ngc"...
Loading design module "../ethernet_wrapper_blk_mem_gen_v6_2_2.ngc"...
Loading design module "../ethernet_wrapper_fifo_generator_v8_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_wrapper.blc"...

NGCBUILD done.
IPNAME:ethernet_dma_wrapper INSTANCE:ethernet_dma -
C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\sy
stem.mhs line 434 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx100fgg484-2 -intstyle silent -i -sd .. ethernet_dma_wrapper.ngc
../ethernet_dma_wrapper

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper/ethernet_dma_wrapper.ngc" ...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_3.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_4.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_5.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_1.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_2.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_7.ngc"...
Loading design module "../ethernet_dma_wrapper_fifo_generator_v8_2_6.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ethernet_dma_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ethernet_dma_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1529.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt system.ngc
Release 13.2 - Xflow O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx100fgg484-2 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/13.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation 

Using Flow File:
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/fpga.flw 
Using Option File(s): 
 C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx100fgg484-2 -nt timestamp -bm system.bmm
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.2 - ngdbuild O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx100fgg484-2 -nt timestamp -bm system.bmm
C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/im
plementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/system.ngc" ...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/dip_switches_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/push_buttons_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/clock_generator_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/debug_module_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/leds_4bits_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi_timer_0_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_intc_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_bram_block_wrapper.ngc"...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/ethernet_dma_wrapper.ncf" to module "ETHERNET_dma"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/mcb_ddr3_wrapper.ncf" to module "MCB_DDR3"...
Checking Constraint Associations...
WARNING:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_s
   oft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*"
   TIG;>
   [C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/h
   w/implementation/mcb_ddr3_wrapper.ncf(39)]'
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4_0_wrapper.ncf" to module "axi4_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Projects/Trenz/repos/TE060X-GigaBee-Reference-Designs/GigaBee_XC6LX-Axi/hw/i
mplementation/microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_10_100> found. The generated design will cease to function
   in the programmed device after operating for some period of time. This allows
   you to evaluate the component in hardware. You are encouraged to license this
   component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component
   <axi_ethernet_soft_tri_mode> found. The generated design will cease to
   function in the programmed device after operating for some period of time.
   This allows you to evaluate the component in hardware. You are encouraged to
   license this component.
   For ordering information, please refer to the product page for this component
   on: www.xilinx.com
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_1/clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst' of
   type PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[7].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[7].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4_0/axi4_0\/si_converter_bank\/gen_conv_slot[0].cl
   ock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4_0_reset_resync>: No instances of type FFS were found under block
   "axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "zio" LOC = Y2>' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "rzq" LOC = K7>' could not be found and so the Locate constraint will
   be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ddr3_rst" LOC = C3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_odt" LOC = J6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ldm" LOC = L4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udm" LOC = M3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs_n" LOC = T1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_udqs" LOC = T2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs_n" LOC = L1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dqs" LOC = L3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk_n" LOC = H3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_clk" LOC = H4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cke" LOC = D2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_we_n" LOC = F2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_cas_n" LOC = K4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ras_n" LOC = K5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<0>" LOC = N3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<1>" LOC = N1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<2>" LOC = M2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<3>" LOC = M1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<4>" LOC = J3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<5>" LOC = J1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<6>" LOC = K2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<7>" LOC = K1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<8>" LOC = P2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<9>" LOC = P1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<10>" LOC = R3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<11>" LOC = R1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<12>" LOC = U3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<13>" LOC = U1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<14>" LOC = V2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_dq<15>" LOC = V1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<0>" LOC = G3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<1>" LOC = G1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_ba<2>" LOC = F1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<0>" LOC = H2>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<1>" LOC = H1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<2>" LOC = H5>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<3>" LOC = K6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<4>" LOC = F3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<5>" LOC = K3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<6>" LOC = J4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<7>" LOC = H6>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<8>" LOC = E3>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<9>" LOC = E1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<10>" LOC = G4>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<11>" LOC = C1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "mcbx_dram_addr<12>" LOC = D1>' could not be found and so the Locate
   constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_0_reset_source = FFS PADS
   CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_local_flops =
   FFS("axi4lite_0/axi4lite_0/*") RAMS("axi4lite_0/axi4lite_0/*") EXCEPT
   axi4lite_0_clock_conv_slow_div2;>: RAMS "axi4lite_0/axi4lite_0/*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_SI0_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_SI0_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi4lite_0_MI7_clock_conv_otherclk_global = FFS RAMS CPUS EXCEPT
   axi4lite_0_MI7_clock_conv_ACLK_temp axi4lite_0_clock_conv_slow_div2;>: CPUS
   "*" does not match any design objects.

WARNING:ConstraintSystem - TNM : phy_clk_rx was distributed to a DCM but new TNM
   constraints were not derived. The requirement for derived TNM constraints is
   that the distributed TNM is referenced by no more than a single PERIOD
   constraint. Non-PERIOD referencers are also not allowed. This TNM is used in
   the following user groups or specifications:
   <TIMEGRP "rx_clock" = "phy_clk_rx";> [system.ucf(139)]
   <TIMESPEC "TS_axistreamclks_2_RX_CLIENT_CLK" = FROM axistream_clk  TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(379)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axistreamclks" = FROM phy_clk_rx     TO
   axistream_clk 8333  ps  DATAPATHONLY;> [system.ucf(380)]
   <TIMESPEC "TS_axi4liteclks_2_RX_CLIENT_CLK"  = FROM axi4lite_clk   TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(382)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_axi4liteclks"  = FROM phy_clk_rx     TO
   axi4lite_clk 20000  ps  DATAPATHONLY;> [system.ucf(383)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK" = FROM phy_clk_rx     TO
   phy_clk_tx    8000  ps  DATAPATHONLY;> [system.ucf(407)]
   <TIMESPEC "TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK" = FROM phy_clk_tx     TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(408)]
   <TIMESPEC "TS_RX_CLIENT_CLK_2_GTX_CLK"       = FROM phy_clk_rx     TO clk_gtx
         8000  ps  DATAPATHONLY;> [system.ucf(409)]
   <TIMESPEC "TS_GTX_CLK_2_RX_CLIENT_CLK"       = FROM clk_gtx        TO
   phy_clk_rx    8000  ps  DATAPATHONLY;> [system.ucf(410)]

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4_0_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clk_600_0000MHz180PLL0_nobuf = PERIOD
   "clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clk_600_0000MHzPLL0_nobuf = PERIOD
   "clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 5 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.8 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_1/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_1_clock_generator_1_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 0.4 HIGH 50>

WARNING:NgdBuild:1012 - The constraint <CONFIG VCCAUX = "2.5"> is overridden on
   the design object system by the constraint <CONFIG VCCAUX=2.5;>
   [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" LOC = Y2> is overridden on the
   design object zio by the constraint <NET  "zio"                             
   LOC = "Y2" ;> [system.ucf(555)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" OUT_TERM = UNTUNED_50> is
   overridden on the design object zio by the constraint <NET  "zio"            
                    OUT_TERM = UNTUNED_50;> [system.ucf(491)].
WARNING:NgdBuild:1012 - The constraint <NET "zio" IOSTANDARD = "SSTL15_II"> is
   overridden on the design object zio by the constraint <NET  "zio"            
                    IOSTANDARD = SSTL15_II;> [system.ucf(472)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" LOC = K7> is overridden on the
   design object rzq by the constraint <NET  "rzq"                             
   LOC = "K7" ;> [system.ucf(549)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" OUT_TERM = UNTUNED_50> is
   overridden on the design object rzq by the constraint <NET  "rzq"            
                    OUT_TERM = UNTUNED_50;> [system.ucf(490)].
WARNING:NgdBuild:1012 - The constraint <NET "rzq" IOSTANDARD = "SSTL15_II"> is
   overridden on the design object rzq by the constraint <NET  "rzq"            
                    IOSTANDARD = SSTL15_II;> [system.ucf(471)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ddr3_rst" LOC = C3> is
   overridden on the design object mcbx_dram_ddr3_rst by the constraint <NET 
   "mcbx_dram_ddr3_rst"               LOC = "C3" ;> [system.ucf(537)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ddr3_rst" IOSTANDARD =
   "LVCMOS15"> is overridden on the design object mcbx_dram_ddr3_rst by the
   constraint <NET  "mcbx_dram_ddr3_rst"               IOSTANDARD = LVCMOS15;>
   [system.ucf(468)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_odt" LOC = J6> is
   overridden on the design object mcbx_dram_odt by the constraint <NET 
   "mcbx_dram_odt"                    LOC = "J6" ;> [system.ucf(535)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_odt" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_odt by the
   constraint <NET  "mcbx_dram_odt"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(467)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" LOC = L4> is
   overridden on the design object mcbx_dram_ldm by the constraint <NET 
   "mcbx_dram_ldm"                    LOC = "L4" ;> [system.ucf(516)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_ldm by the
   constraint <NET  "mcbx_dram_ldm"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(488)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ldm" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ldm by the
   constraint <NET  "mcbx_dram_ldm"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(469)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" LOC = M3> is
   overridden on the design object mcbx_dram_udm by the constraint <NET 
   "mcbx_dram_udm"                    LOC = "M3" ;> [system.ucf(538)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udm by the
   constraint <NET  "mcbx_dram_udm"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(489)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udm" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_udm by the
   constraint <NET  "mcbx_dram_udm"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(470)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" LOC = T1> is
   overridden on the design object mcbx_dram_udqs_n by the constraint <NET 
   "mcbx_dram_udqs_n"                 LOC = "T1" ;> [system.ucf(540)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udqs_n by the
   constraint <NET  "mcbx_dram_udqs_n"                 OUT_TERM = UNTUNED_50;>
   [system.ucf(480)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_udqs_n by the
   constraint <NET  "mcbx_dram_udqs_n"                 IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(460)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs_n" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_udqs_n by the constraint <NET
   "mcbx_dram_udqs_n"                  IN_TERM = NONE;> [system.ucf(450)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" LOC = T2> is
   overridden on the design object mcbx_dram_udqs by the constraint <NET 
   "mcbx_dram_udqs"                   LOC = "T2" ;> [system.ucf(539)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_udqs by the
   constraint <NET  "mcbx_dram_udqs"                   OUT_TERM = UNTUNED_50;>
   [system.ucf(478)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_udqs by the
   constraint <NET  "mcbx_dram_udqs"                   IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(458)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_udqs" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_udqs by the constraint <NET
   "mcbx_dram_udqs"                    IN_TERM = NONE;> [system.ucf(449)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" LOC = L1> is
   overridden on the design object mcbx_dram_dqs_n by the constraint <NET 
   "mcbx_dram_dqs_n"                  LOC = "L1" ;> [system.ucf(534)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dqs_n by the
   constraint <NET  "mcbx_dram_dqs_n"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(479)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_dqs_n by the
   constraint <NET  "mcbx_dram_dqs_n"                  IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(459)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs_n" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dqs_n by the constraint <NET
   "mcbx_dram_dqs_n"                   IN_TERM = NONE;> [system.ucf(448)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" LOC = L3> is
   overridden on the design object mcbx_dram_dqs by the constraint <NET 
   "mcbx_dram_dqs"                    LOC = "L3" ;> [system.ucf(533)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dqs by the
   constraint <NET  "mcbx_dram_dqs"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(477)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_dqs by the
   constraint <NET  "mcbx_dram_dqs"                    IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(457)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dqs" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dqs by the constraint <NET
   "mcbx_dram_dqs"                     IN_TERM = NONE;> [system.ucf(447)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" LOC = H3> is
   overridden on the design object mcbx_dram_clk_n by the constraint <NET 
   "mcbx_dram_clk_n"                  LOC = "H3" ;> [system.ucf(514)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_clk_n by the
   constraint <NET  "mcbx_dram_clk_n"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(482)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk_n" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_clk_n by the
   constraint <NET  "mcbx_dram_clk_n"                  IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(462)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" LOC = H4> is
   overridden on the design object mcbx_dram_clk by the constraint <NET 
   "mcbx_dram_clk"                    LOC = "H4" ;> [system.ucf(513)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_clk by the
   constraint <NET  "mcbx_dram_clk"                    OUT_TERM = UNTUNED_50;>
   [system.ucf(481)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_clk" IOSTANDARD =
   "DIFF_SSTL15_II"> is overridden on the design object mcbx_dram_clk by the
   constraint <NET  "mcbx_dram_clk"                    IOSTANDARD =
   DIFF_SSTL15_II;> [system.ucf(461)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cke" LOC = D2> is
   overridden on the design object mcbx_dram_cke by the constraint <NET 
   "mcbx_dram_cke"                    LOC = "D2" ;> [system.ucf(515)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cke" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_cke by the
   constraint <NET  "mcbx_dram_cke"                    IOSTANDARD = SSTL15_II;>
   [system.ucf(463)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_we_n" LOC = F2> is
   overridden on the design object mcbx_dram_we_n by the constraint <NET 
   "mcbx_dram_we_n"                   LOC = "F2" ;> [system.ucf(541)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_we_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_we_n by the
   constraint <NET  "mcbx_dram_we_n"                   IOSTANDARD = SSTL15_II;>
   [system.ucf(466)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cas_n" LOC = K4> is
   overridden on the design object mcbx_dram_cas_n by the constraint <NET 
   "mcbx_dram_cas_n"                  LOC = "K4" ;> [system.ucf(512)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_cas_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_cas_n by the
   constraint <NET  "mcbx_dram_cas_n"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(465)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ras_n" LOC = K5> is
   overridden on the design object mcbx_dram_ras_n by the constraint <NET 
   "mcbx_dram_ras_n"                  LOC = "K5" ;> [system.ucf(536)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ras_n" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ras_n by the
   constraint <NET  "mcbx_dram_ras_n"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(464)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" LOC = N3> is
   overridden on the design object mcbx_dram_dq<0> by the constraint <NET 
   "mcbx_dram_dq[0]"                  LOC = "N3" ;> [system.ucf(517)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<0> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<0> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<0>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<0> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" LOC = N1> is
   overridden on the design object mcbx_dram_dq<1> by the constraint <NET 
   "mcbx_dram_dq[1]"                  LOC = "N1" ;> [system.ucf(524)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<1> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<1> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<1>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<1> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" LOC = M2> is
   overridden on the design object mcbx_dram_dq<2> by the constraint <NET 
   "mcbx_dram_dq[2]"                  LOC = "M2" ;> [system.ucf(525)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<2> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<2> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<2>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<2> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" LOC = M1> is
   overridden on the design object mcbx_dram_dq<3> by the constraint <NET 
   "mcbx_dram_dq[3]"                  LOC = "M1" ;> [system.ucf(526)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<3> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<3> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<3>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<3> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" LOC = J3> is
   overridden on the design object mcbx_dram_dq<4> by the constraint <NET 
   "mcbx_dram_dq[4]"                  LOC = "J3" ;> [system.ucf(527)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<4> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<4> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<4>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<4> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" LOC = J1> is
   overridden on the design object mcbx_dram_dq<5> by the constraint <NET 
   "mcbx_dram_dq[5]"                  LOC = "J1" ;> [system.ucf(528)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<5> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<5> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<5>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<5> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" LOC = K2> is
   overridden on the design object mcbx_dram_dq<6> by the constraint <NET 
   "mcbx_dram_dq[6]"                  LOC = "K2" ;> [system.ucf(529)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<6> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<6> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<6>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<6> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" LOC = K1> is
   overridden on the design object mcbx_dram_dq<7> by the constraint <NET 
   "mcbx_dram_dq[7]"                  LOC = "K1" ;> [system.ucf(530)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<7> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<7> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<7>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<7> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" LOC = P2> is
   overridden on the design object mcbx_dram_dq<8> by the constraint <NET 
   "mcbx_dram_dq[8]"                  LOC = "P2" ;> [system.ucf(531)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<8> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<8> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<8>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<8> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" LOC = P1> is
   overridden on the design object mcbx_dram_dq<9> by the constraint <NET 
   "mcbx_dram_dq[9]"                  LOC = "P1" ;> [system.ucf(532)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<9> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<9> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<9>" IN_TERM = NONE> is
   overridden on the design object mcbx_dram_dq<9> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" LOC = R3> is
   overridden on the design object mcbx_dram_dq<10> by the constraint <NET 
   "mcbx_dram_dq[10]"                 LOC = "R3" ;> [system.ucf(518)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<10> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<10> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<10>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<10> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" LOC = R1> is
   overridden on the design object mcbx_dram_dq<11> by the constraint <NET 
   "mcbx_dram_dq[11]"                 LOC = "R1" ;> [system.ucf(519)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<11> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<11> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<11>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<11> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" LOC = U3> is
   overridden on the design object mcbx_dram_dq<12> by the constraint <NET 
   "mcbx_dram_dq[12]"                 LOC = "U3" ;> [system.ucf(520)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<12> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<12> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<12>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<12> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" LOC = U1> is
   overridden on the design object mcbx_dram_dq<13> by the constraint <NET 
   "mcbx_dram_dq[13]"                 LOC = "U1" ;> [system.ucf(521)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<13> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<13> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<13>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<13> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" LOC = V2> is
   overridden on the design object mcbx_dram_dq<14> by the constraint <NET 
   "mcbx_dram_dq[14]"                 LOC = "V2" ;> [system.ucf(522)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<14> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<14> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<14>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<14> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" LOC = V1> is
   overridden on the design object mcbx_dram_dq<15> by the constraint <NET 
   "mcbx_dram_dq[15]"                 LOC = "V1" ;> [system.ucf(523)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" OUT_TERM =
   UNTUNED_50> is overridden on the design object mcbx_dram_dq<15> by the
   constraint <NET  "mcbx_dram_dq[*]"                  OUT_TERM = UNTUNED_50;>
   [system.ucf(474)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_dq<15> by the
   constraint <NET  "mcbx_dram_dq[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(454)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_dq<15>" IN_TERM = NONE>
   is overridden on the design object mcbx_dram_dq<15> by the constraint <NET
   "mcbx_dram_dq[*]"						 IN_TERM = NONE;> [system.ucf(446)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<0>" LOC = G3> is
   overridden on the design object mcbx_dram_ba<0> by the constraint <NET 
   "mcbx_dram_ba[0]"                  LOC = "G3" ;> [system.ucf(509)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<0> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<1>" LOC = G1> is
   overridden on the design object mcbx_dram_ba<1> by the constraint <NET 
   "mcbx_dram_ba[1]"                  LOC = "G1" ;> [system.ucf(510)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<1> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<2>" LOC = F1> is
   overridden on the design object mcbx_dram_ba<2> by the constraint <NET 
   "mcbx_dram_ba[2]"                  LOC = "F1" ;> [system.ucf(511)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_ba<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_ba<2> by the
   constraint <NET  "mcbx_dram_ba[*]"                  IOSTANDARD = SSTL15_II;>
   [system.ucf(456)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<0>" LOC = H2> is
   overridden on the design object mcbx_dram_addr<0> by the constraint <NET 
   "mcbx_dram_addr[0]"                LOC = "H2" ;> [system.ucf(496)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<0>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<0> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<1>" LOC = H1> is
   overridden on the design object mcbx_dram_addr<1> by the constraint <NET 
   "mcbx_dram_addr[1]"                LOC = "H1" ;> [system.ucf(500)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<1>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<1> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<2>" LOC = H5> is
   overridden on the design object mcbx_dram_addr<2> by the constraint <NET 
   "mcbx_dram_addr[2]"                LOC = "H5" ;> [system.ucf(501)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<2>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<2> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<3>" LOC = K6> is
   overridden on the design object mcbx_dram_addr<3> by the constraint <NET 
   "mcbx_dram_addr[3]"                LOC = "K6" ;> [system.ucf(502)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<3>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<3> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<4>" LOC = F3> is
   overridden on the design object mcbx_dram_addr<4> by the constraint <NET 
   "mcbx_dram_addr[4]"                LOC = "F3" ;> [system.ucf(503)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<4>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<4> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<5>" LOC = K3> is
   overridden on the design object mcbx_dram_addr<5> by the constraint <NET 
   "mcbx_dram_addr[5]"                LOC = "K3" ;> [system.ucf(504)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<5>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<5> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<6>" LOC = J4> is
   overridden on the design object mcbx_dram_addr<6> by the constraint <NET 
   "mcbx_dram_addr[6]"                LOC = "J4" ;> [system.ucf(505)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<6>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<6> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<7>" LOC = H6> is
   overridden on the design object mcbx_dram_addr<7> by the constraint <NET 
   "mcbx_dram_addr[7]"                LOC = "H6" ;> [system.ucf(506)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<7>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<7> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<8>" LOC = E3> is
   overridden on the design object mcbx_dram_addr<8> by the constraint <NET 
   "mcbx_dram_addr[8]"                LOC = "E3" ;> [system.ucf(507)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<8>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<8> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<9>" LOC = E1> is
   overridden on the design object mcbx_dram_addr<9> by the constraint <NET 
   "mcbx_dram_addr[9]"                LOC = "E1" ;> [system.ucf(508)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<9>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<9> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<10>" LOC = G4> is
   overridden on the design object mcbx_dram_addr<10> by the constraint <NET 
   "mcbx_dram_addr[10]"               LOC = "G4" ;> [system.ucf(497)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<10>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<10> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<11>" LOC = C1> is
   overridden on the design object mcbx_dram_addr<11> by the constraint <NET 
   "mcbx_dram_addr[11]"               LOC = "C1" ;> [system.ucf(498)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<11>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<11> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<12>" LOC = D1> is
   overridden on the design object mcbx_dram_addr<12> by the constraint <NET 
   "mcbx_dram_addr[12]"               LOC = "D1" ;> [system.ucf(499)].
WARNING:NgdBuild:1012 - The constraint <NET "mcbx_dram_addr<12>" IOSTANDARD =
   "SSTL15_II"> is overridden on the design object mcbx_dram_addr<12> by the
   constraint <NET  "mcbx_dram_addr[*]"                IOSTANDARD = SSTL15_II;>
   [system.ucf(455)].
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net clk_200_0000MHzPLL0 with clock driver
   clock_generator_1/clock_generator_1/PLL0_CLKOUT2_BUFG_INST drives no clock
   pins
WARNING:NgdBuild:452 - logical net 'N25' has no driver
WARNING:NgdBuild:452 - logical net 'N26' has no driver
WARNING:NgdBuild:452 - logical net 'N27' has no driver
WARNING:NgdBuild:452 - logical net 'N28' has no driver
WARNING:NgdBuild:452 - logical net 'N29' has no driver
WARNING:NgdBuild:452 - logical net 'N30' has no driver
WARNING:NgdBuild:452 - logical net 'N31' has no driver
WARNING:NgdBuild:452 - logical net 'N32' has no driver
WARNING:NgdBuild:452 - logical net 'N33' has no driver
WARNING:NgdBuild:452 - logical net 'N34' has no driver
WARNING:NgdBuild:452 - logical net 'N35' has no driver
WARNING:NgdBuild:452 - logical net 'N36' has no driver
WARNING:NgdBuild:452 - logical net 'N37' has no driver
WARNING:NgdBuild:452 - logical net 'N38' has no driver
WARNING:NgdBuild:452 - logical net 'N39' has no driver
WARNING:NgdBuild:452 - logical net 'N40' has no driver
WARNING:NgdBuild:452 - logical net 'N41' has no driver
WARNING:NgdBuild:452 - logical net 'N42' has no driver
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<3>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<2>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<1>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXD<0>' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_EN' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/MII_TX_ER' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TX_CTL' has no driver
WARNING:NgdBuild:452 - logical net 'ETHERNET/RGMII_TXC' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 249

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  33 sec
Total CPU time to NGDBUILD completion:  2 min  33 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.2 - Map O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx100fgg484-2".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO TIMEGRP "axistream_clk"
   8.333 ns DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 11 secs 
Total CPU  time at the beginning of Placer: 2 mins 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:15852821) REAL time: 2 mins 22 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: LEDs_4Bits_TRI_O<3>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<2>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<1>   IOSTANDARD = LVCMOS15
   	 Comp: LEDs_4Bits_TRI_O<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:15852821) REAL time: 2 mins 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:65e4f38b) REAL time: 2 mins 26 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:cb1e0bde) REAL time: 4 mins 38 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 38 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:cb1e0bde) REAL time: 4 mins 38 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 38 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:cb1e0bde) REAL time: 4 mins 39 secs 

Phase 9.8  Global Placement
...........................
.....................................................................................................................................
........................................................................................................................................................................................
......................................................................................................................................................................................
..............................
Phase 9.8  Global Placement (Checksum:12c305da) REAL time: 12 mins 48 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:12c305da) REAL time: 12 mins 49 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:52084f0a) REAL time: 14 mins 30 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:52084f0a) REAL time: 14 mins 31 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:24d781be) REAL time: 14 mins 33 secs 

Total REAL time to Placer completion: 14 mins 35 secs 
Total CPU  time to Placer completion: 14 mins 31 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   79
Slice Logic Utilization:
  Number of Slice Registers:                15,454 out of 126,576   12
    Number used as Flip Flops:              15,436
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               18
  Number of Slice LUTs:                     14,548 out of  63,288   22
    Number used as logic:                   13,340 out of  63,288   21
      Number using O6 output only:           9,579
      Number using O5 output only:             252
      Number using O5 and O6:                3,509
      Number used as ROM:                        0
    Number used as Memory:                     771 out of  15,616    4
      Number used as Dual Port RAM:            348
        Number using O6 output only:            96
        Number using O5 output only:            10
        Number using O5 and O6:                242
      Number used as Single Port RAM:            1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           422
        Number using O6 output only:           146
        Number using O5 output only:             1
        Number using O5 and O6:                275
    Number used exclusively as route-thrus:    437
      Number with same-slice register load:    390
      Number with same-slice carry load:        43
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 6,383 out of  15,822   40
  Number of LUT Flip Flop pairs used:       18,956
    Number with an unused Flip Flop:         5,709 out of  18,956   30
    Number with an unused LUT:               4,408 out of  18,956   23
    Number of fully used LUT-FF pairs:       8,839 out of  18,956   46
    Number of unique control sets:             891
    Number of slice register sites lost
      to control set restrictions:           3,212 out of 126,576    2

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     326   27
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             29

Specific Feature Utilization:
  Number of RAMB16BWERs:                        63 out of     268   23
  Number of RAMB8BWERs:                          4 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  14 out of     506    2
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     506    6
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     506   11
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.97

Peak Memory Usage:  1116 MB
Total REAL time to MAP completion:  15 mins 9 secs 
Total CPU time to MAP completion:   15 mins 4 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - par O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.19 2011-06-20".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                15,454 out of 126,576   12
    Number used as Flip Flops:              15,436
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               18
  Number of Slice LUTs:                     14,548 out of  63,288   22
    Number used as logic:                   13,340 out of  63,288   21
      Number using O6 output only:           9,579
      Number using O5 output only:             252
      Number using O5 and O6:                3,509
      Number used as ROM:                        0
    Number used as Memory:                     771 out of  15,616    4
      Number used as Dual Port RAM:            348
        Number using O6 output only:            96
        Number using O5 output only:            10
        Number using O5 and O6:                242
      Number used as Single Port RAM:            1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           422
        Number using O6 output only:           146
        Number using O5 output only:             1
        Number using O5 and O6:                275
    Number used exclusively as route-thrus:    437
      Number with same-slice register load:    390
      Number with same-slice carry load:        43
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 6,383 out of  15,822   40
  Number of LUT Flip Flop pairs used:       18,956
    Number with an unused Flip Flop:         5,709 out of  18,956   30
    Number with an unused LUT:               4,408 out of  18,956   23
    Number of fully used LUT-FF pairs:       8,839 out of  18,956   46
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     326   27
    Number of LOCed IOBs:                       90 out of      90  100
    IOB Flip Flops:                             29

Specific Feature Utilization:
  Number of RAMB16BWERs:                        63 out of     268   23
  Number of RAMB8BWERs:                          4 out of     536    1
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of      12    0
  Number of ILOGIC2/ISERDES2s:                  14 out of     506    2
    Number used as ILOGIC2s:                    14
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        34 out of     506    6
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  60 out of     506   11
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     384    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         1 out of       4   25
  Number of DSP48A1s:                           10 out of     180    5
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                1 out of       4   25
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            2 out of       6   33
    Number of LOCed PLL_ADVs:                    1 out of       2   50
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks = MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP
   "axistream_clk" 8.333 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx"
   8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 16 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 18 secs 

WARNING:Par:288 - The signal MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_ST
   S_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram
   _RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DA
   TA_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram
   _RAM2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 100629 unrouted;      REAL time: 1 mins 30 secs 

Phase  2  : 84850 unrouted;      REAL time: 1 mins 39 secs 

Phase  3  : 36662 unrouted;      REAL time: 3 mins 5 secs 

Phase  4  : 37146 unrouted; (Setup:88407, Hold:1, Component Switching Limit:0)     REAL time: 3 mins 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:75277, Hold:1, Component Switching Limit:0)     REAL time: 5 mins 42 secs 

Phase  6  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 6 mins 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 9 mins 46 secs 

Phase  8  : 0 unrouted; (Setup:61790, Hold:1, Component Switching Limit:0)     REAL time: 9 mins 46 secs 

Phase  9  : 0 unrouted; (Setup:61790, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 50 secs 

Phase 10  : 0 unrouted; (Setup:10739, Hold:0, Component Switching Limit:0)     REAL time: 10 mins 1 secs 
Total REAL time to Router completion: 10 mins 1 secs 
Total CPU time to Router completion: 10 mins 13 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
| clk_100_0000MHzPLL0 |  BUFGMUX_X2Y4| No   | 3905 |  0.782     |  2.435      |
+---------------------+--------------+------+------+------------+-------------+
|  clk_50_0000MHzPLL0 | BUFGMUX_X3Y13| No   |  873 |  0.715     |  2.368      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/rx |              |      |      |            |             |
|         _client_clk | BUFGMUX_X3Y15| No   |  418 |  0.136     |  1.806      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/tx |              |      |      |            |             |
|         _client_clk | BUFGMUX_X2Y10| No   |  216 |  0.675     |  2.328      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |  BUFGMUX_X2Y2| No   |   62 |  0.094     |  1.747      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz |  BUFGMUX_X2Y3| No   |   11 |  0.696     |  2.358      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  4.836     |  8.544      |
+---------------------+--------------+------+------+------------+-------------+
|ETHERNET/ETHERNET/SO |              |      |      |            |             |
|FT_SYS.I_TEMAC/GMII. |              |      |      |            |             |
|I_GMII_INTERFACE/S6. |              |      |      |            |             |
|   gmii_rx_clk_bufio |         Local|      |   10 |  0.000     |  2.095      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_b |              |      |      |            |             |
|             ufpll_o |         Local|      |   35 |  0.706     |  2.288      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/sysclk_2x_1 |              |      |      |            |             |
|         80_bufpll_o |         Local|      |   37 |  0.723     |  2.305      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/ioi_drp_ |              |      |      |            |             |
|                 clk |         Local|      |   22 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_d |              |      |      |            |             |
|            qs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_s |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+
|MCB_DDR3/MCB_DDR3/mc |              |      |      |            |             |
|b_ui_top_0/mcb_raw_w |              |      |      |            |             |
|rapper_inst/idelay_u |              |      |      |            |             |
|           dqs_ioi_m |         Local|      |    1 |  0.000     |  0.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 10739 (Setup: 10739, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 25

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_host_clk = PERIOD TIMEGRP "host" 10 ns | SETUP       |    -0.530ns|    10.530ns|      61|       10739
   HIGH 50PRIORITY 10                     | HOLD        |     0.202ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHzPLL0_nobuf = PERIOD TIM | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  EGRP "clk_600_0000MHzPLL0_nobuf"          |             |            |            |        |            
  TS_sys_clk_pin * 5 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_600_0000MHz180PLL0_nobuf = PERIOD  | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  TIMEGRP         "clk_600_0000MHz180PLL0_n |             |            |            |        |            
  obuf" TS_sys_clk_pin * 5 PHASE 0.8 ns HIG |             |            |            |        |            
  H         50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 2.4 ns VALID 2.8 ns BEFORE CO | SETUP       |     0.205ns|     2.195ns|       0|           0
  MP "ETHERNET_RX_CLK"                      | HOLD        |     0.205ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_rx_clk = PERIOD TIMEGRP "rx_clock" 8 n | SETUP       |     0.350ns|     7.650ns|       0|           0
  s HIGH 50| HOLD        |     0.231ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     4.666ns|     3.334ns|       0|           0
  pin" 125 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_axistreamclks = MAXDELA | SETUP       |     0.729ns|     7.604ns|       0|           0
  Y FROM TIMEGRP "axi4lite_clk" TO          | HOLD        |     0.555ns|            |       0|           0
  TIMEGRP "axistream_clk" 8.333 ns DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | SETUP       |     0.850ns|     7.150ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.214ns|            |       0|           0
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_RX_CLIENT_CLK = MAXDELA | SETUP       |     1.221ns|     6.779ns|       0|           0
  Y FROM TIMEGRP "axi4lite_clk" TO          | HOLD        |     0.651ns|            |       0|           0
  TIMEGRP "phy_clk_rx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mdio = PERIOD TIMEGRP "mdio_logic" TS_ | SETUP       |     1.466ns|   341.360ns|       0|           0
  host_clk * 40 HIGH 50PRIORITY 0         | HOLD        |     0.407ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_clk_2_GTX_CLK = MAXDELAY FROM | SETUP       |     1.744ns|     6.256ns|       0|           0
   TIMEGRP "axi4lite_clk" TO TIMEGRP        | HOLD        |     0.612ns|            |       0|           0
    "clk_gtx" 8 ns DATAPATHONLY             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_GTX_CLK = MAXDELAY FRO | SETUP       |     2.197ns|     5.803ns|       0|           0
  M TIMEGRP "phy_clk_rx" TO TIMEGRP         | HOLD        |     0.786ns|            |       0|           0
   "clk_gtx" 8 ns DATAPATHONLY              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gtx_clk = PERIOD TIMEGRP "gtx_clock" 8 | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
   ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_tx_clk_gmii = PERIOD TIMEGRP "tx_clock | MINPERIOD   |     4.430ns|     3.570ns|       0|           0
  _gmii" 8 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_RX_CLIENT_CLK = MAXDEL | SETUP       |     5.553ns|     2.447ns|       0|           0
  AY FROM TIMEGRP "axistream_clk" TO        | HOLD        |     0.455ns|            |       0|           0
    TIMEGRP "phy_clk_rx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_GTX_CLK = MAXDELAY FRO | SETUP       |     6.183ns|     1.817ns|       0|           0
  M TIMEGRP "axistream_clk" TO TIMEGRP      | HOLD        |     0.815ns|            |       0|           0
      "clk_gtx" 8 ns DATAPATHONLY           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |     6.430ns|     3.570ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_axistreamclks = MAXDELAY FRO | SETUP       |     7.077ns|     1.256ns|       0|           0
  M TIMEGRP "clk_gtx" TO TIMEGRP         "a | HOLD        |     0.600ns|            |       0|           0
  xistream_clk" 8.333 ns DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_axi4liteclks = MAXDELA | SETUP       |    11.953ns|     8.047ns|       0|           0
  Y FROM TIMEGRP "axistream_clk" TO         | HOLD        |     0.544ns|            |       0|           0
   TIMEGRP "axi4lite_clk" 20 ns DATAPATHONL |             |            |            |        |            
  Y                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_axi4liteclks = MAXDELA | SETUP       |    13.749ns|     6.251ns|       0|           0
  Y FROM TIMEGRP "phy_clk_rx" TO         TI | HOLD        |     0.457ns|            |       0|           0
  MEGRP "axi4lite_clk" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_axi4lite_clk = MAXDELAY FROM | SETUP       |    16.450ns|     3.550ns|       0|           0
   TIMEGRP "clk_gtx" TO TIMEGRP         "ax | HOLD        |     0.400ns|            |       0|           0
  i4lite_clk" 20 ns DATAPATHONLY            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_1_clock_generator_1_SI | MINPERIOD   |    17.334ns|     2.666ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_1_clock_generator_1_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 0.4 |             |            |            |        |            
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_axistreamclks = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_tx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 8.333 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4liteclks_2_TX_CLIENT_CLK = MAXDELA | N/A         |         N/A|         N/A|     N/A|         N/A
  Y FROM TIMEGRP "axi4lite_clk" TO          |             |            |            |        |            
  TIMEGRP "phy_clk_tx" 8 ns DATAPATHONLY    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_axi4liteclks = MAXDELA | N/A         |         N/A|         N/A|     N/A|         N/A
  Y FROM TIMEGRP "phy_clk_tx" TO         TI |             |            |            |        |            
  MEGRP "axi4lite_clk" 20 ns DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_TX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_rx" TO         T |             |            |            |        |            
  IMEGRP "phy_clk_tx" 8 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_tx" TO         T |             |            |            |        |            
  IMEGRP "phy_clk_rx" 8 ns DATAPATHONLY     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY FRO | N/A         |         N/A|         N/A|     N/A|         N/A
  M TIMEGRP "clk_gtx" TO TIMEGRP         "p |             |            |            |        |            
  hy_clk_rx" 8 ns DATAPATHONLY              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outboun | N/A         |         N/A|         N/A|     N/A|         N/A
  d = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_SI0_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     6.883ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Interrupt_path" | SETUP       |         N/A|     3.227ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     5.213ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_outtran | N/A         |         N/A|         N/A|     N/A|         N/A
  s = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_MI7_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_MI7_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_0_reset_resync_path" TIG    | MAXDELAY    |         N/A|     6.840ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_pa | SETUP       |         N/A|     3.635ns|     N/A|           0
  th" TIG                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" | SETUP       |         N/A|     5.273ns|     N/A|           0
   TIG                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     3.700ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.143ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_intrans | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_MI7_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_MI7_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_inbound | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_MI7_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_MI7_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_bufgmux_path" TIG                | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_MI7_sync_clock_conv_outboun | N/A         |         N/A|         N/A|     N/A|         N/A
  d = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_MI7_clock_conv_otherclk_local" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_MI7_clock_conv_ |             |            |            |        |            
  ACLK_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_flow_rx_to_tx = MAXDELAY FROM TIMEGRP  | N/A         |         N/A|         N/A|     N/A|         N/A
  "flow_rx_to_tx" TO TIMEGRP         "phy_c |             |            |            |        |            
  lk_tx" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_config_to_all_path" TIG          | SETUP       |         N/A|     9.488ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_addr_config_to_rx_path" TIG      | SETUP       |         N/A|     6.959ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_outtran | N/A         |         N/A|         N/A|     N/A|         N/A
  s = MAXDELAY FROM TIMEGRP         "axi4li |             |            |            |        |            
  te_0_SI0_clock_conv_ACLK_local" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_global" 20 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_intrans | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_SI0_clock_conv_otherclk_global" TO TI |             |            |            |        |            
  MEGRP         "axi4lite_0_SI0_clock_conv_ |             |            |            |        |            
  ACLK_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK_2_axistreamclks = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "phy_clk_rx" TO         T |             |            |            |        |            
  IMEGRP "axistream_clk" 8.333 ns DATAPATHO |             |            |            |        |            
  NLY                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_SI0_sync_clock_conv_inbound | N/A         |         N/A|         N/A|     N/A|         N/A
   = MAXDELAY FROM TIMEGRP         "axi4lit |             |            |            |        |            
  e_0_SI0_clock_conv_ACLK_global" TO TIMEGR |             |            |            |        |            
  P         "axi4lite_0_SI0_clock_conv_othe |             |            |            |        |            
  rclk_local" 20 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_axistreamclks_2_TX_CLIENT_CLK = MAXDEL | N/A         |         N/A|         N/A|     N/A|         N/A
  AY FROM TIMEGRP "axistream_clk" TO        |             |            |            |        |            
    TIMEGRP "phy_clk_tx" 8 ns DATAPATHONLY  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      8.000ns|      3.334ns|      7.495ns|            0|            0|            0|        10956|
| TS_clk_600_0000MHz180PLL0_nobu|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| f                             |             |             |             |             |             |             |             |
| TS_clk_600_0000MHzPLL0_nobuf  |      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| TS_clock_generator_1_clock_gen|     10.000ns|      3.570ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
| TS_clock_generator_1_clock_gen|      8.000ns|      7.150ns|          N/A|            0|            0|        10956|            0|
| erator_1_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_1_clock_gen|     20.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| erator_1_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_host_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_host_clk                    |     10.000ns|     10.530ns|      8.534ns|           61|            0|      2263708|          127|
| TS_mdio                       |    400.000ns|    341.360ns|          N/A|            0|            0|          127|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 74 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 10 mins 25 secs 
Total CPU time to PAR completion: 10 mins 25 secs 

Peak Memory Usage:  1118 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 61 errors found.

Number of error messages: 0
Number of warning messages: 80
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.2 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK_2_axistreamclks =
   MAXDELAY FROM TIMEGRP "phy_clk_rx" TO        TIMEGRP "axistream_clk" 8.333 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK_2_RX_CLIENT_CLK =
   MAXDELAY FROM TIMEGRP "phy_clk_tx" TO        TIMEGRP "phy_clk_rx" 8 ns
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_GTX_CLK_2_RX_CLIENT_CLK = MAXDELAY
   FROM TIMEGRP "clk_gtx" TO TIMEGRP        "phy_clk_rx" 8 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx100,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 61  Score: 10739 (Setup/Max: 10739, Hold: 0)

Constraints cover 2303943 paths, 0 nets, and 88705 connections

Design statistics:
   Minimum period: 341.360ns (Maximum frequency:   2.929MHz)
   Maximum path delay from/to any node:   8.047ns
   Minimum input required time before clock:   2.195ns


Analysis completed Thu May 10 13:12:42 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 3
Number of info messages: 3
Total time: 1 mins 38 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
********************************************************************************
WARNING: 1 constraint not met.
********************************************************************************
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.2 - Bitgen O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/13.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx100.nph' in environment
C:\Xilinx\13.2\ISE_DS\ISE\;C:\Xilinx\13.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx100, package fgg484, speed -2
Opened constraints file system.pcf.

Thu May 10 13:13:11 2012

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/ZIO_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_
   calibration_top_inst/RZQ_IN> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMA_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_CNTRL_STR
   EAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/V6_S6_AND_LATER.I_SYNC_FIF
   O_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm
   /Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_STS_FIFO/V6_S6_AND
   _LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_syn
   c_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH1_UPDATE_Q_IF.GEN_CH1_QUEUE.I_CH1_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET/ETHERNET/I_EMBEDDED_TOP/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO
   /BU3/U0/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_
   CH2_UPDATE_Q_IF.GEN_CH2_QUEUE.I_CH2_UPDT_DESC_QUEUE/I_UPDT_DATA_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM3_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM5_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETHERNET_dma/ETHERNET_dma/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREA
   M.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_STSSTRM_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_
   BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM4_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_W
   riteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 75 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
"*********************************************"
"Initializing BRAM contents of the bitstream"
"*********************************************"
bitinit -p xc6slx100fgg484-2 system.mhs   -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   03_a\data\axi_interconnect_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 194 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 333 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 363 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR3 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_03_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_MM2S_READ_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 128 
INFO:EDK:4130 - IPNAME: axi_dma, INSTANCE:ETHERNET_dma - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_S2MM_WRITE_ISSUING value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v3_00_a\data
   \axi_dma_v2_1_0.mpd line 136 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40020000-0x4002ffff) LEDs_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_4Bits	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41240000-0x4127ffff) ETHERNET	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x41e00000-0x41e0ffff) ETHERNET_dma	axi4lite_0
  (0x74800000-0x7480ffff) debug_module	axi4lite_0
  (0xc0000000-0xc7ffffff) MCB_DDR3	axi4_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -p xc6slx100fgg484-2 -bt
"implementation/system.bit"  -bd "bootloops/microblaze_0.elf" tag microblaze_0 
-o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Thu May 10 13:54:18 2012
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Thu May 10 13:54:19 2012
 xsdk.exe -hwspec C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Thu May 10 13:56:51 2012
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.2 - psf2Edward EDK_O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 
WARNING:EDK:4088 - IPNAME: axi_ethernet, INSTANCE: ETHERNET - Superseded core
   for architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 357 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: ETHERNET_dma - Superseded core for
   architecture 'spartan6' -
   C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw
   \system.mhs line 434 

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0
****** Unhandled UCF line: INST
"memc?_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft
_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL*" TIG;

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Did not find device sumary in axi4_0's synthesis log file
Did not find timing summary in axi4_0's synthesis log file
Did not find device sumary in axi4lite_0's synthesis log file
Did not find timing summary in axi4lite_0's synthesis log file
Did not find device sumary in microblaze_0's synthesis log file
Did not find timing summary in microblaze_0's synthesis log file
Did not find device sumary in microblaze_0_ilmb's synthesis log file
Did not find timing summary in microblaze_0_ilmb's synthesis log file
Did not find device sumary in microblaze_0_dlmb's synthesis log file
Did not find timing summary in microblaze_0_dlmb's synthesis log file
Did not find device sumary in microblaze_0_i_bram_ctrl's synthesis log file
Did not find timing summary in microblaze_0_i_bram_ctrl's synthesis log file
Did not find device sumary in microblaze_0_d_bram_ctrl's synthesis log file
Did not find timing summary in microblaze_0_d_bram_ctrl's synthesis log file
Did not find device sumary in microblaze_0_bram_block's synthesis log file
Did not find timing summary in microblaze_0_bram_block's synthesis log file
Did not find device sumary in proc_sys_reset_0's synthesis log file
Did not find timing summary in proc_sys_reset_0's synthesis log file
Did not find device sumary in clock_generator_0's synthesis log file
Did not find timing summary in clock_generator_0's synthesis log file
Did not find device sumary in clock_generator_1's synthesis log file
Did not find timing summary in clock_generator_1's synthesis log file
Did not find device sumary in debug_module's synthesis log file
Did not find timing summary in debug_module's synthesis log file
Did not find device sumary in RS232_Uart_1's synthesis log file
Did not find timing summary in RS232_Uart_1's synthesis log file
Did not find device sumary in DIP_Switches_4Bits's synthesis log file
Did not find timing summary in DIP_Switches_4Bits's synthesis log file
Did not find device sumary in LEDs_4Bits's synthesis log file
Did not find timing summary in LEDs_4Bits's synthesis log file
Did not find device sumary in Push_Buttons_4Bits's synthesis log file
Did not find timing summary in Push_Buttons_4Bits's synthesis log file
Did not find device sumary in MCB_DDR3's synthesis log file
Did not find timing summary in MCB_DDR3's synthesis log file
Did not find device sumary in ETHERNET's synthesis log file
Did not find timing summary in ETHERNET's synthesis log file
Did not find device sumary in axi_timer_0's synthesis log file
Did not find timing summary in axi_timer_0's synthesis log file
Did not find device sumary in ETHERNET_dma's synthesis log file
Did not find timing summary in ETHERNET_dma's synthesis log file
Did not find device sumary in microblaze_0_intc's synthesis log file
Did not find timing summary in microblaze_0_intc's synthesis log file
Conversion to XML complete.
Done!

********************************************************************************
At Local date and time: Thu May 10 13:57:14 2012
 xsdk.exe -hwspec C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.2 Build EDK_O.61xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.filters
Done writing Tab View settings to:
	C:\Projects\Trenz\repos\TE060X-GigaBee-Reference-Designs\GigaBee_XC6LX-Axi\hw\etc\system.gui
