# Verilog Basics

This repository contains simple Verilog modules with their corresponding testbenches for learning and simulation.

## Contents

### Multiplexers
- **mux4x1.v**: 4-to-1 multiplexer
- **mux4x1_tb.v**: Testbench for mux

### Decoders
- **decoder3x8.v**: 3-to-8 decoder with enable
- **decoder3x8_tb.v**: Testbench for decoder

## How to Simulate

You can simulate using:
- **ModelSim**
