// Test Bench for Half adder

module halfadder_testbench;

reg a,b;
wire sum,carry;
half_adder(a,b,sum,carry);
initial
begin 
 $dumpfile("dump.vcd");
 $dumpvars;

     a=0; b=0;
 #10 a=0; b=1;
 #10 a=1; b=0;
 #10 a=1; b=1;
 #10 $finish;
$monitor("Time = %0t Input a=%b b=%b output sum=%b carry=%b", $time, a, b, sum, carry);
end
endmodule