{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition " "Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 17:24:35 2019 " "Info: Processing started: Fri Apr 26 17:24:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off robotmain -c robotmain " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off robotmain -c robotmain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dark_spot:inst4\|right_left " "Warning: Node \"dark_spot:inst4\|right_left\" is a latch" {  } { { "dark_spot.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/dark_spot.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "obstacle_avoidance_FSM:inst41\|l_fwd " "Warning: Node \"obstacle_avoidance_FSM:inst41\|l_fwd\" is a latch" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "obstacle_avoidance_FSM:inst41\|r_fwd " "Warning: Node \"obstacle_avoidance_FSM:inst41\|r_fwd\" is a latch" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50MHZ " "Info: Assuming node \"Clk_50MHZ\" is an undefined clock" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CDS_Cell " "Info: Assuming node \"CDS_Cell\" is an undefined clock" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 392 1080 1248 408 "CDS_Cell" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "CDS_Cell" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "65 " "Warning: Found 65 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUTCOUT1 " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 41 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUTCOUT1 " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 49 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 41 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 49 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst20\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17 " "Info: Detected gated clock \"IR_Sensor:inst20\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17\" as buffer" {  } { { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst20\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Detected ripple clock \"IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Detected ripple clock \"IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Detected ripple clock \"IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst20\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst21\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17 " "Info: Detected gated clock \"IR_Sensor:inst21\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17\" as buffer" {  } { { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst21\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Detected ripple clock \"IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Detected ripple clock \"IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Detected ripple clock \"IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst21\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst13\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17 " "Info: Detected gated clock \"IR_Sensor:inst13\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17\" as buffer" {  } { { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Detected ripple clock \"IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Detected ripple clock \"IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Detected ripple clock \"IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst11\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17 " "Info: Detected gated clock \"IR_Sensor:inst11\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17\" as buffer" {  } { { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst11\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Detected ripple clock \"IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Detected ripple clock \"IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Detected ripple clock \"IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst11\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Detected ripple clock \"IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst14\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17 " "Info: Detected gated clock \"IR_Sensor:inst14\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17\" as buffer" {  } { { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst14\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Detected ripple clock \"IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Detected ripple clock \"IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] " "Info: Detected ripple clock \"IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" as buffer" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUTCOUT1 " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 81 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 81 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUTCOUT1 " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 57 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 57 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 108 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1 " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 89 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUTCOUT1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 89 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_gsi.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_gsi.tdf" 65 2 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "Music_Block:inst7\|freqCounter:inst30\|lpm_counter:lpm_counter_component\|cntr_gsi:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst20\|inst8 " "Info: Detected gated clock \"IR_Sensor:inst20\|inst8\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 384 624 688 432 "inst8" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst20\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst21\|inst8 " "Info: Detected gated clock \"IR_Sensor:inst21\|inst8\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 384 624 688 432 "inst8" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst21\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst21\|inst9 " "Info: Detected ripple clock \"IR_Sensor:inst21\|inst9\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 368 712 776 448 "inst9" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst21\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst11\|inst8 " "Info: Detected gated clock \"IR_Sensor:inst11\|inst8\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 384 624 688 432 "inst8" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst11\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst11\|inst9 " "Info: Detected ripple clock \"IR_Sensor:inst11\|inst9\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 368 712 776 448 "inst9" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst11\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst13\|inst8 " "Info: Detected gated clock \"IR_Sensor:inst13\|inst8\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 384 624 688 432 "inst8" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "inst19 " "Info: Detected ripple clock \"inst19\" as buffer" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 744 1808 1872 824 "inst19" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst14\|inst8 " "Info: Detected gated clock \"IR_Sensor:inst14\|inst8\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 384 624 688 432 "inst8" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst14\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst20\|inst9 " "Info: Detected ripple clock \"IR_Sensor:inst20\|inst9\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 368 712 776 448 "inst9" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst20\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst14\|inst9 " "Info: Detected ripple clock \"IR_Sensor:inst14\|inst9\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 368 712 776 448 "inst9" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst14\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "IR_Sensor:inst13\|bus_and:inst7\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~54 " "Info: Detected gated clock \"IR_Sensor:inst13\|bus_and:inst7\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~54\" as buffer" {  } { { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|bus_and:inst7\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "IR_Sensor:inst13\|inst9 " "Info: Detected ripple clock \"IR_Sensor:inst13\|inst9\" as buffer" {  } { { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 368 712 776 448 "inst9" "" } } } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Sensor:inst13\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "obstacle_avoidance_FSM:inst41\|state.s0 " "Info: Detected ripple clock \"obstacle_avoidance_FSM:inst41\|state.s0\" as buffer" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 20 -1 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "obstacle_avoidance_FSM:inst41\|state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } } { "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72sp3/quartus/bin/Assignment Editor.qase" 1 { { 0 "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50MHZ register IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] register obstacle_avoidance_FSM:inst41\|state.s1 62.37 MHz 16.034 ns Internal " "Info: Clock \"Clk_50MHZ\" has Internal fmax of 62.37 MHz between source register \"IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"obstacle_avoidance_FSM:inst41\|state.s1\" (period= 16.034 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.491 ns + Longest register register " "Info: + Longest register to register delay is 5.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LC_X4_Y4_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N1; Fanout = 2; REG Node = 'IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.200 ns) 1.507 ns sideCloseCompare:inst16\|lpm_compare:lpm_compare_component\|cmpr_gqi:auto_generated\|op_1~151 2 COMB LC_X3_Y4_N5 4 " "Info: 2: + IC(1.307 ns) + CELL(0.200 ns) = 1.507 ns; Loc. = LC_X3_Y4_N5; Fanout = 4; COMB Node = 'sideCloseCompare:inst16\|lpm_compare:lpm_compare_component\|cmpr_gqi:auto_generated\|op_1~151'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~151 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.511 ns) 2.810 ns sideCloseCompare:inst16\|lpm_compare:lpm_compare_component\|cmpr_gqi:auto_generated\|op_1~152 3 COMB LC_X3_Y4_N2 3 " "Info: 3: + IC(0.792 ns) + CELL(0.511 ns) = 2.810 ns; Loc. = LC_X3_Y4_N2; Fanout = 3; COMB Node = 'sideCloseCompare:inst16\|lpm_compare:lpm_compare_component\|cmpr_gqi:auto_generated\|op_1~152'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~151 sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~152 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 3.743 ns obstacle_avoidance_FSM:inst41\|Selector2~186 4 COMB LC_X3_Y4_N7 1 " "Info: 4: + IC(0.733 ns) + CELL(0.200 ns) = 3.743 ns; Loc. = LC_X3_Y4_N7; Fanout = 1; COMB Node = 'obstacle_avoidance_FSM:inst41\|Selector2~186'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~152 obstacle_avoidance_FSM:inst41|Selector2~186 } "NODE_NAME" } } { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.591 ns) 5.491 ns obstacle_avoidance_FSM:inst41\|state.s1 5 REG LC_X2_Y4_N0 5 " "Info: 5: + IC(1.157 ns) + CELL(0.591 ns) = 5.491 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; REG Node = 'obstacle_avoidance_FSM:inst41\|state.s1'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { obstacle_avoidance_FSM:inst41|Selector2~186 obstacle_avoidance_FSM:inst41|state.s1 } "NODE_NAME" } } { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 27.35 % ) " "Info: Total cell delay = 1.502 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.989 ns ( 72.65 % ) " "Info: Total interconnect delay = 3.989 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~151 sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~152 obstacle_avoidance_FSM:inst41|Selector2~186 obstacle_avoidance_FSM:inst41|state.s1 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.491 ns" { IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] {} sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~151 {} sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~152 {} obstacle_avoidance_FSM:inst41|Selector2~186 {} obstacle_avoidance_FSM:inst41|state.s1 {} } { 0.000ns 1.307ns 0.792ns 0.733ns 1.157ns } { 0.000ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.834 ns - Smallest " "Info: - Smallest clock skew is -9.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 8.042 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50MHZ\" to destination register is 8.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] 2 REG LC_X4_Y3_N7 19 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N7; Fanout = 19; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 8.042 ns obstacle_avoidance_FSM:inst41\|state.s1 3 REG LC_X2_Y4_N0 5 " "Info: 3: + IC(3.290 ns) + CELL(0.918 ns) = 8.042 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; REG Node = 'obstacle_avoidance_FSM:inst41\|state.s1'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] obstacle_avoidance_FSM:inst41|state.s1 } "NODE_NAME" } } { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.97 % ) " "Info: Total cell delay = 3.375 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.667 ns ( 58.03 % ) " "Info: Total interconnect delay = 4.667 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] obstacle_avoidance_FSM:inst41|state.s1 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} obstacle_avoidance_FSM:inst41|state.s1 {} } { 0.000ns 0.000ns 1.377ns 3.290ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 17.876 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50MHZ\" to source register is 17.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\] 2 REG LC_X4_Y3_N0 23 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N0; Fanout = 23; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.294 ns) 8.528 ns IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LC_X6_Y2_N2 2 " "Info: 3: + IC(3.400 ns) + CELL(1.294 ns) = 8.528 ns; Loc. = LC_X6_Y2_N2; Fanout = 2; REG Node = 'IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.914 ns) 11.396 ns IR_Sensor:inst14\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17 4 COMB LC_X3_Y2_N3 1 " "Info: 4: + IC(1.954 ns) + CELL(0.914 ns) = 11.396 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; COMB Node = 'IR_Sensor:inst14\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 11.901 ns IR_Sensor:inst14\|inst8 5 COMB LC_X3_Y2_N4 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 11.901 ns; Loc. = LC_X3_Y2_N4; Fanout = 1; COMB Node = 'IR_Sensor:inst14\|inst8'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 } "NODE_NAME" } } { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 384 624 688 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(1.294 ns) 14.262 ns IR_Sensor:inst14\|inst9 6 REG LC_X2_Y2_N2 4 " "Info: 6: + IC(1.067 ns) + CELL(1.294 ns) = 14.262 ns; Loc. = LC_X2_Y2_N2; Fanout = 4; REG Node = 'IR_Sensor:inst14\|inst9'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 } "NODE_NAME" } } { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 368 712 776 448 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.696 ns) + CELL(0.918 ns) 17.876 ns IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\] 7 REG LC_X4_Y4_N1 2 " "Info: 7: + IC(2.696 ns) + CELL(0.918 ns) = 17.876 ns; Loc. = LC_X4_Y4_N1; Fanout = 2; REG Node = 'IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.077 ns ( 39.59 % ) " "Info: Total cell delay = 7.077 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.799 ns ( 60.41 % ) " "Info: Total interconnect delay = 10.799 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 {} IR_Sensor:inst14|inst8 {} IR_Sensor:inst14|inst9 {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.377ns 3.400ns 1.954ns 0.305ns 1.067ns 2.696ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] obstacle_avoidance_FSM:inst41|state.s1 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} obstacle_avoidance_FSM:inst41|state.s1 {} } { 0.000ns 0.000ns 1.377ns 3.290ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 {} IR_Sensor:inst14|inst8 {} IR_Sensor:inst14|inst9 {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.377ns 3.400ns 1.954ns 0.305ns 1.067ns 2.696ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~151 sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~152 obstacle_avoidance_FSM:inst41|Selector2~186 obstacle_avoidance_FSM:inst41|state.s1 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.491 ns" { IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] {} sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~151 {} sideCloseCompare:inst16|lpm_compare:lpm_compare_component|cmpr_gqi:auto_generated|op_1~152 {} obstacle_avoidance_FSM:inst41|Selector2~186 {} obstacle_avoidance_FSM:inst41|state.s1 {} } { 0.000ns 1.307ns 0.792ns 0.733ns 1.157ns } { 0.000ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] obstacle_avoidance_FSM:inst41|state.s1 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} obstacle_avoidance_FSM:inst41|state.s1 {} } { 0.000ns 0.000ns 1.377ns 3.290ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 {} IR_Sensor:inst14|inst8 {} IR_Sensor:inst14|inst9 {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.377ns 3.400ns 1.954ns 0.305ns 1.067ns 2.696ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CDS_Cell " "Info: No valid register-to-register data paths exist for clock \"CDS_Cell\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk_50MHZ 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"Clk_50MHZ\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] Clk_50MHZ 11.994 ns " "Info: Found hold time violation between source  pin or register \"BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]\" and destination pin or register \"IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]\" for clock \"Clk_50MHZ\" (Hold time is 11.994 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.418 ns + Largest " "Info: + Largest clock skew is 14.418 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 17.876 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to destination register is 17.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\] 2 REG LC_X4_Y3_N0 23 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N0; Fanout = 23; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.294 ns) 8.528 ns IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LC_X6_Y2_N2 2 " "Info: 3: + IC(3.400 ns) + CELL(1.294 ns) = 8.528 ns; Loc. = LC_X6_Y2_N2; Fanout = 2; REG Node = 'IR_Sensor:inst14\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.694 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.954 ns) + CELL(0.914 ns) 11.396 ns IR_Sensor:inst14\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17 4 COMB LC_X3_Y2_N3 1 " "Info: 4: + IC(1.954 ns) + CELL(0.914 ns) = 11.396 ns; Loc. = LC_X3_Y2_N3; Fanout = 1; COMB Node = 'IR_Sensor:inst14\|bus_and:inst6\|lpm_and:lpm_and_component\|and_node\[0\]\[3\]~17'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 } "NODE_NAME" } } { "lpm_and.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_and.tdf" 66 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 11.901 ns IR_Sensor:inst14\|inst8 5 COMB LC_X3_Y2_N4 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 11.901 ns; Loc. = LC_X3_Y2_N4; Fanout = 1; COMB Node = 'IR_Sensor:inst14\|inst8'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 } "NODE_NAME" } } { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 384 624 688 432 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(1.294 ns) 14.262 ns IR_Sensor:inst14\|inst9 6 REG LC_X2_Y2_N2 4 " "Info: 6: + IC(1.067 ns) + CELL(1.294 ns) = 14.262 ns; Loc. = LC_X2_Y2_N2; Fanout = 4; REG Node = 'IR_Sensor:inst14\|inst9'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 } "NODE_NAME" } } { "IR_Sensor.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/IR_Sensor.bdf" { { 368 712 776 448 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.696 ns) + CELL(0.918 ns) 17.876 ns IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] 7 REG LC_X4_Y4_N7 1 " "Info: 7: + IC(2.696 ns) + CELL(0.918 ns) = 17.876 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; REG Node = 'IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.077 ns ( 39.59 % ) " "Info: Total cell delay = 7.077 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.799 ns ( 60.41 % ) " "Info: Total interconnect delay = 10.799 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 {} IR_Sensor:inst14|inst8 {} IR_Sensor:inst14|inst9 {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.377ns 3.400ns 1.954ns 0.305ns 1.067ns 2.696ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] 2 REG LC_X4_Y3_N7 19 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X4_Y3_N7; Fanout = 19; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 {} IR_Sensor:inst14|inst8 {} IR_Sensor:inst14|inst9 {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.377ns 3.400ns 1.954ns 0.305ns 1.067ns 2.696ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.269 ns - Shortest register register " "Info: - Shortest register to register delay is 2.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] 1 REG LC_X4_Y3_N7 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N7; Fanout = 19; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.280 ns) 2.269 ns IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X4_Y4_N7 1 " "Info: 2: + IC(1.989 ns) + CELL(0.280 ns) = 2.269 ns; Loc. = LC_X4_Y4_N7; Fanout = 1; REG Node = 'IR_Sensor:inst14\|reg8:inst12\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 12.34 % ) " "Info: Total cell delay = 0.280 ns ( 12.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.989 ns ( 87.66 % ) " "Info: Total interconnect delay = 1.989 ns ( 87.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 1.989ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "17.876 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 IR_Sensor:inst14|inst8 IR_Sensor:inst14|inst9 IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "17.876 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst14|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} IR_Sensor:inst14|bus_and:inst6|lpm_and:lpm_and_component|and_node[0][3]~17 {} IR_Sensor:inst14|inst8 {} IR_Sensor:inst14|inst9 {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 1.377ns 3.400ns 1.954ns 0.305ns 1.067ns 2.696ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "2.269 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} IR_Sensor:inst14|reg8:inst12|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 1.989ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "inst10 Button_1 Clk_50MHZ -0.368 ns register " "Info: tsu for register \"inst10\" (data pin = \"Button_1\", clock pin = \"Clk_50MHZ\") is -0.368 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.341 ns + Longest pin register " "Info: + Longest pin to register delay is 7.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.667 ns) 1.667 ns Button_1 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.667 ns) = 1.667 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'Button_1'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button_1 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 360 1080 1248 376 "Button_1" "" } { 1192 1512 1568 1208 "Button_1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.870 ns) + CELL(0.804 ns) 7.341 ns inst10 2 REG LC_X4_Y1_N2 2 " "Info: 2: + IC(4.870 ns) + CELL(0.804 ns) = 7.341 ns; Loc. = LC_X4_Y1_N2; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { Button_1 inst10 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 1184 1656 1720 1264 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.471 ns ( 33.66 % ) " "Info: Total cell delay = 2.471 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.870 ns ( 66.34 % ) " "Info: Total interconnect delay = 4.870 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { Button_1 inst10 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "7.341 ns" { Button_1 {} Button_1~combout {} inst10 {} } { 0.000ns 0.000ns 4.870ns } { 0.000ns 1.667ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 1184 1656 1720 1264 "inst10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 8.042 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_50MHZ\" to destination register is 8.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] 2 REG LC_X4_Y3_N7 19 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N7; Fanout = 19; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(0.918 ns) 8.042 ns inst10 3 REG LC_X4_Y1_N2 2 " "Info: 3: + IC(3.290 ns) + CELL(0.918 ns) = 8.042 ns; Loc. = LC_X4_Y1_N2; Fanout = 2; REG Node = 'inst10'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst10 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 1184 1656 1720 1264 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.97 % ) " "Info: Total cell delay = 3.375 ns ( 41.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.667 ns ( 58.03 % ) " "Info: Total interconnect delay = 4.667 ns ( 58.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst10 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} inst10 {} } { 0.000ns 0.000ns 1.377ns 3.290ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { Button_1 inst10 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "7.341 ns" { Button_1 {} Button_1~combout {} inst10 {} } { 0.000ns 0.000ns 4.870ns } { 0.000ns 1.667ns 0.804ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] inst10 } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} inst10 {} } { 0.000ns 0.000ns 1.377ns 3.290ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50MHZ Left_Servo obstacle_avoidance_FSM:inst41\|l_fwd 19.548 ns register " "Info: tco from clock \"Clk_50MHZ\" to destination pin \"Left_Servo\" through register \"obstacle_avoidance_FSM:inst41\|l_fwd\" is 19.548 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 14.719 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to source register is 14.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\] 2 REG LC_X4_Y3_N7 19 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N7; Fanout = 19; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.290 ns) + CELL(1.294 ns) 8.418 ns obstacle_avoidance_FSM:inst41\|state.s0 3 REG LC_X4_Y2_N6 5 " "Info: 3: + IC(3.290 ns) + CELL(1.294 ns) = 8.418 ns; Loc. = LC_X4_Y2_N6; Fanout = 5; REG Node = 'obstacle_avoidance_FSM:inst41\|state.s0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] obstacle_avoidance_FSM:inst41|state.s0 } "NODE_NAME" } } { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.387 ns) + CELL(0.914 ns) 14.719 ns obstacle_avoidance_FSM:inst41\|l_fwd 4 REG LC_X4_Y2_N4 1 " "Info: 4: + IC(5.387 ns) + CELL(0.914 ns) = 14.719 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; REG Node = 'obstacle_avoidance_FSM:inst41\|l_fwd'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { obstacle_avoidance_FSM:inst41|state.s0 obstacle_avoidance_FSM:inst41|l_fwd } "NODE_NAME" } } { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.665 ns ( 31.69 % ) " "Info: Total cell delay = 4.665 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.054 ns ( 68.31 % ) " "Info: Total interconnect delay = 10.054 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "14.719 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] obstacle_avoidance_FSM:inst41|state.s0 obstacle_avoidance_FSM:inst41|l_fwd } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "14.719 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} obstacle_avoidance_FSM:inst41|state.s0 {} obstacle_avoidance_FSM:inst41|l_fwd {} } { 0.000ns 0.000ns 1.377ns 3.290ns 5.387ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.829 ns + Longest register pin " "Info: + Longest register to pin delay is 4.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns obstacle_avoidance_FSM:inst41\|l_fwd 1 REG LC_X4_Y2_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; REG Node = 'obstacle_avoidance_FSM:inst41\|l_fwd'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { obstacle_avoidance_FSM:inst41|l_fwd } "NODE_NAME" } } { "obstacle_avoidance_FSM.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/obstacle_avoidance_FSM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 0.734 ns Servo:inst9\|Servo~135 2 COMB LC_X4_Y2_N5 1 " "Info: 2: + IC(0.534 ns) + CELL(0.200 ns) = 0.734 ns; Loc. = LC_X4_Y2_N5; Fanout = 1; COMB Node = 'Servo:inst9\|Servo~135'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { obstacle_avoidance_FSM:inst41|l_fwd Servo:inst9|Servo~135 } "NODE_NAME" } } { "Servo.vhd" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/Servo.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(2.322 ns) 4.829 ns Left_Servo 3 PIN PIN_30 0 " "Info: 3: + IC(1.773 ns) + CELL(2.322 ns) = 4.829 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'Left_Servo'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.095 ns" { Servo:inst9|Servo~135 Left_Servo } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 392 1328 1504 408 "Left_Servo" "" } { 296 1008 1071 312 "Left_Servo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 52.23 % ) " "Info: Total cell delay = 2.522 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.307 ns ( 47.77 % ) " "Info: Total interconnect delay = 2.307 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.829 ns" { obstacle_avoidance_FSM:inst41|l_fwd Servo:inst9|Servo~135 Left_Servo } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "4.829 ns" { obstacle_avoidance_FSM:inst41|l_fwd {} Servo:inst9|Servo~135 {} Left_Servo {} } { 0.000ns 0.534ns 1.773ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "14.719 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] obstacle_avoidance_FSM:inst41|state.s0 obstacle_avoidance_FSM:inst41|l_fwd } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "14.719 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[14] {} obstacle_avoidance_FSM:inst41|state.s0 {} obstacle_avoidance_FSM:inst41|l_fwd {} } { 0.000ns 0.000ns 1.377ns 3.290ns 5.387ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.829 ns" { obstacle_avoidance_FSM:inst41|l_fwd Servo:inst9|Servo~135 Left_Servo } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "4.829 ns" { obstacle_avoidance_FSM:inst41|l_fwd {} Servo:inst9|Servo~135 {} Left_Servo {} } { 0.000ns 0.534ns 1.773ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] Front_IR_Sensor Clk_50MHZ 2.672 ns register " "Info: th for register \"IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" (data pin = \"Front_IR_Sensor\", clock pin = \"Clk_50MHZ\") is 2.672 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 8.152 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to destination register is 8.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 25 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 25; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 272 1080 1248 288 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(1.294 ns) 3.834 ns BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\] 2 REG LC_X4_Y3_N0 23 " "Info: 2: + IC(1.377 ns) + CELL(1.294 ns) = 3.834 ns; Loc. = LC_X4_Y3_N0; Fanout = 23; REG Node = 'BigCount:inst23\|lpm_counter:lpm_counter_component\|cntr_49h:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_49h.tdf" "" { Text "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/db/cntr_49h.tdf" 234 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(0.918 ns) 8.152 ns IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LC_X5_Y1_N9 2 " "Info: 3: + IC(3.400 ns) + CELL(0.918 ns) = 8.152 ns; Loc. = LC_X5_Y1_N9; Fanout = 2; REG Node = 'IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.40 % ) " "Info: Total cell delay = 3.375 ns ( 41.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.777 ns ( 58.60 % ) " "Info: Total interconnect delay = 4.777 ns ( 58.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.377ns 3.400ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.701 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Front_IR_Sensor 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'Front_IR_Sensor'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "" { Front_IR_Sensor } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 368 1776 1952 384 "Front_IR_Sensor" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns Front_IR_Sensor~0 2 COMB IOC_X6_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X6_Y0_N0; Fanout = 1; COMB Node = 'Front_IR_Sensor~0'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Front_IR_Sensor Front_IR_Sensor~0 } "NODE_NAME" } } { "robotmain.bdf" "" { Schematic "C:/Users/Mainframe/Documents/GitHub/ADLDweiss/robotmain.bdf" { { 368 1776 1952 384 "Front_IR_Sensor" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.978 ns) + CELL(0.591 ns) 5.701 ns IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LC_X5_Y1_N9 2 " "Info: 3: + IC(3.978 ns) + CELL(0.591 ns) = 5.701 ns; Loc. = LC_X5_Y1_N9; Fanout = 2; REG Node = 'IR_Sensor:inst13\|Shift4:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { Front_IR_Sensor~0 IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/72sp3/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 30.22 % ) " "Info: Total cell delay = 1.723 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.978 ns ( 69.78 % ) " "Info: Total interconnect delay = 3.978 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { Front_IR_Sensor Front_IR_Sensor~0 IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { Front_IR_Sensor {} Front_IR_Sensor~0 {} IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 3.978ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { Clk_50MHZ BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} BigCount:inst23|lpm_counter:lpm_counter_component|cntr_49h:auto_generated|safe_q[7] {} IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 1.377ns 3.400ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72sp3/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { Front_IR_Sensor Front_IR_Sensor~0 IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72sp3/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { Front_IR_Sensor {} Front_IR_Sensor~0 {} IR_Sensor:inst13|Shift4:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 3.978ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Allocated 199 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 17:24:38 2019 " "Info: Processing ended: Fri Apr 26 17:24:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
