m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/19.1/smooth_op/simulation/modelsim
vsmoothfilter
Z1 !s110 1657573388
!i10b 1
!s100 5XV_nRnLzEm[f0=VBT5ZY0
I5?m:DN1Ue4D2_EgcL<7=m0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1657572846
8C:/intelFPGA_lite/19.1/smooth_op/smoothfilter.v
FC:/intelFPGA_lite/19.1/smooth_op/smoothfilter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1657573388.000000
!s107 C:/intelFPGA_lite/19.1/smooth_op/smoothfilter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/19.1/smooth_op|C:/intelFPGA_lite/19.1/smooth_op/smoothfilter.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/19.1/smooth_op
Z7 tCvgOpt 0
vsram
R1
!i10b 1
!s100 I0SOLVCS^P6P@Vag^cNJj1
I5B2UU3L;[_[DVo8BzkMcf3
R2
R0
w1657464144
8C:/intelFPGA_lite/19.1/smooth_op/sram.v
FC:/intelFPGA_lite/19.1/smooth_op/sram.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/19.1/smooth_op/sram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/19.1/smooth_op|C:/intelFPGA_lite/19.1/smooth_op/sram.v|
!i113 1
R5
R6
R7
vtb_smoothfilter
R1
!i10b 1
!s100 ;e04TPS>T8[XEl4JFnmKK2
Ih<O6SgeSfJCRjefKGVIG21
R2
R0
w1657573301
8C:/intelFPGA_lite/19.1/smooth_op/tb_smoothfilter.v
FC:/intelFPGA_lite/19.1/smooth_op/tb_smoothfilter.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/19.1/smooth_op/tb_smoothfilter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/19.1/smooth_op|C:/intelFPGA_lite/19.1/smooth_op/tb_smoothfilter.v|
!i113 1
R5
R6
R7
