Stanford University Explore Courses About Explore Degrees Sign in BulletinExploreCourses Browseby subject Scheduleview Scheduling Updates Due to recent announcements about Autumn Quarter see the President update please expect ongoing changes to the class schedule 1 4 of 4 results for EE108 printer friendly page EE 108 Digital System Design Digital circuit logic and system design Digital representation of information CMOS logic circuits Combinational logic design Logic building blocks idioms and structured design Sequential logic design and timing analysis Clocks and synchronization Finite state machines Microcode control Digital system design Control and datapath partitioning Lab In Autumn enrollment preference is given to EE majors Any EE majors who must enroll in Autumn are invited to contact the instructor Formerly EE 108A Terms Aut Win Units 4 UG Reqs GER Instructors Michelogiannakis PI Mitra PI Oran TA more instructors for EE 108 Instructors Michelogiannakis PI Mitra PI Oran TA Osafo Nkansah I TA Ressmeyer TA Vandeleest TA de Leon Archila TA Autumn EE 108 4 units UG Reqs GER Class 15650 Section 01 Grading Letter or Credit Exception LEC Remote Synchronous Students enrolled 41 60 Mon Wed AM AM at Remote with Michelogiannakis PI Oran TA Osafo Nkansah I TA Ressmeyer TA Vandeleest TA de Leon Archila TA Instructors Michelogiannakis PI Oran TA Osafo Nkansah I TA Ressmeyer TA Vandeleest TA de Leon Archila TA Additional Resources Login to view additional resources EE 108 UG Reqs GER Class 15979 Section 02 Grading Letter or Credit Exception LBS Remote Synchronous Students enrolled 21 30 Winter EE 108 4 units UG Reqs GER Class 2272 Section 01 Grading Letter or Credit Exception LEC Remote Synchronous Mon Wed AM AM at Remote with Mitra PI Instructors Mitra PI EE 108 UG Reqs GER Class 2891 Section 02 Grading Letter or Credit Exception LBS Remote Synchronous EE 155 Green Electronics EE 255 Many green technologies including hybrid cars photovoltaic energy systems efficient power supplies and control systems have at their heart intelligent electronics This course examines this technology and uses examples to teach the engineering principles of modeling optimization analysis simulation and design Topics include power converter topologies periodic analysis control motors and drives systems and design of magnetic components The course involves a laboratory and a substantial final project Formerly EE 152 Required EE101B EE102A EE108 Recommended ENGR40 or EE122A Last offered Autumn 2018 EE 180 Digital Systems Architecture The design of digital systems Instruction sets addressing modes data types Assembly language programming data structures introduction to operating systems and compilers Processor microarchitecture microprogramming pipelining Memory systems and caches interrupts buses and DMA System design implementation alternatives tradeoffs Labs involve the design of processor subsystems and embedded systems Formerly EE 108B Prerequisite one of CS107 or CS 107E required and EE108 recommended but not required Terms Spr Units 4 UG Reqs GER Instructors Trippel PI Spring EE 180 4 units UG Reqs GER Class 2859 Section 01 Grading Letter or Credit Exception LEC Remote Synchronous Mon Wed PM PM at Remote with Trippel PI Instructors Trippel PI EE 180 UG Reqs GER Class 4934 Section 02 Grading Letter or Credit Exception LBS Remote Synchronous EE 255 Green Electronics EE 155 Many green technologies including hybrid cars photovoltaic energy systems efficient power supplies and control systems have at their heart intelligent electronics This course examines this technology and uses examples to teach the engineering principles of modeling optimization analysis simulation and design Topics include power converter topologies periodic analysis control motors and drives systems and design of magnetic components The course involves a laboratory and a substantial final project Formerly EE 152 Required EE101B EE102A EE108 Recommended ENGR40 or EE122A Last offered Autumn 2018 Filter Results term offered Autumn Winter Spring Summer updating results teaching presence in person remote asynchronous remote synchronous independent studies updating results number of units 1 unit 2 units 3 units 4 units 5 units 5 units updating results time offered early morning before 10am morning lunchtime afternoon evening after 5pm updating results days Monday Tuesday Wednesday Thursday Friday Saturday Sunday updating results UG Requirements GERs Language Writing 1 Writing 2 Writing SLE DB Hum DB Math DB SocSci DB EngrAppSci DB NatSci EC EthicReas EC GlobalCom EC AmerCul EC Gender IHUM1 IHUM2 IHUM3 updating results component Lecture LEC Seminar SEM Discussion Section DIS Laboratory LAB Lab Section LBS Activity ACT Case Study CAS Colloquium COL Workshop WKS Independent Study INS Intro Dial Sophomore IDS Intro Sem Freshman ISF Intro Sem Sophomore ISS Internship ITR Arts Intensive Program API Language LNG Clerkship CLK Practicum PRA Practicum PRC Research RES Sophomore College SCS updating results career Undergraduate Graduate Graduate School of Business Law School Medical School updating results Page 1 Stanford University Terms of Use Copyright Complaints