// Seed: 1468041192
module module_0 (
    input uwire id_0
);
  parameter id_2 = "";
  module_2 modCall_1 (
      id_2,
      id_2
  );
  wire id_3, id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1
);
  wire id_3, id_4;
  logic [7:0][-1] id_5;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  logic id_6;
  ;
  assign id_3 = -1;
  logic id_7;
  assign id_5 = id_4;
  parameter id_8 = -1;
  assign id_7 = id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_0.id_0 = 0;
  inout wire id_1;
  assign id_1 = id_1;
  logic id_3[1 : -1 'b0], id_4;
  logic id_5;
  logic id_6;
  wire  id_7;
  logic id_8 = -1, id_9;
  assign id_5 = id_3;
endmodule
