#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d351c46e60 .scope module, "Testbench" "Testbench" 2 1;
 .timescale 0 0;
v000001d351c0d410_0 .var "E", 4 0;
v000001d351c0d4b0_0 .var "P", 0 0;
v000001d351c06520_0 .net "seg", 6 0, v000001d351c5b630_0;  1 drivers
v000001d351c065c0_0 .net "valid", 0 0, L_000001d351c08940;  1 drivers
S_000001d351c46ff0 .scope module, "uut" "Display" 2 7, 3 3 0, S_000001d351c46e60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "E";
    .port_info 1 /INPUT 1 "P";
    .port_info 2 /OUTPUT 7 "seg";
    .port_info 3 /OUTPUT 1 "valid";
L_000001d351c08940 .functor BUFZ 1, v000001d351c47180_0, C4<0>, C4<0>, C4<0>;
v000001d351c0d0f0_0 .net "E", 4 0, v000001d351c0d410_0;  1 drivers
v000001d351c0d190_0 .net "P", 0 0, v000001d351c0d4b0_0;  1 drivers
v000001d351c0d230_0 .net "internal_valid", 0 0, v000001d351c47180_0;  1 drivers
v000001d351c0d2d0_0 .net "seg", 6 0, v000001d351c5b630_0;  alias, 1 drivers
v000001d351c0d370_0 .net "valid", 0 0, L_000001d351c08940;  alias, 1 drivers
S_000001d351c5b310 .scope module, "checker" "ParityChecker" 3 11, 4 3 0, S_000001d351c46ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "E";
    .port_info 1 /INPUT 1 "P";
    .port_info 2 /OUTPUT 1 "valid";
v000001d351c06cf0_0 .net "E", 4 0, v000001d351c0d410_0;  alias, 1 drivers
v000001d351c06f10_0 .net "P", 0 0, v000001d351c0d4b0_0;  alias, 1 drivers
v000001d351c47180_0 .var "valid", 0 0;
E_000001d351c45300 .event anyedge, v000001d351c06cf0_0, v000001d351c06f10_0;
S_000001d351c5b4a0 .scope module, "mapper" "DisplayMapper" 3 17, 5 3 0, S_000001d351c46ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "char";
    .port_info 1 /INPUT 1 "valid";
    .port_info 2 /OUTPUT 7 "seg";
v000001d351c0bd10_0 .net "char", 4 0, v000001d351c0d410_0;  alias, 1 drivers
v000001d351c5b630_0 .var "seg", 6 0;
v000001d351c5b6d0_0 .net "valid", 0 0, v000001d351c47180_0;  alias, 1 drivers
E_000001d351c44f80 .event anyedge, v000001d351c47180_0, v000001d351c06cf0_0;
    .scope S_000001d351c5b310;
T_0 ;
    %wait E_000001d351c45300;
    %load/vec4 v000001d351c06cf0_0;
    %xor/r;
    %load/vec4 v000001d351c06f10_0;
    %xor;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001d351c47180_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d351c5b4a0;
T_1 ;
    %wait E_000001d351c44f80;
    %load/vec4 v000001d351c5b6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 87, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d351c0bd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.3 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.5 ;
    %pushi/vec4 84, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.6 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.7 ;
    %pushi/vec4 28, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.8 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.9 ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.10 ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.11 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.12 ;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.13 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.14 ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.16 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.17 ;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.18 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.19 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.20 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000001d351c5b630_0, 0, 7;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d351c46e60;
T_2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d351c0d410_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d351c0d4b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 17 "$display", "E: %b, P: %b, Valid: %b, Seg: %b", v000001d351c0d410_0, v000001d351c0d4b0_0, v000001d351c065c0_0, v000001d351c06520_0 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001d351c0d410_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d351c0d4b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "E: %b, P: %b, Valid: %b, Seg: %b", v000001d351c0d410_0, v000001d351c0d4b0_0, v000001d351c065c0_0, v000001d351c06520_0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001d351c0d410_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d351c0d4b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "E: %b, P: %b, Valid: %b, Seg: %b", v000001d351c0d410_0, v000001d351c0d4b0_0, v000001d351c065c0_0, v000001d351c06520_0 {0 0 0};
    %pushi/vec4 21, 0, 5;
    %store/vec4 v000001d351c0d410_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d351c0d4b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 29 "$display", "E: %b, P: %b, Valid: %b, Seg: %b", v000001d351c0d410_0, v000001d351c0d4b0_0, v000001d351c065c0_0, v000001d351c06520_0 {0 0 0};
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Display_tb.v";
    "Display.v";
    "VerificacaoParidade.v";
    "MapeamentoDisplay.v";
