#ifndef __RTC_AXERA_H__
#define __RTC_AXERA_H__
// BASE ADDRESS

#define RTC_BASE_ADDR    0X0

// REGISTER : PASSWORD

#define RTC_PASSWORD_ADDR      RTC_BASE_ADDR + 0X0
#define RTC_PASSWORD_RSTVAL    0X0
#define RTC_PASSWORD_ALL1      0XFFFFFFFF
#define RTC_PASSWORD_ALL0      0X0
#define RTC_PASSWORD_ALL5A     0X5A5A5A5A
#define RTC_PASSWORD_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PASSWORD

#define RTC_PASSWORD_POS      0
#define RTC_PASSWORD_LEN      32
#define RTC_PASSWORD_MASK     0XFFFFFFFF
#define RTC_PASSWORD_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PASSWORD_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PASSWORD_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : X32K_XIN_EN

#define RTC_X32K_XIN_EN_ADDR      RTC_BASE_ADDR + 0X4
#define RTC_X32K_XIN_EN_RSTVAL    0X1
#define RTC_X32K_XIN_EN_ALL1      0X1
#define RTC_X32K_XIN_EN_ALL0      0X0
#define RTC_X32K_XIN_EN_ALL5A     0X0
#define RTC_X32K_XIN_EN_ALLA5     0X1

// FIELD IN REGISTER : X32K_XIN_EN

#define RTC_X32K_XIN_EN_POS      0
#define RTC_X32K_XIN_EN_LEN      1
#define RTC_X32K_XIN_EN_MASK     0X00000001
#define RTC_X32K_XIN_EN_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_X32K_XIN_EN_SET(w)   w |= ( 0X1 << 0)
#define RTC_X32K_XIN_EN_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : X32K_XIN_EN_SET

#define RTC_X32K_XIN_EN_SET_ADDR      RTC_BASE_ADDR + 0X8
#define RTC_X32K_XIN_EN_SET_RSTVAL    0X0
#define RTC_X32K_XIN_EN_SET_ALL1      0X0
#define RTC_X32K_XIN_EN_SET_ALL0      0X0
#define RTC_X32K_XIN_EN_SET_ALL5A     0X0
#define RTC_X32K_XIN_EN_SET_ALLA5     0X0

// FIELD IN REGISTER : X32K_XIN_EN_SET

#define RTC_X32K_XIN_EN_SET_POS      0
#define RTC_X32K_XIN_EN_SET_LEN      1
#define RTC_X32K_XIN_EN_SET_MASK     0X00000001
#define RTC_X32K_XIN_EN_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_X32K_XIN_EN_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_X32K_XIN_EN_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : X32K_XIN_EN_CLR

#define RTC_X32K_XIN_EN_CLR_ADDR      RTC_BASE_ADDR + 0XC
#define RTC_X32K_XIN_EN_CLR_RSTVAL    0X0
#define RTC_X32K_XIN_EN_CLR_ALL1      0X0
#define RTC_X32K_XIN_EN_CLR_ALL0      0X0
#define RTC_X32K_XIN_EN_CLR_ALL5A     0X0
#define RTC_X32K_XIN_EN_CLR_ALLA5     0X0

// FIELD IN REGISTER : X32K_XIN_EN_CLR

#define RTC_X32K_XIN_EN_CLR_POS      0
#define RTC_X32K_XIN_EN_CLR_LEN      1
#define RTC_X32K_XIN_EN_CLR_MASK     0X00000001
#define RTC_X32K_XIN_EN_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_X32K_XIN_EN_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_X32K_XIN_EN_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : RST_CTRL_SW

#define RTC_RST_CTRL_SW_ADDR      RTC_BASE_ADDR + 0X10
#define RTC_RST_CTRL_SW_RSTVAL    0X1
#define RTC_RST_CTRL_SW_ALL1      0X1
#define RTC_RST_CTRL_SW_ALL0      0X0
#define RTC_RST_CTRL_SW_ALL5A     0X0
#define RTC_RST_CTRL_SW_ALLA5     0X1

// FIELD IN REGISTER : RST_CTRL_SW

#define RTC_RST_CTRL_SW_POS      0
#define RTC_RST_CTRL_SW_LEN      1
#define RTC_RST_CTRL_SW_MASK     0X00000001
#define RTC_RST_CTRL_SW_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_RST_CTRL_SW_SET(w)   w |= ( 0X1 << 0)
#define RTC_RST_CTRL_SW_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : RST_CTRL_SW_SET

#define RTC_RST_CTRL_SW_SET_ADDR      RTC_BASE_ADDR + 0X14
#define RTC_RST_CTRL_SW_SET_RSTVAL    0X0
#define RTC_RST_CTRL_SW_SET_ALL1      0X0
#define RTC_RST_CTRL_SW_SET_ALL0      0X0
#define RTC_RST_CTRL_SW_SET_ALL5A     0X0
#define RTC_RST_CTRL_SW_SET_ALLA5     0X0

// FIELD IN REGISTER : RST_CTRL_SW_SET

#define RTC_RST_CTRL_SW_SET_POS      0
#define RTC_RST_CTRL_SW_SET_LEN      1
#define RTC_RST_CTRL_SW_SET_MASK     0X00000001
#define RTC_RST_CTRL_SW_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_RST_CTRL_SW_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_RST_CTRL_SW_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : RST_CTRL_SW_CLR

#define RTC_RST_CTRL_SW_CLR_ADDR      RTC_BASE_ADDR + 0X18
#define RTC_RST_CTRL_SW_CLR_RSTVAL    0X0
#define RTC_RST_CTRL_SW_CLR_ALL1      0X0
#define RTC_RST_CTRL_SW_CLR_ALL0      0X0
#define RTC_RST_CTRL_SW_CLR_ALL5A     0X0
#define RTC_RST_CTRL_SW_CLR_ALLA5     0X0

// FIELD IN REGISTER : RST_CTRL_SW_CLR

#define RTC_RST_CTRL_SW_CLR_POS      0
#define RTC_RST_CTRL_SW_CLR_LEN      1
#define RTC_RST_CTRL_SW_CLR_MASK     0X00000001
#define RTC_RST_CTRL_SW_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_RST_CTRL_SW_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_RST_CTRL_SW_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : FAKE_32K_EB

#define RTC_FAKE_32K_EB_ADDR      RTC_BASE_ADDR + 0X1C
#define RTC_FAKE_32K_EB_RSTVAL    0X0
#define RTC_FAKE_32K_EB_ALL1      0X1
#define RTC_FAKE_32K_EB_ALL0      0X0
#define RTC_FAKE_32K_EB_ALL5A     0X0
#define RTC_FAKE_32K_EB_ALLA5     0X1

// FIELD IN REGISTER : FAKE_32K_EB

#define RTC_FAKE_32K_EB_POS      0
#define RTC_FAKE_32K_EB_LEN      1
#define RTC_FAKE_32K_EB_MASK     0X00000001
#define RTC_FAKE_32K_EB_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_FAKE_32K_EB_SET(w)   w |= ( 0X1 << 0)
#define RTC_FAKE_32K_EB_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : FAKE_32K_EB_SET

#define RTC_FAKE_32K_EB_SET_ADDR      RTC_BASE_ADDR + 0X20
#define RTC_FAKE_32K_EB_SET_RSTVAL    0X0
#define RTC_FAKE_32K_EB_SET_ALL1      0X0
#define RTC_FAKE_32K_EB_SET_ALL0      0X0
#define RTC_FAKE_32K_EB_SET_ALL5A     0X0
#define RTC_FAKE_32K_EB_SET_ALLA5     0X0

// FIELD IN REGISTER : FAKE_32K_EB_SET

#define RTC_FAKE_32K_EB_SET_POS      0
#define RTC_FAKE_32K_EB_SET_LEN      1
#define RTC_FAKE_32K_EB_SET_MASK     0X00000001
#define RTC_FAKE_32K_EB_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_FAKE_32K_EB_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_FAKE_32K_EB_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : FAKE_32K_EB_CLR

#define RTC_FAKE_32K_EB_CLR_ADDR      RTC_BASE_ADDR + 0X24
#define RTC_FAKE_32K_EB_CLR_RSTVAL    0X0
#define RTC_FAKE_32K_EB_CLR_ALL1      0X0
#define RTC_FAKE_32K_EB_CLR_ALL0      0X0
#define RTC_FAKE_32K_EB_CLR_ALL5A     0X0
#define RTC_FAKE_32K_EB_CLR_ALLA5     0X0

// FIELD IN REGISTER : FAKE_32K_EB_CLR

#define RTC_FAKE_32K_EB_CLR_POS      0
#define RTC_FAKE_32K_EB_CLR_LEN      1
#define RTC_FAKE_32K_EB_CLR_MASK     0X00000001
#define RTC_FAKE_32K_EB_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_FAKE_32K_EB_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_FAKE_32K_EB_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : SET_SEC

#define RTC_SET_SEC_ADDR      RTC_BASE_ADDR + 0X28
#define RTC_SET_SEC_RSTVAL    0X0
#define RTC_SET_SEC_ALL1      0XFF
#define RTC_SET_SEC_ALL0      0X0
#define RTC_SET_SEC_ALL5A     0X5A
#define RTC_SET_SEC_ALLA5     0XA5

// FIELD IN REGISTER : SET_SEC

#define RTC_SET_SEC_POS      0
#define RTC_SET_SEC_LEN      8
#define RTC_SET_SEC_MASK     0X000000FF
#define RTC_SET_SEC_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SET_SEC_SET(w)   w |= ( 0XFF << 0)
#define RTC_SET_SEC_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : SET_SEC_SET

#define RTC_SET_SEC_SET_ADDR      RTC_BASE_ADDR + 0X2C
#define RTC_SET_SEC_SET_RSTVAL    0X0
#define RTC_SET_SEC_SET_ALL1      0X0
#define RTC_SET_SEC_SET_ALL0      0X0
#define RTC_SET_SEC_SET_ALL5A     0X0
#define RTC_SET_SEC_SET_ALLA5     0X0

// FIELD IN REGISTER : SET_SEC_SET

#define RTC_SET_SEC_SET_POS      0
#define RTC_SET_SEC_SET_LEN      8
#define RTC_SET_SEC_SET_MASK     0X000000FF
#define RTC_SET_SEC_SET_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SET_SEC_SET_SET(w)   w |= ( 0XFF << 0)
#define RTC_SET_SEC_SET_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : SET_SEC_CLR

#define RTC_SET_SEC_CLR_ADDR      RTC_BASE_ADDR + 0X30
#define RTC_SET_SEC_CLR_RSTVAL    0X0
#define RTC_SET_SEC_CLR_ALL1      0X0
#define RTC_SET_SEC_CLR_ALL0      0X0
#define RTC_SET_SEC_CLR_ALL5A     0X0
#define RTC_SET_SEC_CLR_ALLA5     0X0

// FIELD IN REGISTER : SET_SEC_CLR

#define RTC_SET_SEC_CLR_POS      0
#define RTC_SET_SEC_CLR_LEN      8
#define RTC_SET_SEC_CLR_MASK     0X000000FF
#define RTC_SET_SEC_CLR_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SET_SEC_CLR_SET(w)   w |= ( 0XFF << 0)
#define RTC_SET_SEC_CLR_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : SET_MIN

#define RTC_SET_MIN_ADDR      RTC_BASE_ADDR + 0X34
#define RTC_SET_MIN_RSTVAL    0X0
#define RTC_SET_MIN_ALL1      0X3F
#define RTC_SET_MIN_ALL0      0X0
#define RTC_SET_MIN_ALL5A     0X1A
#define RTC_SET_MIN_ALLA5     0X25

// FIELD IN REGISTER : SET_MIN

#define RTC_SET_MIN_POS      0
#define RTC_SET_MIN_LEN      6
#define RTC_SET_MIN_MASK     0X0000003F
#define RTC_SET_MIN_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_SET_MIN_SET(w)   w |= ( 0X3F << 0)
#define RTC_SET_MIN_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : SET_MIN_SET

#define RTC_SET_MIN_SET_ADDR      RTC_BASE_ADDR + 0X38
#define RTC_SET_MIN_SET_RSTVAL    0X0
#define RTC_SET_MIN_SET_ALL1      0X0
#define RTC_SET_MIN_SET_ALL0      0X0
#define RTC_SET_MIN_SET_ALL5A     0X0
#define RTC_SET_MIN_SET_ALLA5     0X0

// FIELD IN REGISTER : SET_MIN_SET

#define RTC_SET_MIN_SET_POS      0
#define RTC_SET_MIN_SET_LEN      6
#define RTC_SET_MIN_SET_MASK     0X0000003F
#define RTC_SET_MIN_SET_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_SET_MIN_SET_SET(w)   w |= ( 0X3F << 0)
#define RTC_SET_MIN_SET_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : SET_MIN_CLR

#define RTC_SET_MIN_CLR_ADDR      RTC_BASE_ADDR + 0X3C
#define RTC_SET_MIN_CLR_RSTVAL    0X0
#define RTC_SET_MIN_CLR_ALL1      0X0
#define RTC_SET_MIN_CLR_ALL0      0X0
#define RTC_SET_MIN_CLR_ALL5A     0X0
#define RTC_SET_MIN_CLR_ALLA5     0X0

// FIELD IN REGISTER : SET_MIN_CLR

#define RTC_SET_MIN_CLR_POS      0
#define RTC_SET_MIN_CLR_LEN      6
#define RTC_SET_MIN_CLR_MASK     0X0000003F
#define RTC_SET_MIN_CLR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_SET_MIN_CLR_SET(w)   w |= ( 0X3F << 0)
#define RTC_SET_MIN_CLR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : SET_HOUR

#define RTC_SET_HOUR_ADDR      RTC_BASE_ADDR + 0X40
#define RTC_SET_HOUR_RSTVAL    0X0
#define RTC_SET_HOUR_ALL1      0X1F
#define RTC_SET_HOUR_ALL0      0X0
#define RTC_SET_HOUR_ALL5A     0X1A
#define RTC_SET_HOUR_ALLA5     0X5

// FIELD IN REGISTER : SET_HOUR

#define RTC_SET_HOUR_POS      0
#define RTC_SET_HOUR_LEN      5
#define RTC_SET_HOUR_MASK     0X0000001F
#define RTC_SET_HOUR_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_SET_HOUR_SET(w)   w |= ( 0X1F << 0)
#define RTC_SET_HOUR_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : SET_HOUR_SET

#define RTC_SET_HOUR_SET_ADDR      RTC_BASE_ADDR + 0X44
#define RTC_SET_HOUR_SET_RSTVAL    0X0
#define RTC_SET_HOUR_SET_ALL1      0X0
#define RTC_SET_HOUR_SET_ALL0      0X0
#define RTC_SET_HOUR_SET_ALL5A     0X0
#define RTC_SET_HOUR_SET_ALLA5     0X0

// FIELD IN REGISTER : SET_HOUR_SET

#define RTC_SET_HOUR_SET_POS      0
#define RTC_SET_HOUR_SET_LEN      5
#define RTC_SET_HOUR_SET_MASK     0X0000001F
#define RTC_SET_HOUR_SET_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_SET_HOUR_SET_SET(w)   w |= ( 0X1F << 0)
#define RTC_SET_HOUR_SET_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : SET_HOUR_CLR

#define RTC_SET_HOUR_CLR_ADDR      RTC_BASE_ADDR + 0X48
#define RTC_SET_HOUR_CLR_RSTVAL    0X0
#define RTC_SET_HOUR_CLR_ALL1      0X0
#define RTC_SET_HOUR_CLR_ALL0      0X0
#define RTC_SET_HOUR_CLR_ALL5A     0X0
#define RTC_SET_HOUR_CLR_ALLA5     0X0

// FIELD IN REGISTER : SET_HOUR_CLR

#define RTC_SET_HOUR_CLR_POS      0
#define RTC_SET_HOUR_CLR_LEN      5
#define RTC_SET_HOUR_CLR_MASK     0X0000001F
#define RTC_SET_HOUR_CLR_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_SET_HOUR_CLR_SET(w)   w |= ( 0X1F << 0)
#define RTC_SET_HOUR_CLR_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : SET_DAY

#define RTC_SET_DAY_ADDR      RTC_BASE_ADDR + 0X4C
#define RTC_SET_DAY_RSTVAL    0X0
#define RTC_SET_DAY_ALL1      0XFFFF
#define RTC_SET_DAY_ALL0      0X0
#define RTC_SET_DAY_ALL5A     0X5A5A
#define RTC_SET_DAY_ALLA5     0XA5A5

// FIELD IN REGISTER : SET_DAY

#define RTC_SET_DAY_POS      0
#define RTC_SET_DAY_LEN      16
#define RTC_SET_DAY_MASK     0X0000FFFF
#define RTC_SET_DAY_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_SET_DAY_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_SET_DAY_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : SET_DAY_SET

#define RTC_SET_DAY_SET_ADDR      RTC_BASE_ADDR + 0X50
#define RTC_SET_DAY_SET_RSTVAL    0X0
#define RTC_SET_DAY_SET_ALL1      0X0
#define RTC_SET_DAY_SET_ALL0      0X0
#define RTC_SET_DAY_SET_ALL5A     0X0
#define RTC_SET_DAY_SET_ALLA5     0X0

// FIELD IN REGISTER : SET_DAY_SET

#define RTC_SET_DAY_SET_POS      0
#define RTC_SET_DAY_SET_LEN      16
#define RTC_SET_DAY_SET_MASK     0X0000FFFF
#define RTC_SET_DAY_SET_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_SET_DAY_SET_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_SET_DAY_SET_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : SET_DAY_CLR

#define RTC_SET_DAY_CLR_ADDR      RTC_BASE_ADDR + 0X54
#define RTC_SET_DAY_CLR_RSTVAL    0X0
#define RTC_SET_DAY_CLR_ALL1      0X0
#define RTC_SET_DAY_CLR_ALL0      0X0
#define RTC_SET_DAY_CLR_ALL5A     0X0
#define RTC_SET_DAY_CLR_ALLA5     0X0

// FIELD IN REGISTER : SET_DAY_CLR

#define RTC_SET_DAY_CLR_POS      0
#define RTC_SET_DAY_CLR_LEN      16
#define RTC_SET_DAY_CLR_MASK     0X0000FFFF
#define RTC_SET_DAY_CLR_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_SET_DAY_CLR_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_SET_DAY_CLR_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : SEC_CCVR

#define RTC_SEC_CCVR_ADDR      RTC_BASE_ADDR + 0X58
#define RTC_SEC_CCVR_RSTVAL    0X0
#define RTC_SEC_CCVR_ALL1      0XFF
#define RTC_SEC_CCVR_ALL0      0X0
#define RTC_SEC_CCVR_ALL5A     0X5A
#define RTC_SEC_CCVR_ALLA5     0XA5

// FIELD IN REGISTER : SEC_CCVR

#define RTC_SEC_CCVR_POS      0
#define RTC_SEC_CCVR_LEN      8
#define RTC_SEC_CCVR_MASK     0X000000FF
#define RTC_SEC_CCVR_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SEC_CCVR_SET(w)   w |= ( 0XFF << 0)
#define RTC_SEC_CCVR_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : MIN_CCVR

#define RTC_MIN_CCVR_ADDR      RTC_BASE_ADDR + 0X5C
#define RTC_MIN_CCVR_RSTVAL    0X0
#define RTC_MIN_CCVR_ALL1      0X3F
#define RTC_MIN_CCVR_ALL0      0X0
#define RTC_MIN_CCVR_ALL5A     0X1A
#define RTC_MIN_CCVR_ALLA5     0X25

// FIELD IN REGISTER : MIN_CCVR

#define RTC_MIN_CCVR_POS      0
#define RTC_MIN_CCVR_LEN      6
#define RTC_MIN_CCVR_MASK     0X0000003F
#define RTC_MIN_CCVR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_MIN_CCVR_SET(w)   w |= ( 0X3F << 0)
#define RTC_MIN_CCVR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : HOUR_CCVR

#define RTC_HOUR_CCVR_ADDR      RTC_BASE_ADDR + 0X60
#define RTC_HOUR_CCVR_RSTVAL    0X0
#define RTC_HOUR_CCVR_ALL1      0X1F
#define RTC_HOUR_CCVR_ALL0      0X0
#define RTC_HOUR_CCVR_ALL5A     0X1A
#define RTC_HOUR_CCVR_ALLA5     0X5

// FIELD IN REGISTER : HOUR_CCVR

#define RTC_HOUR_CCVR_POS      0
#define RTC_HOUR_CCVR_LEN      5
#define RTC_HOUR_CCVR_MASK     0X0000001F
#define RTC_HOUR_CCVR_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_HOUR_CCVR_SET(w)   w |= ( 0X1F << 0)
#define RTC_HOUR_CCVR_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : DAY_CCVR

#define RTC_DAY_CCVR_ADDR      RTC_BASE_ADDR + 0X64
#define RTC_DAY_CCVR_RSTVAL    0X0
#define RTC_DAY_CCVR_ALL1      0XFFFF
#define RTC_DAY_CCVR_ALL0      0X0
#define RTC_DAY_CCVR_ALL5A     0X5A5A
#define RTC_DAY_CCVR_ALLA5     0XA5A5

// FIELD IN REGISTER : DAY_CCVR

#define RTC_DAY_CCVR_POS      0
#define RTC_DAY_CCVR_LEN      16
#define RTC_DAY_CCVR_MASK     0X0000FFFF
#define RTC_DAY_CCVR_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_DAY_CCVR_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_DAY_CCVR_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : SET_SW

#define RTC_SET_SW_ADDR      RTC_BASE_ADDR + 0X68
#define RTC_SET_SW_RSTVAL    0X0
#define RTC_SET_SW_ALL1      0X0
#define RTC_SET_SW_ALL0      0X0
#define RTC_SET_SW_ALL5A     0X0
#define RTC_SET_SW_ALLA5     0X0

// FIELD IN REGISTER : SET_SW

#define RTC_SET_SW_SEC_POS      3
#define RTC_SET_SW_SEC_LEN      1
#define RTC_SET_SW_SEC_MASK     0X00000008
#define RTC_SET_SW_SEC_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_SET_SW_SEC_SET(w)   w |= ( 0X1 << 3)
#define RTC_SET_SW_SEC_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_SET_SW_MIN_POS      2
#define RTC_SET_SW_MIN_LEN      1
#define RTC_SET_SW_MIN_MASK     0X00000004
#define RTC_SET_SW_MIN_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_SET_SW_MIN_SET(w)   w |= ( 0X1 << 2)
#define RTC_SET_SW_MIN_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_SET_SW_HOUR_POS      1
#define RTC_SET_SW_HOUR_LEN      1
#define RTC_SET_SW_HOUR_MASK     0X00000002
#define RTC_SET_SW_HOUR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_SET_SW_HOUR_SET(w)   w |= ( 0X1 << 1)
#define RTC_SET_SW_HOUR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_SET_SW_DAY_POS      0
#define RTC_SET_SW_DAY_LEN      1
#define RTC_SET_SW_DAY_MASK     0X00000001
#define RTC_SET_SW_DAY_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_SET_SW_DAY_SET(w)   w |= ( 0X1 << 0)
#define RTC_SET_SW_DAY_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : SET_SW_SET

#define RTC_SET_SW_SET_ADDR      RTC_BASE_ADDR + 0X6C
#define RTC_SET_SW_SET_RSTVAL    0X0
#define RTC_SET_SW_SET_ALL1      0X0
#define RTC_SET_SW_SET_ALL0      0X0
#define RTC_SET_SW_SET_ALL5A     0X0
#define RTC_SET_SW_SET_ALLA5     0X0

// FIELD IN REGISTER : SET_SW_SET

#define RTC_SET_SW_SEC_SET_POS      3
#define RTC_SET_SW_SEC_SET_LEN      1
#define RTC_SET_SW_SEC_SET_MASK     0X00000008
#define RTC_SET_SW_SEC_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_SET_SW_SEC_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_SET_SW_SEC_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_SET_SW_MIN_SET_POS      2
#define RTC_SET_SW_MIN_SET_LEN      1
#define RTC_SET_SW_MIN_SET_MASK     0X00000004
#define RTC_SET_SW_MIN_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_SET_SW_MIN_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_SET_SW_MIN_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_SET_SW_HOUR_SET_POS      1
#define RTC_SET_SW_HOUR_SET_LEN      1
#define RTC_SET_SW_HOUR_SET_MASK     0X00000002
#define RTC_SET_SW_HOUR_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_SET_SW_HOUR_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_SET_SW_HOUR_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_SET_SW_DAY_SET_POS      0
#define RTC_SET_SW_DAY_SET_LEN      1
#define RTC_SET_SW_DAY_SET_MASK     0X00000001
#define RTC_SET_SW_DAY_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_SET_SW_DAY_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_SET_SW_DAY_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : SET_SW_CLR

#define RTC_SET_SW_CLR_ADDR      RTC_BASE_ADDR + 0X70
#define RTC_SET_SW_CLR_RSTVAL    0X0
#define RTC_SET_SW_CLR_ALL1      0X0
#define RTC_SET_SW_CLR_ALL0      0X0
#define RTC_SET_SW_CLR_ALL5A     0X0
#define RTC_SET_SW_CLR_ALLA5     0X0

// FIELD IN REGISTER : SET_SW_CLR

#define RTC_SET_SW_SEC_CLR_POS      3
#define RTC_SET_SW_SEC_CLR_LEN      1
#define RTC_SET_SW_SEC_CLR_MASK     0X00000008
#define RTC_SET_SW_SEC_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_SET_SW_SEC_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_SET_SW_SEC_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_SET_SW_MIN_CLR_POS      2
#define RTC_SET_SW_MIN_CLR_LEN      1
#define RTC_SET_SW_MIN_CLR_MASK     0X00000004
#define RTC_SET_SW_MIN_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_SET_SW_MIN_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_SET_SW_MIN_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_SET_SW_HOUR_CLR_POS      1
#define RTC_SET_SW_HOUR_CLR_LEN      1
#define RTC_SET_SW_HOUR_CLR_MASK     0X00000002
#define RTC_SET_SW_HOUR_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_SET_SW_HOUR_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_SET_SW_HOUR_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_SET_SW_DAY_CLR_POS      0
#define RTC_SET_SW_DAY_CLR_LEN      1
#define RTC_SET_SW_DAY_CLR_MASK     0X00000001
#define RTC_SET_SW_DAY_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_SET_SW_DAY_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_SET_SW_DAY_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : TIMESTAMP_LOCK

#define RTC_TIMESTAMP_LOCK_ADDR      RTC_BASE_ADDR + 0X74
#define RTC_TIMESTAMP_LOCK_RSTVAL    0X0
#define RTC_TIMESTAMP_LOCK_ALL1      0X0
#define RTC_TIMESTAMP_LOCK_ALL0      0X0
#define RTC_TIMESTAMP_LOCK_ALL5A     0X0
#define RTC_TIMESTAMP_LOCK_ALLA5     0X0

// FIELD IN REGISTER : TIMESTAMP_LOCK

#define RTC_TIMESTAMP_LOCK_POS      0
#define RTC_TIMESTAMP_LOCK_LEN      1
#define RTC_TIMESTAMP_LOCK_MASK     0X00000001
#define RTC_TIMESTAMP_LOCK_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_TIMESTAMP_LOCK_SET(w)   w |= ( 0X1 << 0)
#define RTC_TIMESTAMP_LOCK_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : TIMESTAMP_LOCK_SET

#define RTC_TIMESTAMP_LOCK_SET_ADDR      RTC_BASE_ADDR + 0X78
#define RTC_TIMESTAMP_LOCK_SET_RSTVAL    0X0
#define RTC_TIMESTAMP_LOCK_SET_ALL1      0X0
#define RTC_TIMESTAMP_LOCK_SET_ALL0      0X0
#define RTC_TIMESTAMP_LOCK_SET_ALL5A     0X0
#define RTC_TIMESTAMP_LOCK_SET_ALLA5     0X0

// FIELD IN REGISTER : TIMESTAMP_LOCK_SET

#define RTC_TIMESTAMP_LOCK_SET_POS      0
#define RTC_TIMESTAMP_LOCK_SET_LEN      1
#define RTC_TIMESTAMP_LOCK_SET_MASK     0X00000001
#define RTC_TIMESTAMP_LOCK_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_TIMESTAMP_LOCK_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_TIMESTAMP_LOCK_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : TIMESTAMP_LOCK_CLR

#define RTC_TIMESTAMP_LOCK_CLR_ADDR      RTC_BASE_ADDR + 0X7C
#define RTC_TIMESTAMP_LOCK_CLR_RSTVAL    0X0
#define RTC_TIMESTAMP_LOCK_CLR_ALL1      0X0
#define RTC_TIMESTAMP_LOCK_CLR_ALL0      0X0
#define RTC_TIMESTAMP_LOCK_CLR_ALL5A     0X0
#define RTC_TIMESTAMP_LOCK_CLR_ALLA5     0X0

// FIELD IN REGISTER : TIMESTAMP_LOCK_CLR

#define RTC_TIMESTAMP_LOCK_CLR_POS      0
#define RTC_TIMESTAMP_LOCK_CLR_LEN      1
#define RTC_TIMESTAMP_LOCK_CLR_MASK     0X00000001
#define RTC_TIMESTAMP_LOCK_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_TIMESTAMP_LOCK_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_TIMESTAMP_LOCK_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : SEC_TIMESTAMP

#define RTC_SEC_TIMESTAMP_ADDR      RTC_BASE_ADDR + 0X80
#define RTC_SEC_TIMESTAMP_RSTVAL    0X0
#define RTC_SEC_TIMESTAMP_ALL1      0XFF
#define RTC_SEC_TIMESTAMP_ALL0      0X0
#define RTC_SEC_TIMESTAMP_ALL5A     0X5A
#define RTC_SEC_TIMESTAMP_ALLA5     0XA5

// FIELD IN REGISTER : SEC_TIMESTAMP

#define RTC_SEC_TIMESTAMP_POS      0
#define RTC_SEC_TIMESTAMP_LEN      8
#define RTC_SEC_TIMESTAMP_MASK     0X000000FF
#define RTC_SEC_TIMESTAMP_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SEC_TIMESTAMP_SET(w)   w |= ( 0XFF << 0)
#define RTC_SEC_TIMESTAMP_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : MIN_TIMESTAMP

#define RTC_MIN_TIMESTAMP_ADDR      RTC_BASE_ADDR + 0X84
#define RTC_MIN_TIMESTAMP_RSTVAL    0X0
#define RTC_MIN_TIMESTAMP_ALL1      0X3F
#define RTC_MIN_TIMESTAMP_ALL0      0X0
#define RTC_MIN_TIMESTAMP_ALL5A     0X1A
#define RTC_MIN_TIMESTAMP_ALLA5     0X25

// FIELD IN REGISTER : MIN_TIMESTAMP

#define RTC_MIN_TIMESTAMP_POS      0
#define RTC_MIN_TIMESTAMP_LEN      6
#define RTC_MIN_TIMESTAMP_MASK     0X0000003F
#define RTC_MIN_TIMESTAMP_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_MIN_TIMESTAMP_SET(w)   w |= ( 0X3F << 0)
#define RTC_MIN_TIMESTAMP_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : HOUR_TIMESTAMP

#define RTC_HOUR_TIMESTAMP_ADDR      RTC_BASE_ADDR + 0X88
#define RTC_HOUR_TIMESTAMP_RSTVAL    0X0
#define RTC_HOUR_TIMESTAMP_ALL1      0X1F
#define RTC_HOUR_TIMESTAMP_ALL0      0X0
#define RTC_HOUR_TIMESTAMP_ALL5A     0X1A
#define RTC_HOUR_TIMESTAMP_ALLA5     0X5

// FIELD IN REGISTER : HOUR_TIMESTAMP

#define RTC_HOUR_TIMESTAMP_POS      0
#define RTC_HOUR_TIMESTAMP_LEN      5
#define RTC_HOUR_TIMESTAMP_MASK     0X0000001F
#define RTC_HOUR_TIMESTAMP_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_HOUR_TIMESTAMP_SET(w)   w |= ( 0X1F << 0)
#define RTC_HOUR_TIMESTAMP_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : DAY_TIMESTAMP

#define RTC_DAY_TIMESTAMP_ADDR      RTC_BASE_ADDR + 0X8C
#define RTC_DAY_TIMESTAMP_RSTVAL    0X0
#define RTC_DAY_TIMESTAMP_ALL1      0XFFFF
#define RTC_DAY_TIMESTAMP_ALL0      0X0
#define RTC_DAY_TIMESTAMP_ALL5A     0X5A5A
#define RTC_DAY_TIMESTAMP_ALLA5     0XA5A5

// FIELD IN REGISTER : DAY_TIMESTAMP

#define RTC_DAY_TIMESTAMP_POS      0
#define RTC_DAY_TIMESTAMP_LEN      16
#define RTC_DAY_TIMESTAMP_MASK     0X0000FFFF
#define RTC_DAY_TIMESTAMP_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_DAY_TIMESTAMP_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_DAY_TIMESTAMP_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : SEC_MATCH

#define RTC_SEC_MATCH_ADDR      RTC_BASE_ADDR + 0X90
#define RTC_SEC_MATCH_RSTVAL    0XFF
#define RTC_SEC_MATCH_ALL1      0XFF
#define RTC_SEC_MATCH_ALL0      0X0
#define RTC_SEC_MATCH_ALL5A     0X5A
#define RTC_SEC_MATCH_ALLA5     0XA5

// FIELD IN REGISTER : SEC_MATCH

#define RTC_SEC_MATCH_POS      0
#define RTC_SEC_MATCH_LEN      8
#define RTC_SEC_MATCH_MASK     0X000000FF
#define RTC_SEC_MATCH_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SEC_MATCH_SET(w)   w |= ( 0XFF << 0)
#define RTC_SEC_MATCH_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : SEC_MATCH_SET

#define RTC_SEC_MATCH_SET_ADDR      RTC_BASE_ADDR + 0X94
#define RTC_SEC_MATCH_SET_RSTVAL    0X0
#define RTC_SEC_MATCH_SET_ALL1      0X0
#define RTC_SEC_MATCH_SET_ALL0      0X0
#define RTC_SEC_MATCH_SET_ALL5A     0X0
#define RTC_SEC_MATCH_SET_ALLA5     0X0

// FIELD IN REGISTER : SEC_MATCH_SET

#define RTC_SEC_MATCH_SET_POS      0
#define RTC_SEC_MATCH_SET_LEN      8
#define RTC_SEC_MATCH_SET_MASK     0X000000FF
#define RTC_SEC_MATCH_SET_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SEC_MATCH_SET_SET(w)   w |= ( 0XFF << 0)
#define RTC_SEC_MATCH_SET_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : SEC_MATCH_CLR

#define RTC_SEC_MATCH_CLR_ADDR      RTC_BASE_ADDR + 0X98
#define RTC_SEC_MATCH_CLR_RSTVAL    0X0
#define RTC_SEC_MATCH_CLR_ALL1      0X0
#define RTC_SEC_MATCH_CLR_ALL0      0X0
#define RTC_SEC_MATCH_CLR_ALL5A     0X0
#define RTC_SEC_MATCH_CLR_ALLA5     0X0

// FIELD IN REGISTER : SEC_MATCH_CLR

#define RTC_SEC_MATCH_CLR_POS      0
#define RTC_SEC_MATCH_CLR_LEN      8
#define RTC_SEC_MATCH_CLR_MASK     0X000000FF
#define RTC_SEC_MATCH_CLR_VAL(w)   (((w) & 0X000000FF) >> 0)
#define RTC_SEC_MATCH_CLR_SET(w)   w |= ( 0XFF << 0)
#define RTC_SEC_MATCH_CLR_CLR(w)   w &= ~( 0XFF << 0)

// REGISTER : MIN_MATCH

#define RTC_MIN_MATCH_ADDR      RTC_BASE_ADDR + 0X9C
#define RTC_MIN_MATCH_RSTVAL    0X3F
#define RTC_MIN_MATCH_ALL1      0X3F
#define RTC_MIN_MATCH_ALL0      0X0
#define RTC_MIN_MATCH_ALL5A     0X1A
#define RTC_MIN_MATCH_ALLA5     0X25

// FIELD IN REGISTER : MIN_MATCH

#define RTC_MIN_MATCH_POS      0
#define RTC_MIN_MATCH_LEN      6
#define RTC_MIN_MATCH_MASK     0X0000003F
#define RTC_MIN_MATCH_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_MIN_MATCH_SET(w)   w |= ( 0X3F << 0)
#define RTC_MIN_MATCH_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : MIN_MATCH_SET

#define RTC_MIN_MATCH_SET_ADDR      RTC_BASE_ADDR + 0XA0
#define RTC_MIN_MATCH_SET_RSTVAL    0X0
#define RTC_MIN_MATCH_SET_ALL1      0X0
#define RTC_MIN_MATCH_SET_ALL0      0X0
#define RTC_MIN_MATCH_SET_ALL5A     0X0
#define RTC_MIN_MATCH_SET_ALLA5     0X0

// FIELD IN REGISTER : MIN_MATCH_SET

#define RTC_MIN_MATCH_SET_POS      0
#define RTC_MIN_MATCH_SET_LEN      6
#define RTC_MIN_MATCH_SET_MASK     0X0000003F
#define RTC_MIN_MATCH_SET_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_MIN_MATCH_SET_SET(w)   w |= ( 0X3F << 0)
#define RTC_MIN_MATCH_SET_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : MIN_MATCH_CLR

#define RTC_MIN_MATCH_CLR_ADDR      RTC_BASE_ADDR + 0XA4
#define RTC_MIN_MATCH_CLR_RSTVAL    0X0
#define RTC_MIN_MATCH_CLR_ALL1      0X0
#define RTC_MIN_MATCH_CLR_ALL0      0X0
#define RTC_MIN_MATCH_CLR_ALL5A     0X0
#define RTC_MIN_MATCH_CLR_ALLA5     0X0

// FIELD IN REGISTER : MIN_MATCH_CLR

#define RTC_MIN_MATCH_CLR_POS      0
#define RTC_MIN_MATCH_CLR_LEN      6
#define RTC_MIN_MATCH_CLR_MASK     0X0000003F
#define RTC_MIN_MATCH_CLR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_MIN_MATCH_CLR_SET(w)   w |= ( 0X3F << 0)
#define RTC_MIN_MATCH_CLR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : HOUR_MATCH

#define RTC_HOUR_MATCH_ADDR      RTC_BASE_ADDR + 0XA8
#define RTC_HOUR_MATCH_RSTVAL    0X1F
#define RTC_HOUR_MATCH_ALL1      0X1F
#define RTC_HOUR_MATCH_ALL0      0X0
#define RTC_HOUR_MATCH_ALL5A     0X1A
#define RTC_HOUR_MATCH_ALLA5     0X5

// FIELD IN REGISTER : HOUR_MATCH

#define RTC_HOUR_MATCH_POS      0
#define RTC_HOUR_MATCH_LEN      5
#define RTC_HOUR_MATCH_MASK     0X0000001F
#define RTC_HOUR_MATCH_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_HOUR_MATCH_SET(w)   w |= ( 0X1F << 0)
#define RTC_HOUR_MATCH_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : HOUR_MATCH_SET

#define RTC_HOUR_MATCH_SET_ADDR      RTC_BASE_ADDR + 0XAC
#define RTC_HOUR_MATCH_SET_RSTVAL    0X0
#define RTC_HOUR_MATCH_SET_ALL1      0X0
#define RTC_HOUR_MATCH_SET_ALL0      0X0
#define RTC_HOUR_MATCH_SET_ALL5A     0X0
#define RTC_HOUR_MATCH_SET_ALLA5     0X0

// FIELD IN REGISTER : HOUR_MATCH_SET

#define RTC_HOUR_MATCH_SET_POS      0
#define RTC_HOUR_MATCH_SET_LEN      5
#define RTC_HOUR_MATCH_SET_MASK     0X0000001F
#define RTC_HOUR_MATCH_SET_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_HOUR_MATCH_SET_SET(w)   w |= ( 0X1F << 0)
#define RTC_HOUR_MATCH_SET_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : HOUR_MATCH_CLR

#define RTC_HOUR_MATCH_CLR_ADDR      RTC_BASE_ADDR + 0XB0
#define RTC_HOUR_MATCH_CLR_RSTVAL    0X0
#define RTC_HOUR_MATCH_CLR_ALL1      0X0
#define RTC_HOUR_MATCH_CLR_ALL0      0X0
#define RTC_HOUR_MATCH_CLR_ALL5A     0X0
#define RTC_HOUR_MATCH_CLR_ALLA5     0X0

// FIELD IN REGISTER : HOUR_MATCH_CLR

#define RTC_HOUR_MATCH_CLR_POS      0
#define RTC_HOUR_MATCH_CLR_LEN      5
#define RTC_HOUR_MATCH_CLR_MASK     0X0000001F
#define RTC_HOUR_MATCH_CLR_VAL(w)   (((w) & 0X0000001F) >> 0)
#define RTC_HOUR_MATCH_CLR_SET(w)   w |= ( 0X1F << 0)
#define RTC_HOUR_MATCH_CLR_CLR(w)   w &= ~( 0X1F << 0)

// REGISTER : DAY_MATCH

#define RTC_DAY_MATCH_ADDR      RTC_BASE_ADDR + 0XB4
#define RTC_DAY_MATCH_RSTVAL    0XFFFF
#define RTC_DAY_MATCH_ALL1      0XFFFF
#define RTC_DAY_MATCH_ALL0      0X0
#define RTC_DAY_MATCH_ALL5A     0X5A5A
#define RTC_DAY_MATCH_ALLA5     0XA5A5

// FIELD IN REGISTER : DAY_MATCH

#define RTC_DAY_MATCH_POS      0
#define RTC_DAY_MATCH_LEN      16
#define RTC_DAY_MATCH_MASK     0X0000FFFF
#define RTC_DAY_MATCH_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_DAY_MATCH_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_DAY_MATCH_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : DAY_MATCH_SET

#define RTC_DAY_MATCH_SET_ADDR      RTC_BASE_ADDR + 0XB8
#define RTC_DAY_MATCH_SET_RSTVAL    0X0
#define RTC_DAY_MATCH_SET_ALL1      0X0
#define RTC_DAY_MATCH_SET_ALL0      0X0
#define RTC_DAY_MATCH_SET_ALL5A     0X0
#define RTC_DAY_MATCH_SET_ALLA5     0X0

// FIELD IN REGISTER : DAY_MATCH_SET

#define RTC_DAY_MATCH_SET_POS      0
#define RTC_DAY_MATCH_SET_LEN      16
#define RTC_DAY_MATCH_SET_MASK     0X0000FFFF
#define RTC_DAY_MATCH_SET_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_DAY_MATCH_SET_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_DAY_MATCH_SET_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : DAY_MATCH_CLR

#define RTC_DAY_MATCH_CLR_ADDR      RTC_BASE_ADDR + 0XBC
#define RTC_DAY_MATCH_CLR_RSTVAL    0X0
#define RTC_DAY_MATCH_CLR_ALL1      0X0
#define RTC_DAY_MATCH_CLR_ALL0      0X0
#define RTC_DAY_MATCH_CLR_ALL5A     0X0
#define RTC_DAY_MATCH_CLR_ALLA5     0X0

// FIELD IN REGISTER : DAY_MATCH_CLR

#define RTC_DAY_MATCH_CLR_POS      0
#define RTC_DAY_MATCH_CLR_LEN      16
#define RTC_DAY_MATCH_CLR_MASK     0X0000FFFF
#define RTC_DAY_MATCH_CLR_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_DAY_MATCH_CLR_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_DAY_MATCH_CLR_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : MATCH_START

#define RTC_MATCH_START_ADDR      RTC_BASE_ADDR + 0XC0
#define RTC_MATCH_START_RSTVAL    0X0
#define RTC_MATCH_START_ALL1      0X0
#define RTC_MATCH_START_ALL0      0X0
#define RTC_MATCH_START_ALL5A     0X0
#define RTC_MATCH_START_ALLA5     0X0

// FIELD IN REGISTER : MATCH_START

#define RTC_MATCH_START_POS      0
#define RTC_MATCH_START_LEN      1
#define RTC_MATCH_START_MASK     0X00000001
#define RTC_MATCH_START_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_MATCH_START_SET(w)   w |= ( 0X1 << 0)
#define RTC_MATCH_START_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : MATCH_START_SET

#define RTC_MATCH_START_SET_ADDR      RTC_BASE_ADDR + 0XC4
#define RTC_MATCH_START_SET_RSTVAL    0X0
#define RTC_MATCH_START_SET_ALL1      0X0
#define RTC_MATCH_START_SET_ALL0      0X0
#define RTC_MATCH_START_SET_ALL5A     0X0
#define RTC_MATCH_START_SET_ALLA5     0X0

// FIELD IN REGISTER : MATCH_START_SET

#define RTC_MATCH_START_SET_POS      0
#define RTC_MATCH_START_SET_LEN      1
#define RTC_MATCH_START_SET_MASK     0X00000001
#define RTC_MATCH_START_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_MATCH_START_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_MATCH_START_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : MATCH_START_CLR

#define RTC_MATCH_START_CLR_ADDR      RTC_BASE_ADDR + 0XC8
#define RTC_MATCH_START_CLR_RSTVAL    0X0
#define RTC_MATCH_START_CLR_ALL1      0X0
#define RTC_MATCH_START_CLR_ALL0      0X0
#define RTC_MATCH_START_CLR_ALL5A     0X0
#define RTC_MATCH_START_CLR_ALLA5     0X0

// FIELD IN REGISTER : MATCH_START_CLR

#define RTC_MATCH_START_CLR_POS      0
#define RTC_MATCH_START_CLR_LEN      1
#define RTC_MATCH_START_CLR_MASK     0X00000001
#define RTC_MATCH_START_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_MATCH_START_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_MATCH_START_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_RSTAT

#define RTC_ALARM_RSTAT_ADDR      RTC_BASE_ADDR + 0XCC
#define RTC_ALARM_RSTAT_RSTVAL    0X0
#define RTC_ALARM_RSTAT_ALL1      0X1
#define RTC_ALARM_RSTAT_ALL0      0X0
#define RTC_ALARM_RSTAT_ALL5A     0X0
#define RTC_ALARM_RSTAT_ALLA5     0X1

// FIELD IN REGISTER : ALARM_RSTAT

#define RTC_ALARM_RSTAT_POS      0
#define RTC_ALARM_RSTAT_LEN      1
#define RTC_ALARM_RSTAT_MASK     0X00000001
#define RTC_ALARM_RSTAT_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_RSTAT_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_RSTAT_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_INTR

#define RTC_ALARM_INTR_ADDR      RTC_BASE_ADDR + 0XD0
#define RTC_ALARM_INTR_RSTVAL    0X0
#define RTC_ALARM_INTR_ALL1      0X1
#define RTC_ALARM_INTR_ALL0      0X0
#define RTC_ALARM_INTR_ALL5A     0X0
#define RTC_ALARM_INTR_ALLA5     0X1

// FIELD IN REGISTER : ALARM_INTR

#define RTC_ALARM_INTR_POS      0
#define RTC_ALARM_INTR_LEN      1
#define RTC_ALARM_INTR_MASK     0X00000001
#define RTC_ALARM_INTR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_INTR_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_INTR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_INTR_EN

#define RTC_ALARM_INTR_EN_ADDR      (RTC_BASE_ADDR + 0XD4)
#define RTC_ALARM_INTR_EN_RSTVAL    0X1
#define RTC_ALARM_INTR_EN_ALL1      0X1
#define RTC_ALARM_INTR_EN_ALL0      0X0
#define RTC_ALARM_INTR_EN_ALL5A     0X0
#define RTC_ALARM_INTR_EN_ALLA5     0X1

// FIELD IN REGISTER : ALARM_INTR_EN

#define RTC_ALARM_INTR_EN_POS      0
#define RTC_ALARM_INTR_EN_LEN      1
#define RTC_ALARM_INTR_EN_MASK     0X00000001
#define RTC_ALARM_INTR_EN_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_INTR_EN_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_INTR_EN_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_INTR_EN_SET

#define RTC_ALARM_INTR_EN_SET_ADDR      RTC_BASE_ADDR + 0XD8
#define RTC_ALARM_INTR_EN_SET_RSTVAL    0X0
#define RTC_ALARM_INTR_EN_SET_ALL1      0X0
#define RTC_ALARM_INTR_EN_SET_ALL0      0X0
#define RTC_ALARM_INTR_EN_SET_ALL5A     0X0
#define RTC_ALARM_INTR_EN_SET_ALLA5     0X0

// FIELD IN REGISTER : ALARM_INTR_EN_SET

#define RTC_ALARM_INTR_EN_SET_POS      0
#define RTC_ALARM_INTR_EN_SET_LEN      1
#define RTC_ALARM_INTR_EN_SET_MASK     0X00000001
#define RTC_ALARM_INTR_EN_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_INTR_EN_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_INTR_EN_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_INTR_EN_CLR

#define RTC_ALARM_INTR_EN_CLR_ADDR      RTC_BASE_ADDR + 0XDC
#define RTC_ALARM_INTR_EN_CLR_RSTVAL    0X0
#define RTC_ALARM_INTR_EN_CLR_ALL1      0X0
#define RTC_ALARM_INTR_EN_CLR_ALL0      0X0
#define RTC_ALARM_INTR_EN_CLR_ALL5A     0X0
#define RTC_ALARM_INTR_EN_CLR_ALLA5     0X0

// FIELD IN REGISTER : ALARM_INTR_EN_CLR

#define RTC_ALARM_INTR_EN_CLR_POS      0
#define RTC_ALARM_INTR_EN_CLR_LEN      1
#define RTC_ALARM_INTR_EN_CLR_MASK     0X00000001
#define RTC_ALARM_INTR_EN_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_INTR_EN_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_INTR_EN_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_CLR_INTR

#define RTC_ALARM_CLR_INTR_ADDR      RTC_BASE_ADDR + 0XE0
#define RTC_ALARM_CLR_INTR_RSTVAL    0X0
#define RTC_ALARM_CLR_INTR_ALL1      0X0
#define RTC_ALARM_CLR_INTR_ALL0      0X0
#define RTC_ALARM_CLR_INTR_ALL5A     0X0
#define RTC_ALARM_CLR_INTR_ALLA5     0X0

// FIELD IN REGISTER : ALARM_CLR_INTR

#define RTC_ALARM_CLR_INTR_POS      0
#define RTC_ALARM_CLR_INTR_LEN      1
#define RTC_ALARM_CLR_INTR_MASK     0X00000001
#define RTC_ALARM_CLR_INTR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_CLR_INTR_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_CLR_INTR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_CLR_INTR_SET

#define RTC_ALARM_CLR_INTR_SET_ADDR      RTC_BASE_ADDR + 0XE4
#define RTC_ALARM_CLR_INTR_SET_RSTVAL    0X0
#define RTC_ALARM_CLR_INTR_SET_ALL1      0X0
#define RTC_ALARM_CLR_INTR_SET_ALL0      0X0
#define RTC_ALARM_CLR_INTR_SET_ALL5A     0X0
#define RTC_ALARM_CLR_INTR_SET_ALLA5     0X0

// FIELD IN REGISTER : ALARM_CLR_INTR_SET

#define RTC_ALARM_CLR_INTR_SET_POS      0
#define RTC_ALARM_CLR_INTR_SET_LEN      1
#define RTC_ALARM_CLR_INTR_SET_MASK     0X00000001
#define RTC_ALARM_CLR_INTR_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_CLR_INTR_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_CLR_INTR_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_CLR_INTR_CLR

#define RTC_ALARM_CLR_INTR_CLR_ADDR      RTC_BASE_ADDR + 0XE8
#define RTC_ALARM_CLR_INTR_CLR_RSTVAL    0X0
#define RTC_ALARM_CLR_INTR_CLR_ALL1      0X0
#define RTC_ALARM_CLR_INTR_CLR_ALL0      0X0
#define RTC_ALARM_CLR_INTR_CLR_ALL5A     0X0
#define RTC_ALARM_CLR_INTR_CLR_ALLA5     0X0

// FIELD IN REGISTER : ALARM_CLR_INTR_CLR

#define RTC_ALARM_CLR_INTR_CLR_POS      0
#define RTC_ALARM_CLR_INTR_CLR_LEN      1
#define RTC_ALARM_CLR_INTR_CLR_MASK     0X00000001
#define RTC_ALARM_CLR_INTR_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_CLR_INTR_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_CLR_INTR_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_INTR_MASK

#define RTC_ALARM_INTR_MASK_ADDR      RTC_BASE_ADDR + 0XEC
#define RTC_ALARM_INTR_MASK_RSTVAL    0X0
#define RTC_ALARM_INTR_MASK_ALL1      0X1
#define RTC_ALARM_INTR_MASK_ALL0      0X0
#define RTC_ALARM_INTR_MASK_ALL5A     0X0
#define RTC_ALARM_INTR_MASK_ALLA5     0X1

// FIELD IN REGISTER : ALARM_INTR_MASK

#define RTC_ALARM_INTR_MASK_POS      0
#define RTC_ALARM_INTR_MASK_LEN      1
#define RTC_ALARM_INTR_MASK_MASK     0X00000001
#define RTC_ALARM_INTR_MASK_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_INTR_MASK_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_INTR_MASK_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_INTR_MASK_SET

#define RTC_ALARM_INTR_MASK_SET_ADDR      RTC_BASE_ADDR + 0XF0
#define RTC_ALARM_INTR_MASK_SET_RSTVAL    0X0
#define RTC_ALARM_INTR_MASK_SET_ALL1      0X0
#define RTC_ALARM_INTR_MASK_SET_ALL0      0X0
#define RTC_ALARM_INTR_MASK_SET_ALL5A     0X0
#define RTC_ALARM_INTR_MASK_SET_ALLA5     0X0

// FIELD IN REGISTER : ALARM_INTR_MASK_SET

#define RTC_ALARM_INTR_MASK_SET_POS      0
#define RTC_ALARM_INTR_MASK_SET_LEN      1
#define RTC_ALARM_INTR_MASK_SET_MASK     0X00000001
#define RTC_ALARM_INTR_MASK_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_INTR_MASK_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_INTR_MASK_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : ALARM_INTR_MASK_CLR

#define RTC_ALARM_INTR_MASK_CLR_ADDR      RTC_BASE_ADDR + 0XF4
#define RTC_ALARM_INTR_MASK_CLR_RSTVAL    0X0
#define RTC_ALARM_INTR_MASK_CLR_ALL1      0X0
#define RTC_ALARM_INTR_MASK_CLR_ALL0      0X0
#define RTC_ALARM_INTR_MASK_CLR_ALL5A     0X0
#define RTC_ALARM_INTR_MASK_CLR_ALLA5     0X0

// FIELD IN REGISTER : ALARM_INTR_MASK_CLR

#define RTC_ALARM_INTR_MASK_CLR_POS      0
#define RTC_ALARM_INTR_MASK_CLR_LEN      1
#define RTC_ALARM_INTR_MASK_CLR_MASK     0X00000001
#define RTC_ALARM_INTR_MASK_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_ALARM_INTR_MASK_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_ALARM_INTR_MASK_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_RSTAT

#define RTC_PWR_RSTAT_ADDR      RTC_BASE_ADDR + 0XF8
#define RTC_PWR_RSTAT_RSTVAL    0X0
#define RTC_PWR_RSTAT_ALL1      0X1
#define RTC_PWR_RSTAT_ALL0      0X0
#define RTC_PWR_RSTAT_ALL5A     0X0
#define RTC_PWR_RSTAT_ALLA5     0X1

// FIELD IN REGISTER : PWR_RSTAT

#define RTC_PWR_RSTAT_POS      0
#define RTC_PWR_RSTAT_LEN      1
#define RTC_PWR_RSTAT_MASK     0X00000001
#define RTC_PWR_RSTAT_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_RSTAT_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_RSTAT_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INTR

#define RTC_PWR_INTR_STATUS      (RTC_BASE_ADDR + 0XFC)
#define RTC_PWR_INTR_RSTVAL    0X0
#define RTC_PWR_INTR_ALL1      0X1
#define RTC_PWR_INTR_ALL0      0X0
#define RTC_PWR_INTR_ALL5A     0X0
#define RTC_PWR_INTR_ALLA5     0X1

// FIELD IN REGISTER : PWR_INTR

#define RTC_PWR_INTR_POS      0
#define RTC_PWR_INTR_LEN      1
#define RTC_PWR_INTR_MASK     0X00000001
#define RTC_PWR_INTR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INTR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INTR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INTR_EN

#define RTC_PWR_INTR_EN_ADDR      RTC_BASE_ADDR + 0X100
#define RTC_PWR_INTR_EN_RSTVAL    0X1
#define RTC_PWR_INTR_EN_ALL1      0X1
#define RTC_PWR_INTR_EN_ALL0      0X0
#define RTC_PWR_INTR_EN_ALL5A     0X0
#define RTC_PWR_INTR_EN_ALLA5     0X1

// FIELD IN REGISTER : PWR_INTR_EN

#define RTC_PWR_INTR_EN_POS      0
#define RTC_PWR_INTR_EN_LEN      1
#define RTC_PWR_INTR_EN_MASK     0X00000001
#define RTC_PWR_INTR_EN_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INTR_EN_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INTR_EN_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INTR_EN_SET

#define RTC_PWR_INTR_EN_SET_ADDR      RTC_BASE_ADDR + 0X104
#define RTC_PWR_INTR_EN_SET_RSTVAL    0X0
#define RTC_PWR_INTR_EN_SET_ALL1      0X0
#define RTC_PWR_INTR_EN_SET_ALL0      0X0
#define RTC_PWR_INTR_EN_SET_ALL5A     0X0
#define RTC_PWR_INTR_EN_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INTR_EN_SET

#define RTC_PWR_INTR_EN_SET_POS      0
#define RTC_PWR_INTR_EN_SET_LEN      1
#define RTC_PWR_INTR_EN_SET_MASK     0X00000001
#define RTC_PWR_INTR_EN_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INTR_EN_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INTR_EN_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INTR_EN_CLR

#define RTC_PWR_INTR_EN_CLR_ADDR      RTC_BASE_ADDR + 0X108
#define RTC_PWR_INTR_EN_CLR_RSTVAL    0X0
#define RTC_PWR_INTR_EN_CLR_ALL1      0X0
#define RTC_PWR_INTR_EN_CLR_ALL0      0X0
#define RTC_PWR_INTR_EN_CLR_ALL5A     0X0
#define RTC_PWR_INTR_EN_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INTR_EN_CLR

#define RTC_PWR_INTR_EN_CLR_POS      0
#define RTC_PWR_INTR_EN_CLR_LEN      1
#define RTC_PWR_INTR_EN_CLR_MASK     0X00000001
#define RTC_PWR_INTR_EN_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INTR_EN_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INTR_EN_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_CLR_INTR

#define RTC_PWR_CLR_INTR_ADDR      RTC_BASE_ADDR + 0X10C
#define RTC_PWR_CLR_INTR_RSTVAL    0X0
#define RTC_PWR_CLR_INTR_ALL1      0X0
#define RTC_PWR_CLR_INTR_ALL0      0X0
#define RTC_PWR_CLR_INTR_ALL5A     0X0
#define RTC_PWR_CLR_INTR_ALLA5     0X0

// FIELD IN REGISTER : PWR_CLR_INTR

#define RTC_PWR_CLR_INTR_POS      0
#define RTC_PWR_CLR_INTR_LEN      1
#define RTC_PWR_CLR_INTR_MASK     0X00000001
#define RTC_PWR_CLR_INTR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_CLR_INTR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_CLR_INTR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_CLR_INTR_SET

#define RTC_PWR_CLR_INTR_SET_ADDR      RTC_BASE_ADDR + 0X110
#define RTC_PWR_CLR_INTR_SET_RSTVAL    0X0
#define RTC_PWR_CLR_INTR_SET_ALL1      0X0
#define RTC_PWR_CLR_INTR_SET_ALL0      0X0
#define RTC_PWR_CLR_INTR_SET_ALL5A     0X0
#define RTC_PWR_CLR_INTR_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_CLR_INTR_SET

#define RTC_PWR_CLR_INTR_SET_POS      0
#define RTC_PWR_CLR_INTR_SET_LEN      1
#define RTC_PWR_CLR_INTR_SET_MASK     0X00000001
#define RTC_PWR_CLR_INTR_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_CLR_INTR_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_CLR_INTR_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_CLR_INTR_CLR

#define RTC_PWR_CLR_INTR_CLR_ADDR      RTC_BASE_ADDR + 0X114
#define RTC_PWR_CLR_INTR_CLR_RSTVAL    0X0
#define RTC_PWR_CLR_INTR_CLR_ALL1      0X0
#define RTC_PWR_CLR_INTR_CLR_ALL0      0X0
#define RTC_PWR_CLR_INTR_CLR_ALL5A     0X0
#define RTC_PWR_CLR_INTR_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_CLR_INTR_CLR

#define RTC_PWR_CLR_INTR_CLR_POS      0
#define RTC_PWR_CLR_INTR_CLR_LEN      1
#define RTC_PWR_CLR_INTR_CLR_MASK     0X00000001
#define RTC_PWR_CLR_INTR_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_CLR_INTR_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_CLR_INTR_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INTR_MASK

#define RTC_PWR_INTR_MASK_ADDR      RTC_BASE_ADDR + 0X118
#define RTC_PWR_INTR_MASK_RSTVAL    0X0
#define RTC_PWR_INTR_MASK_ALL1      0X1
#define RTC_PWR_INTR_MASK_ALL0      0X0
#define RTC_PWR_INTR_MASK_ALL5A     0X0
#define RTC_PWR_INTR_MASK_ALLA5     0X1

// FIELD IN REGISTER : PWR_INTR_MASK

#define RTC_PWR_INTR_MASK_POS      0
#define RTC_PWR_INTR_MASK_LEN      1
#define RTC_PWR_INTR_MASK_MASK     0X00000001
#define RTC_PWR_INTR_MASK_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INTR_MASK_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INTR_MASK_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INTR_MASK_SET

#define RTC_PWR_INTR_MASK_SET_ADDR      RTC_BASE_ADDR + 0X11C
#define RTC_PWR_INTR_MASK_SET_RSTVAL    0X0
#define RTC_PWR_INTR_MASK_SET_ALL1      0X0
#define RTC_PWR_INTR_MASK_SET_ALL0      0X0
#define RTC_PWR_INTR_MASK_SET_ALL5A     0X0
#define RTC_PWR_INTR_MASK_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INTR_MASK_SET

#define RTC_PWR_INTR_MASK_SET_POS      0
#define RTC_PWR_INTR_MASK_SET_LEN      1
#define RTC_PWR_INTR_MASK_SET_MASK     0X00000001
#define RTC_PWR_INTR_MASK_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INTR_MASK_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INTR_MASK_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INTR_MASK_CLR

#define RTC_PWR_INTR_MASK_CLR_ADDR      RTC_BASE_ADDR + 0X120
#define RTC_PWR_INTR_MASK_CLR_RSTVAL    0X0
#define RTC_PWR_INTR_MASK_CLR_ALL1      0X0
#define RTC_PWR_INTR_MASK_CLR_ALL0      0X0
#define RTC_PWR_INTR_MASK_CLR_ALL5A     0X0
#define RTC_PWR_INTR_MASK_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INTR_MASK_CLR

#define RTC_PWR_INTR_MASK_CLR_POS      0
#define RTC_PWR_INTR_MASK_CLR_LEN      1
#define RTC_PWR_INTR_MASK_CLR_MASK     0X00000001
#define RTC_PWR_INTR_MASK_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INTR_MASK_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INTR_MASK_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : CFG_VALID_RSTAT

#define RTC_CFG_VALID_RSTAT_ADDR      RTC_BASE_ADDR + 0X124
#define RTC_CFG_VALID_RSTAT_RSTVAL    0X0
#define RTC_CFG_VALID_RSTAT_ALL1      0X3F
#define RTC_CFG_VALID_RSTAT_ALL0      0X0
#define RTC_CFG_VALID_RSTAT_ALL5A     0X1A
#define RTC_CFG_VALID_RSTAT_ALLA5     0X25

// FIELD IN REGISTER : CFG_VALID_RSTAT

#define RTC_CFG_VALID_RSTAT_POS      0
#define RTC_CFG_VALID_RSTAT_LEN      6
#define RTC_CFG_VALID_RSTAT_MASK     0X0000003F
#define RTC_CFG_VALID_RSTAT_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_RSTAT_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_RSTAT_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_INTR

#define RTC_CFG_VALID_INTR_ADDR      RTC_BASE_ADDR + 0X128
#define RTC_CFG_VALID_INTR_RSTVAL    0X0
#define RTC_CFG_VALID_INTR_ALL1      0X3F
#define RTC_CFG_VALID_INTR_ALL0      0X0
#define RTC_CFG_VALID_INTR_ALL5A     0X1A
#define RTC_CFG_VALID_INTR_ALLA5     0X25

// FIELD IN REGISTER : CFG_VALID_INTR

#define RTC_CFG_VALID_INTR_POS      0
#define RTC_CFG_VALID_INTR_LEN      6
#define RTC_CFG_VALID_INTR_MASK     0X0000003F
#define RTC_CFG_VALID_INTR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_INTR_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_INTR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_INTR_EN

#define RTC_CFG_VALID_INTR_EN_ADDR      RTC_BASE_ADDR + 0X12C
#define RTC_CFG_VALID_INTR_EN_RSTVAL    0X3F
#define RTC_CFG_VALID_INTR_EN_ALL1      0X3F
#define RTC_CFG_VALID_INTR_EN_ALL0      0X0
#define RTC_CFG_VALID_INTR_EN_ALL5A     0X1A
#define RTC_CFG_VALID_INTR_EN_ALLA5     0X25

// FIELD IN REGISTER : CFG_VALID_INTR_EN

#define RTC_CFG_VALID_INTR_EN_POS      0
#define RTC_CFG_VALID_INTR_EN_LEN      6
#define RTC_CFG_VALID_INTR_EN_MASK     0X0000003F
#define RTC_CFG_VALID_INTR_EN_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_INTR_EN_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_INTR_EN_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_INTR_EN_SET

#define RTC_CFG_VALID_INTR_EN_SET_ADDR      RTC_BASE_ADDR + 0X130
#define RTC_CFG_VALID_INTR_EN_SET_RSTVAL    0X0
#define RTC_CFG_VALID_INTR_EN_SET_ALL1      0X0
#define RTC_CFG_VALID_INTR_EN_SET_ALL0      0X0
#define RTC_CFG_VALID_INTR_EN_SET_ALL5A     0X0
#define RTC_CFG_VALID_INTR_EN_SET_ALLA5     0X0

// FIELD IN REGISTER : CFG_VALID_INTR_EN_SET

#define RTC_CFG_VALID_INTR_EN_SET_POS      0
#define RTC_CFG_VALID_INTR_EN_SET_LEN      6
#define RTC_CFG_VALID_INTR_EN_SET_MASK     0X0000003F
#define RTC_CFG_VALID_INTR_EN_SET_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_INTR_EN_SET_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_INTR_EN_SET_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_INTR_EN_CLR

#define RTC_CFG_VALID_INTR_EN_CLR_ADDR      RTC_BASE_ADDR + 0X134
#define RTC_CFG_VALID_INTR_EN_CLR_RSTVAL    0X0
#define RTC_CFG_VALID_INTR_EN_CLR_ALL1      0X0
#define RTC_CFG_VALID_INTR_EN_CLR_ALL0      0X0
#define RTC_CFG_VALID_INTR_EN_CLR_ALL5A     0X0
#define RTC_CFG_VALID_INTR_EN_CLR_ALLA5     0X0

// FIELD IN REGISTER : CFG_VALID_INTR_EN_CLR

#define RTC_CFG_VALID_INTR_EN_CLR_POS      0
#define RTC_CFG_VALID_INTR_EN_CLR_LEN      6
#define RTC_CFG_VALID_INTR_EN_CLR_MASK     0X0000003F
#define RTC_CFG_VALID_INTR_EN_CLR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_INTR_EN_CLR_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_INTR_EN_CLR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_CLR_INTR

#define RTC_CFG_VALID_CLR_INTR_ADDR      RTC_BASE_ADDR + 0X138
#define RTC_CFG_VALID_CLR_INTR_RSTVAL    0X0
#define RTC_CFG_VALID_CLR_INTR_ALL1      0X0
#define RTC_CFG_VALID_CLR_INTR_ALL0      0X0
#define RTC_CFG_VALID_CLR_INTR_ALL5A     0X0
#define RTC_CFG_VALID_CLR_INTR_ALLA5     0X0

// FIELD IN REGISTER : CFG_VALID_CLR_INTR

#define RTC_CFG_VALID_CLR_INTR_POS      0
#define RTC_CFG_VALID_CLR_INTR_LEN      6
#define RTC_CFG_VALID_CLR_INTR_MASK     0X0000003F
#define RTC_CFG_VALID_CLR_INTR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_CLR_INTR_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_CLR_INTR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_CLR_INTR_SET

#define RTC_CFG_VALID_CLR_INTR_SET_ADDR      RTC_BASE_ADDR + 0X13C
#define RTC_CFG_VALID_CLR_INTR_SET_RSTVAL    0X0
#define RTC_CFG_VALID_CLR_INTR_SET_ALL1      0X0
#define RTC_CFG_VALID_CLR_INTR_SET_ALL0      0X0
#define RTC_CFG_VALID_CLR_INTR_SET_ALL5A     0X0
#define RTC_CFG_VALID_CLR_INTR_SET_ALLA5     0X0

// FIELD IN REGISTER : CFG_VALID_CLR_INTR_SET

#define RTC_CFG_VALID_CLR_INTR_SET_POS      0
#define RTC_CFG_VALID_CLR_INTR_SET_LEN      6
#define RTC_CFG_VALID_CLR_INTR_SET_MASK     0X0000003F
#define RTC_CFG_VALID_CLR_INTR_SET_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_CLR_INTR_SET_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_CLR_INTR_SET_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_CLR_INTR_CLR

#define RTC_CFG_VALID_CLR_INTR_CLR_ADDR      RTC_BASE_ADDR + 0X140
#define RTC_CFG_VALID_CLR_INTR_CLR_RSTVAL    0X0
#define RTC_CFG_VALID_CLR_INTR_CLR_ALL1      0X0
#define RTC_CFG_VALID_CLR_INTR_CLR_ALL0      0X0
#define RTC_CFG_VALID_CLR_INTR_CLR_ALL5A     0X0
#define RTC_CFG_VALID_CLR_INTR_CLR_ALLA5     0X0

// FIELD IN REGISTER : CFG_VALID_CLR_INTR_CLR

#define RTC_CFG_VALID_CLR_INTR_CLR_POS      0
#define RTC_CFG_VALID_CLR_INTR_CLR_LEN      6
#define RTC_CFG_VALID_CLR_INTR_CLR_MASK     0X0000003F
#define RTC_CFG_VALID_CLR_INTR_CLR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_CLR_INTR_CLR_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_CLR_INTR_CLR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_INTR_MASK

#define RTC_CFG_VALID_INTR_MASK_ADDR      RTC_BASE_ADDR + 0X144
#define RTC_CFG_VALID_INTR_MASK_RSTVAL    0X0
#define RTC_CFG_VALID_INTR_MASK_ALL1      0X3F
#define RTC_CFG_VALID_INTR_MASK_ALL0      0X0
#define RTC_CFG_VALID_INTR_MASK_ALL5A     0X1A
#define RTC_CFG_VALID_INTR_MASK_ALLA5     0X25

// FIELD IN REGISTER : CFG_VALID_INTR_MASK

#define RTC_CFG_VALID_INTR_MASK_POS      0
#define RTC_CFG_VALID_INTR_MASK_LEN      6
#define RTC_CFG_VALID_INTR_MASK_MASK     0X0000003F
#define RTC_CFG_VALID_INTR_MASK_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_INTR_MASK_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_INTR_MASK_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_INTR_MASK_SET

#define RTC_CFG_VALID_INTR_MASK_SET_ADDR      RTC_BASE_ADDR + 0X148
#define RTC_CFG_VALID_INTR_MASK_SET_RSTVAL    0X0
#define RTC_CFG_VALID_INTR_MASK_SET_ALL1      0X0
#define RTC_CFG_VALID_INTR_MASK_SET_ALL0      0X0
#define RTC_CFG_VALID_INTR_MASK_SET_ALL5A     0X0
#define RTC_CFG_VALID_INTR_MASK_SET_ALLA5     0X0

// FIELD IN REGISTER : CFG_VALID_INTR_MASK_SET

#define RTC_CFG_VALID_INTR_MASK_SET_POS      0
#define RTC_CFG_VALID_INTR_MASK_SET_LEN      6
#define RTC_CFG_VALID_INTR_MASK_SET_MASK     0X0000003F
#define RTC_CFG_VALID_INTR_MASK_SET_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_INTR_MASK_SET_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_INTR_MASK_SET_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : CFG_VALID_INTR_MASK_CLR

#define RTC_CFG_VALID_INTR_MASK_CLR_ADDR      RTC_BASE_ADDR + 0X14C
#define RTC_CFG_VALID_INTR_MASK_CLR_RSTVAL    0X0
#define RTC_CFG_VALID_INTR_MASK_CLR_ALL1      0X0
#define RTC_CFG_VALID_INTR_MASK_CLR_ALL0      0X0
#define RTC_CFG_VALID_INTR_MASK_CLR_ALL5A     0X0
#define RTC_CFG_VALID_INTR_MASK_CLR_ALLA5     0X0

// FIELD IN REGISTER : CFG_VALID_INTR_MASK_CLR

#define RTC_CFG_VALID_INTR_MASK_CLR_POS      0
#define RTC_CFG_VALID_INTR_MASK_CLR_LEN      6
#define RTC_CFG_VALID_INTR_MASK_CLR_MASK     0X0000003F
#define RTC_CFG_VALID_INTR_MASK_CLR_VAL(w)   (((w) & 0X0000003F) >> 0)
#define RTC_CFG_VALID_INTR_MASK_CLR_SET(w)   w |= ( 0X3F << 0)
#define RTC_CFG_VALID_INTR_MASK_CLR_CLR(w)   w &= ~( 0X3F << 0)

// REGISTER : IRTE_G2

#define RTC_IRTE_G2_ADDR      RTC_BASE_ADDR + 0X150
#define RTC_IRTE_G2_RSTVAL    0X0
#define RTC_IRTE_G2_ALL1      0X1
#define RTC_IRTE_G2_ALL0      0X0
#define RTC_IRTE_G2_ALL5A     0X0
#define RTC_IRTE_G2_ALLA5     0X1

// FIELD IN REGISTER : IRTE_G2

#define RTC_IRTE_G2_POS      0
#define RTC_IRTE_G2_LEN      1
#define RTC_IRTE_G2_MASK     0X00000001
#define RTC_IRTE_G2_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_IRTE_G2_SET(w)   w |= ( 0X1 << 0)
#define RTC_IRTE_G2_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : IRTE_G2_SET

#define RTC_IRTE_G2_SET_ADDR      RTC_BASE_ADDR + 0X154
#define RTC_IRTE_G2_SET_RSTVAL    0X0
#define RTC_IRTE_G2_SET_ALL1      0X0
#define RTC_IRTE_G2_SET_ALL0      0X0
#define RTC_IRTE_G2_SET_ALL5A     0X0
#define RTC_IRTE_G2_SET_ALLA5     0X0

// FIELD IN REGISTER : IRTE_G2_SET

#define RTC_IRTE_G2_SET_POS      0
#define RTC_IRTE_G2_SET_LEN      1
#define RTC_IRTE_G2_SET_MASK     0X00000001
#define RTC_IRTE_G2_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_IRTE_G2_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_IRTE_G2_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : IRTE_G2_CLR

#define RTC_IRTE_G2_CLR_ADDR      RTC_BASE_ADDR + 0X158
#define RTC_IRTE_G2_CLR_RSTVAL    0X0
#define RTC_IRTE_G2_CLR_ALL1      0X0
#define RTC_IRTE_G2_CLR_ALL0      0X0
#define RTC_IRTE_G2_CLR_ALL5A     0X0
#define RTC_IRTE_G2_CLR_ALLA5     0X0

// FIELD IN REGISTER : IRTE_G2_CLR

#define RTC_IRTE_G2_CLR_POS      0
#define RTC_IRTE_G2_CLR_LEN      1
#define RTC_IRTE_G2_CLR_MASK     0X00000001
#define RTC_IRTE_G2_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_IRTE_G2_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_IRTE_G2_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : X32K_XIN

#define RTC_X32K_XIN_ADDR      RTC_BASE_ADDR + 0X15C
#define RTC_X32K_XIN_RSTVAL    0X1F
#define RTC_X32K_XIN_ALL1      0X1F
#define RTC_X32K_XIN_ALL0      0X0
#define RTC_X32K_XIN_ALL5A     0X1A
#define RTC_X32K_XIN_ALLA5     0X5

// FIELD IN REGISTER : X32K_XIN

#define RTC_X32K_XIN_XE_POS      4
#define RTC_X32K_XIN_XE_LEN      1
#define RTC_X32K_XIN_XE_MASK     0X00000010
#define RTC_X32K_XIN_XE_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_X32K_XIN_XE_SET(w)   w |= ( 0X1 << 4)
#define RTC_X32K_XIN_XE_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_X32K_XIN_RF_POS      3
#define RTC_X32K_XIN_RF_LEN      1
#define RTC_X32K_XIN_RF_MASK     0X00000008
#define RTC_X32K_XIN_RF_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_X32K_XIN_RF_SET(w)   w |= ( 0X1 << 3)
#define RTC_X32K_XIN_RF_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_X32K_XIN_DS2_POS      2
#define RTC_X32K_XIN_DS2_LEN      1
#define RTC_X32K_XIN_DS2_MASK     0X00000004
#define RTC_X32K_XIN_DS2_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_X32K_XIN_DS2_SET(w)   w |= ( 0X1 << 2)
#define RTC_X32K_XIN_DS2_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_X32K_XIN_DS1_POS      1
#define RTC_X32K_XIN_DS1_LEN      1
#define RTC_X32K_XIN_DS1_MASK     0X00000002
#define RTC_X32K_XIN_DS1_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_X32K_XIN_DS1_SET(w)   w |= ( 0X1 << 1)
#define RTC_X32K_XIN_DS1_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_X32K_XIN_DS0_POS      0
#define RTC_X32K_XIN_DS0_LEN      1
#define RTC_X32K_XIN_DS0_MASK     0X00000001
#define RTC_X32K_XIN_DS0_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_X32K_XIN_DS0_SET(w)   w |= ( 0X1 << 0)
#define RTC_X32K_XIN_DS0_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : X32K_XIN_SET

#define RTC_X32K_XIN_SET_ADDR      RTC_BASE_ADDR + 0X160
#define RTC_X32K_XIN_SET_RSTVAL    0X0
#define RTC_X32K_XIN_SET_ALL1      0X0
#define RTC_X32K_XIN_SET_ALL0      0X0
#define RTC_X32K_XIN_SET_ALL5A     0X0
#define RTC_X32K_XIN_SET_ALLA5     0X0

// FIELD IN REGISTER : X32K_XIN_SET

#define RTC_X32K_XIN_XE_SET_POS      4
#define RTC_X32K_XIN_XE_SET_LEN      1
#define RTC_X32K_XIN_XE_SET_MASK     0X00000010
#define RTC_X32K_XIN_XE_SET_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_X32K_XIN_XE_SET_SET(w)   w |= ( 0X1 << 4)
#define RTC_X32K_XIN_XE_SET_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_X32K_XIN_RF_SET_POS      3
#define RTC_X32K_XIN_RF_SET_LEN      1
#define RTC_X32K_XIN_RF_SET_MASK     0X00000008
#define RTC_X32K_XIN_RF_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_X32K_XIN_RF_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_X32K_XIN_RF_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_X32K_XIN_DS2_SET_POS      2
#define RTC_X32K_XIN_DS2_SET_LEN      1
#define RTC_X32K_XIN_DS2_SET_MASK     0X00000004
#define RTC_X32K_XIN_DS2_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_X32K_XIN_DS2_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_X32K_XIN_DS2_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_X32K_XIN_DS1_SET_POS      1
#define RTC_X32K_XIN_DS1_SET_LEN      1
#define RTC_X32K_XIN_DS1_SET_MASK     0X00000002
#define RTC_X32K_XIN_DS1_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_X32K_XIN_DS1_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_X32K_XIN_DS1_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_X32K_XIN_DS0_SET_POS      0
#define RTC_X32K_XIN_DS0_SET_LEN      1
#define RTC_X32K_XIN_DS0_SET_MASK     0X00000001
#define RTC_X32K_XIN_DS0_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_X32K_XIN_DS0_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_X32K_XIN_DS0_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : X32K_XIN_CLR

#define RTC_X32K_XIN_CLR_ADDR      RTC_BASE_ADDR + 0X164
#define RTC_X32K_XIN_CLR_RSTVAL    0X0
#define RTC_X32K_XIN_CLR_ALL1      0X0
#define RTC_X32K_XIN_CLR_ALL0      0X0
#define RTC_X32K_XIN_CLR_ALL5A     0X0
#define RTC_X32K_XIN_CLR_ALLA5     0X0

// FIELD IN REGISTER : X32K_XIN_CLR

#define RTC_X32K_XIN_XE_CLR_POS      4
#define RTC_X32K_XIN_XE_CLR_LEN      1
#define RTC_X32K_XIN_XE_CLR_MASK     0X00000010
#define RTC_X32K_XIN_XE_CLR_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_X32K_XIN_XE_CLR_SET(w)   w |= ( 0X1 << 4)
#define RTC_X32K_XIN_XE_CLR_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_X32K_XIN_RF_CLR_POS      3
#define RTC_X32K_XIN_RF_CLR_LEN      1
#define RTC_X32K_XIN_RF_CLR_MASK     0X00000008
#define RTC_X32K_XIN_RF_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_X32K_XIN_RF_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_X32K_XIN_RF_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_X32K_XIN_DS2_CLR_POS      2
#define RTC_X32K_XIN_DS2_CLR_LEN      1
#define RTC_X32K_XIN_DS2_CLR_MASK     0X00000004
#define RTC_X32K_XIN_DS2_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_X32K_XIN_DS2_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_X32K_XIN_DS2_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_X32K_XIN_DS1_CLR_POS      1
#define RTC_X32K_XIN_DS1_CLR_LEN      1
#define RTC_X32K_XIN_DS1_CLR_MASK     0X00000002
#define RTC_X32K_XIN_DS1_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_X32K_XIN_DS1_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_X32K_XIN_DS1_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_X32K_XIN_DS0_CLR_POS      0
#define RTC_X32K_XIN_DS0_CLR_LEN      1
#define RTC_X32K_XIN_DS0_CLR_MASK     0X00000001
#define RTC_X32K_XIN_DS0_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_X32K_XIN_DS0_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_X32K_XIN_DS0_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT0

#define RTC_PWR_INT0_ADDR      RTC_BASE_ADDR + 0X168
#define RTC_PWR_INT0_RSTVAL    0X3
#define RTC_PWR_INT0_ALL1      0X7F
#define RTC_PWR_INT0_ALL0      0X0
#define RTC_PWR_INT0_ALL5A     0X5A
#define RTC_PWR_INT0_ALLA5     0X25

// FIELD IN REGISTER : PWR_INT0

#define RTC_PWR_INT0_PS_POS      6
#define RTC_PWR_INT0_PS_LEN      1
#define RTC_PWR_INT0_PS_MASK     0X00000040
#define RTC_PWR_INT0_PS_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_INT0_PS_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_INT0_PS_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_INT0_PE_POS      5
#define RTC_PWR_INT0_PE_LEN      1
#define RTC_PWR_INT0_PE_MASK     0X00000020
#define RTC_PWR_INT0_PE_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_INT0_PE_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_INT0_PE_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_INT0_ST_POS      4
#define RTC_PWR_INT0_ST_LEN      1
#define RTC_PWR_INT0_ST_MASK     0X00000010
#define RTC_PWR_INT0_ST_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_INT0_ST_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_INT0_ST_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_INT0_DS3_POS      3
#define RTC_PWR_INT0_DS3_LEN      1
#define RTC_PWR_INT0_DS3_MASK     0X00000008
#define RTC_PWR_INT0_DS3_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_INT0_DS3_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_INT0_DS3_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_INT0_DS2_POS      2
#define RTC_PWR_INT0_DS2_LEN      1
#define RTC_PWR_INT0_DS2_MASK     0X00000004
#define RTC_PWR_INT0_DS2_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_INT0_DS2_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_INT0_DS2_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_INT0_DS1_POS      1
#define RTC_PWR_INT0_DS1_LEN      1
#define RTC_PWR_INT0_DS1_MASK     0X00000002
#define RTC_PWR_INT0_DS1_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_INT0_DS1_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_INT0_DS1_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_INT0_DS0_POS      0
#define RTC_PWR_INT0_DS0_LEN      1
#define RTC_PWR_INT0_DS0_MASK     0X00000001
#define RTC_PWR_INT0_DS0_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT0_DS0_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT0_DS0_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT0_SET

#define RTC_PWR_INT0_SET_ADDR      RTC_BASE_ADDR + 0X16C
#define RTC_PWR_INT0_SET_RSTVAL    0X0
#define RTC_PWR_INT0_SET_ALL1      0X0
#define RTC_PWR_INT0_SET_ALL0      0X0
#define RTC_PWR_INT0_SET_ALL5A     0X0
#define RTC_PWR_INT0_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_SET

#define RTC_PWR_INT0_PS_SET_POS      6
#define RTC_PWR_INT0_PS_SET_LEN      1
#define RTC_PWR_INT0_PS_SET_MASK     0X00000040
#define RTC_PWR_INT0_PS_SET_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_INT0_PS_SET_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_INT0_PS_SET_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_INT0_PE_SET_POS      5
#define RTC_PWR_INT0_PE_SET_LEN      1
#define RTC_PWR_INT0_PE_SET_MASK     0X00000020
#define RTC_PWR_INT0_PE_SET_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_INT0_PE_SET_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_INT0_PE_SET_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_INT0_ST_SET_POS      4
#define RTC_PWR_INT0_ST_SET_LEN      1
#define RTC_PWR_INT0_ST_SET_MASK     0X00000010
#define RTC_PWR_INT0_ST_SET_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_INT0_ST_SET_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_INT0_ST_SET_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_INT0_DS3_SET_POS      3
#define RTC_PWR_INT0_DS3_SET_LEN      1
#define RTC_PWR_INT0_DS3_SET_MASK     0X00000008
#define RTC_PWR_INT0_DS3_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_INT0_DS3_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_INT0_DS3_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_INT0_DS2_SET_POS      2
#define RTC_PWR_INT0_DS2_SET_LEN      1
#define RTC_PWR_INT0_DS2_SET_MASK     0X00000004
#define RTC_PWR_INT0_DS2_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_INT0_DS2_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_INT0_DS2_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_INT0_DS1_SET_POS      1
#define RTC_PWR_INT0_DS1_SET_LEN      1
#define RTC_PWR_INT0_DS1_SET_MASK     0X00000002
#define RTC_PWR_INT0_DS1_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_INT0_DS1_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_INT0_DS1_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_INT0_DS0_SET_POS      0
#define RTC_PWR_INT0_DS0_SET_LEN      1
#define RTC_PWR_INT0_DS0_SET_MASK     0X00000001
#define RTC_PWR_INT0_DS0_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT0_DS0_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT0_DS0_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT0_CLR

#define RTC_PWR_INT0_CLR_ADDR      RTC_BASE_ADDR + 0X170
#define RTC_PWR_INT0_CLR_RSTVAL    0X0
#define RTC_PWR_INT0_CLR_ALL1      0X0
#define RTC_PWR_INT0_CLR_ALL0      0X0
#define RTC_PWR_INT0_CLR_ALL5A     0X0
#define RTC_PWR_INT0_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_CLR

#define RTC_PWR_INT0_PS_CLR_POS      6
#define RTC_PWR_INT0_PS_CLR_LEN      1
#define RTC_PWR_INT0_PS_CLR_MASK     0X00000040
#define RTC_PWR_INT0_PS_CLR_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_INT0_PS_CLR_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_INT0_PS_CLR_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_INT0_PE_CLR_POS      5
#define RTC_PWR_INT0_PE_CLR_LEN      1
#define RTC_PWR_INT0_PE_CLR_MASK     0X00000020
#define RTC_PWR_INT0_PE_CLR_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_INT0_PE_CLR_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_INT0_PE_CLR_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_INT0_ST_CLR_POS      4
#define RTC_PWR_INT0_ST_CLR_LEN      1
#define RTC_PWR_INT0_ST_CLR_MASK     0X00000010
#define RTC_PWR_INT0_ST_CLR_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_INT0_ST_CLR_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_INT0_ST_CLR_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_INT0_DS3_CLR_POS      3
#define RTC_PWR_INT0_DS3_CLR_LEN      1
#define RTC_PWR_INT0_DS3_CLR_MASK     0X00000008
#define RTC_PWR_INT0_DS3_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_INT0_DS3_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_INT0_DS3_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_INT0_DS2_CLR_POS      2
#define RTC_PWR_INT0_DS2_CLR_LEN      1
#define RTC_PWR_INT0_DS2_CLR_MASK     0X00000004
#define RTC_PWR_INT0_DS2_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_INT0_DS2_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_INT0_DS2_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_INT0_DS1_CLR_POS      1
#define RTC_PWR_INT0_DS1_CLR_LEN      1
#define RTC_PWR_INT0_DS1_CLR_MASK     0X00000002
#define RTC_PWR_INT0_DS1_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_INT0_DS1_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_INT0_DS1_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_INT0_DS0_CLR_POS      0
#define RTC_PWR_INT0_DS0_CLR_LEN      1
#define RTC_PWR_INT0_DS0_CLR_MASK     0X00000001
#define RTC_PWR_INT0_DS0_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT0_DS0_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT0_DS0_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT1

#define RTC_PWR_INT1_ADDR      RTC_BASE_ADDR + 0X174
#define RTC_PWR_INT1_RSTVAL    0X3
#define RTC_PWR_INT1_ALL1      0X7F
#define RTC_PWR_INT1_ALL0      0X0
#define RTC_PWR_INT1_ALL5A     0X5A
#define RTC_PWR_INT1_ALLA5     0X25

// FIELD IN REGISTER : PWR_INT1

#define RTC_PWR_INT1_PS_POS      6
#define RTC_PWR_INT1_PS_LEN      1
#define RTC_PWR_INT1_PS_MASK     0X00000040
#define RTC_PWR_INT1_PS_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_INT1_PS_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_INT1_PS_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_INT1_PE_POS      5
#define RTC_PWR_INT1_PE_LEN      1
#define RTC_PWR_INT1_PE_MASK     0X00000020
#define RTC_PWR_INT1_PE_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_INT1_PE_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_INT1_PE_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_INT1_ST_POS      4
#define RTC_PWR_INT1_ST_LEN      1
#define RTC_PWR_INT1_ST_MASK     0X00000010
#define RTC_PWR_INT1_ST_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_INT1_ST_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_INT1_ST_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_INT1_DS3_POS      3
#define RTC_PWR_INT1_DS3_LEN      1
#define RTC_PWR_INT1_DS3_MASK     0X00000008
#define RTC_PWR_INT1_DS3_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_INT1_DS3_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_INT1_DS3_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_INT1_DS2_POS      2
#define RTC_PWR_INT1_DS2_LEN      1
#define RTC_PWR_INT1_DS2_MASK     0X00000004
#define RTC_PWR_INT1_DS2_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_INT1_DS2_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_INT1_DS2_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_INT1_DS1_POS      1
#define RTC_PWR_INT1_DS1_LEN      1
#define RTC_PWR_INT1_DS1_MASK     0X00000002
#define RTC_PWR_INT1_DS1_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_INT1_DS1_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_INT1_DS1_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_INT1_DS0_POS      0
#define RTC_PWR_INT1_DS0_LEN      1
#define RTC_PWR_INT1_DS0_MASK     0X00000001
#define RTC_PWR_INT1_DS0_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT1_DS0_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT1_DS0_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT1_SET

#define RTC_PWR_INT1_SET_ADDR      RTC_BASE_ADDR + 0X178
#define RTC_PWR_INT1_SET_RSTVAL    0X0
#define RTC_PWR_INT1_SET_ALL1      0X0
#define RTC_PWR_INT1_SET_ALL0      0X0
#define RTC_PWR_INT1_SET_ALL5A     0X0
#define RTC_PWR_INT1_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT1_SET

#define RTC_PWR_INT1_PS_SET_POS      6
#define RTC_PWR_INT1_PS_SET_LEN      1
#define RTC_PWR_INT1_PS_SET_MASK     0X00000040
#define RTC_PWR_INT1_PS_SET_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_INT1_PS_SET_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_INT1_PS_SET_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_INT1_PE_SET_POS      5
#define RTC_PWR_INT1_PE_SET_LEN      1
#define RTC_PWR_INT1_PE_SET_MASK     0X00000020
#define RTC_PWR_INT1_PE_SET_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_INT1_PE_SET_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_INT1_PE_SET_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_INT1_ST_SET_POS      4
#define RTC_PWR_INT1_ST_SET_LEN      1
#define RTC_PWR_INT1_ST_SET_MASK     0X00000010
#define RTC_PWR_INT1_ST_SET_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_INT1_ST_SET_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_INT1_ST_SET_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_INT1_DS3_SET_POS      3
#define RTC_PWR_INT1_DS3_SET_LEN      1
#define RTC_PWR_INT1_DS3_SET_MASK     0X00000008
#define RTC_PWR_INT1_DS3_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_INT1_DS3_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_INT1_DS3_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_INT1_DS2_SET_POS      2
#define RTC_PWR_INT1_DS2_SET_LEN      1
#define RTC_PWR_INT1_DS2_SET_MASK     0X00000004
#define RTC_PWR_INT1_DS2_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_INT1_DS2_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_INT1_DS2_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_INT1_DS1_SET_POS      1
#define RTC_PWR_INT1_DS1_SET_LEN      1
#define RTC_PWR_INT1_DS1_SET_MASK     0X00000002
#define RTC_PWR_INT1_DS1_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_INT1_DS1_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_INT1_DS1_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_INT1_DS0_SET_POS      0
#define RTC_PWR_INT1_DS0_SET_LEN      1
#define RTC_PWR_INT1_DS0_SET_MASK     0X00000001
#define RTC_PWR_INT1_DS0_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT1_DS0_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT1_DS0_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT1_CLR

#define RTC_PWR_INT1_CLR_ADDR      RTC_BASE_ADDR + 0X17C
#define RTC_PWR_INT1_CLR_RSTVAL    0X0
#define RTC_PWR_INT1_CLR_ALL1      0X0
#define RTC_PWR_INT1_CLR_ALL0      0X0
#define RTC_PWR_INT1_CLR_ALL5A     0X0
#define RTC_PWR_INT1_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT1_CLR

#define RTC_PWR_INT1_PS_CLR_POS      6
#define RTC_PWR_INT1_PS_CLR_LEN      1
#define RTC_PWR_INT1_PS_CLR_MASK     0X00000040
#define RTC_PWR_INT1_PS_CLR_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_INT1_PS_CLR_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_INT1_PS_CLR_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_INT1_PE_CLR_POS      5
#define RTC_PWR_INT1_PE_CLR_LEN      1
#define RTC_PWR_INT1_PE_CLR_MASK     0X00000020
#define RTC_PWR_INT1_PE_CLR_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_INT1_PE_CLR_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_INT1_PE_CLR_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_INT1_ST_CLR_POS      4
#define RTC_PWR_INT1_ST_CLR_LEN      1
#define RTC_PWR_INT1_ST_CLR_MASK     0X00000010
#define RTC_PWR_INT1_ST_CLR_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_INT1_ST_CLR_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_INT1_ST_CLR_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_INT1_DS3_CLR_POS      3
#define RTC_PWR_INT1_DS3_CLR_LEN      1
#define RTC_PWR_INT1_DS3_CLR_MASK     0X00000008
#define RTC_PWR_INT1_DS3_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_INT1_DS3_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_INT1_DS3_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_INT1_DS2_CLR_POS      2
#define RTC_PWR_INT1_DS2_CLR_LEN      1
#define RTC_PWR_INT1_DS2_CLR_MASK     0X00000004
#define RTC_PWR_INT1_DS2_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_INT1_DS2_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_INT1_DS2_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_INT1_DS1_CLR_POS      1
#define RTC_PWR_INT1_DS1_CLR_LEN      1
#define RTC_PWR_INT1_DS1_CLR_MASK     0X00000002
#define RTC_PWR_INT1_DS1_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_INT1_DS1_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_INT1_DS1_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_INT1_DS0_CLR_POS      0
#define RTC_PWR_INT1_DS0_CLR_LEN      1
#define RTC_PWR_INT1_DS0_CLR_MASK     0X00000001
#define RTC_PWR_INT1_DS0_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT1_DS0_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT1_DS0_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ0

#define RTC_PWR_SEQ0_ADDR      RTC_BASE_ADDR + 0X180
#define RTC_PWR_SEQ0_RSTVAL    0X3
#define RTC_PWR_SEQ0_ALL1      0X7F
#define RTC_PWR_SEQ0_ALL0      0X0
#define RTC_PWR_SEQ0_ALL5A     0X5A
#define RTC_PWR_SEQ0_ALLA5     0X25

// FIELD IN REGISTER : PWR_SEQ0

#define RTC_PWR_SEQ0_PS_POS      6
#define RTC_PWR_SEQ0_PS_LEN      1
#define RTC_PWR_SEQ0_PS_MASK     0X00000040
#define RTC_PWR_SEQ0_PS_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ0_PS_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ0_PS_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ0_PE_POS      5
#define RTC_PWR_SEQ0_PE_LEN      1
#define RTC_PWR_SEQ0_PE_MASK     0X00000020
#define RTC_PWR_SEQ0_PE_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ0_PE_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ0_PE_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ0_ST_POS      4
#define RTC_PWR_SEQ0_ST_LEN      1
#define RTC_PWR_SEQ0_ST_MASK     0X00000010
#define RTC_PWR_SEQ0_ST_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ0_ST_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ0_ST_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ0_DS3_POS      3
#define RTC_PWR_SEQ0_DS3_LEN      1
#define RTC_PWR_SEQ0_DS3_MASK     0X00000008
#define RTC_PWR_SEQ0_DS3_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ0_DS3_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ0_DS3_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ0_DS2_POS      2
#define RTC_PWR_SEQ0_DS2_LEN      1
#define RTC_PWR_SEQ0_DS2_MASK     0X00000004
#define RTC_PWR_SEQ0_DS2_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ0_DS2_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ0_DS2_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ0_DS1_POS      1
#define RTC_PWR_SEQ0_DS1_LEN      1
#define RTC_PWR_SEQ0_DS1_MASK     0X00000002
#define RTC_PWR_SEQ0_DS1_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ0_DS1_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ0_DS1_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ0_DS0_POS      0
#define RTC_PWR_SEQ0_DS0_LEN      1
#define RTC_PWR_SEQ0_DS0_MASK     0X00000001
#define RTC_PWR_SEQ0_DS0_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ0_DS0_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ0_DS0_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ0_SET

#define RTC_PWR_SEQ0_SET_ADDR      RTC_BASE_ADDR + 0X184
#define RTC_PWR_SEQ0_SET_RSTVAL    0X0
#define RTC_PWR_SEQ0_SET_ALL1      0X0
#define RTC_PWR_SEQ0_SET_ALL0      0X0
#define RTC_PWR_SEQ0_SET_ALL5A     0X0
#define RTC_PWR_SEQ0_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ0_SET

#define RTC_PWR_SEQ0_PS_SET_POS      6
#define RTC_PWR_SEQ0_PS_SET_LEN      1
#define RTC_PWR_SEQ0_PS_SET_MASK     0X00000040
#define RTC_PWR_SEQ0_PS_SET_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ0_PS_SET_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ0_PS_SET_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ0_PE_SET_POS      5
#define RTC_PWR_SEQ0_PE_SET_LEN      1
#define RTC_PWR_SEQ0_PE_SET_MASK     0X00000020
#define RTC_PWR_SEQ0_PE_SET_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ0_PE_SET_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ0_PE_SET_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ0_ST_SET_POS      4
#define RTC_PWR_SEQ0_ST_SET_LEN      1
#define RTC_PWR_SEQ0_ST_SET_MASK     0X00000010
#define RTC_PWR_SEQ0_ST_SET_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ0_ST_SET_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ0_ST_SET_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ0_DS3_SET_POS      3
#define RTC_PWR_SEQ0_DS3_SET_LEN      1
#define RTC_PWR_SEQ0_DS3_SET_MASK     0X00000008
#define RTC_PWR_SEQ0_DS3_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ0_DS3_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ0_DS3_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ0_DS2_SET_POS      2
#define RTC_PWR_SEQ0_DS2_SET_LEN      1
#define RTC_PWR_SEQ0_DS2_SET_MASK     0X00000004
#define RTC_PWR_SEQ0_DS2_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ0_DS2_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ0_DS2_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ0_DS1_SET_POS      1
#define RTC_PWR_SEQ0_DS1_SET_LEN      1
#define RTC_PWR_SEQ0_DS1_SET_MASK     0X00000002
#define RTC_PWR_SEQ0_DS1_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ0_DS1_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ0_DS1_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ0_DS0_SET_POS      0
#define RTC_PWR_SEQ0_DS0_SET_LEN      1
#define RTC_PWR_SEQ0_DS0_SET_MASK     0X00000001
#define RTC_PWR_SEQ0_DS0_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ0_DS0_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ0_DS0_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ0_CLR

#define RTC_PWR_SEQ0_CLR_ADDR      RTC_BASE_ADDR + 0X188
#define RTC_PWR_SEQ0_CLR_RSTVAL    0X0
#define RTC_PWR_SEQ0_CLR_ALL1      0X0
#define RTC_PWR_SEQ0_CLR_ALL0      0X0
#define RTC_PWR_SEQ0_CLR_ALL5A     0X0
#define RTC_PWR_SEQ0_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ0_CLR

#define RTC_PWR_SEQ0_PS_CLR_POS      6
#define RTC_PWR_SEQ0_PS_CLR_LEN      1
#define RTC_PWR_SEQ0_PS_CLR_MASK     0X00000040
#define RTC_PWR_SEQ0_PS_CLR_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ0_PS_CLR_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ0_PS_CLR_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ0_PE_CLR_POS      5
#define RTC_PWR_SEQ0_PE_CLR_LEN      1
#define RTC_PWR_SEQ0_PE_CLR_MASK     0X00000020
#define RTC_PWR_SEQ0_PE_CLR_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ0_PE_CLR_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ0_PE_CLR_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ0_ST_CLR_POS      4
#define RTC_PWR_SEQ0_ST_CLR_LEN      1
#define RTC_PWR_SEQ0_ST_CLR_MASK     0X00000010
#define RTC_PWR_SEQ0_ST_CLR_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ0_ST_CLR_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ0_ST_CLR_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ0_DS3_CLR_POS      3
#define RTC_PWR_SEQ0_DS3_CLR_LEN      1
#define RTC_PWR_SEQ0_DS3_CLR_MASK     0X00000008
#define RTC_PWR_SEQ0_DS3_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ0_DS3_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ0_DS3_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ0_DS2_CLR_POS      2
#define RTC_PWR_SEQ0_DS2_CLR_LEN      1
#define RTC_PWR_SEQ0_DS2_CLR_MASK     0X00000004
#define RTC_PWR_SEQ0_DS2_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ0_DS2_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ0_DS2_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ0_DS1_CLR_POS      1
#define RTC_PWR_SEQ0_DS1_CLR_LEN      1
#define RTC_PWR_SEQ0_DS1_CLR_MASK     0X00000002
#define RTC_PWR_SEQ0_DS1_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ0_DS1_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ0_DS1_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ0_DS0_CLR_POS      0
#define RTC_PWR_SEQ0_DS0_CLR_LEN      1
#define RTC_PWR_SEQ0_DS0_CLR_MASK     0X00000001
#define RTC_PWR_SEQ0_DS0_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ0_DS0_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ0_DS0_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ1

#define RTC_PWR_SEQ1_ADDR      RTC_BASE_ADDR + 0X18C
#define RTC_PWR_SEQ1_RSTVAL    0X3
#define RTC_PWR_SEQ1_ALL1      0X7F
#define RTC_PWR_SEQ1_ALL0      0X0
#define RTC_PWR_SEQ1_ALL5A     0X5A
#define RTC_PWR_SEQ1_ALLA5     0X25

// FIELD IN REGISTER : PWR_SEQ1

#define RTC_PWR_SEQ1_PS_POS      6
#define RTC_PWR_SEQ1_PS_LEN      1
#define RTC_PWR_SEQ1_PS_MASK     0X00000040
#define RTC_PWR_SEQ1_PS_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ1_PS_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ1_PS_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ1_PE_POS      5
#define RTC_PWR_SEQ1_PE_LEN      1
#define RTC_PWR_SEQ1_PE_MASK     0X00000020
#define RTC_PWR_SEQ1_PE_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ1_PE_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ1_PE_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ1_ST_POS      4
#define RTC_PWR_SEQ1_ST_LEN      1
#define RTC_PWR_SEQ1_ST_MASK     0X00000010
#define RTC_PWR_SEQ1_ST_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ1_ST_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ1_ST_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ1_DS3_POS      3
#define RTC_PWR_SEQ1_DS3_LEN      1
#define RTC_PWR_SEQ1_DS3_MASK     0X00000008
#define RTC_PWR_SEQ1_DS3_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ1_DS3_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ1_DS3_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ1_DS2_POS      2
#define RTC_PWR_SEQ1_DS2_LEN      1
#define RTC_PWR_SEQ1_DS2_MASK     0X00000004
#define RTC_PWR_SEQ1_DS2_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ1_DS2_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ1_DS2_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ1_DS1_POS      1
#define RTC_PWR_SEQ1_DS1_LEN      1
#define RTC_PWR_SEQ1_DS1_MASK     0X00000002
#define RTC_PWR_SEQ1_DS1_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ1_DS1_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ1_DS1_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ1_DS0_POS      0
#define RTC_PWR_SEQ1_DS0_LEN      1
#define RTC_PWR_SEQ1_DS0_MASK     0X00000001
#define RTC_PWR_SEQ1_DS0_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ1_DS0_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ1_DS0_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ1_SET

#define RTC_PWR_SEQ1_SET_ADDR      RTC_BASE_ADDR + 0X190
#define RTC_PWR_SEQ1_SET_RSTVAL    0X0
#define RTC_PWR_SEQ1_SET_ALL1      0X0
#define RTC_PWR_SEQ1_SET_ALL0      0X0
#define RTC_PWR_SEQ1_SET_ALL5A     0X0
#define RTC_PWR_SEQ1_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ1_SET

#define RTC_PWR_SEQ1_PS_SET_POS      6
#define RTC_PWR_SEQ1_PS_SET_LEN      1
#define RTC_PWR_SEQ1_PS_SET_MASK     0X00000040
#define RTC_PWR_SEQ1_PS_SET_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ1_PS_SET_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ1_PS_SET_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ1_PE_SET_POS      5
#define RTC_PWR_SEQ1_PE_SET_LEN      1
#define RTC_PWR_SEQ1_PE_SET_MASK     0X00000020
#define RTC_PWR_SEQ1_PE_SET_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ1_PE_SET_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ1_PE_SET_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ1_ST_SET_POS      4
#define RTC_PWR_SEQ1_ST_SET_LEN      1
#define RTC_PWR_SEQ1_ST_SET_MASK     0X00000010
#define RTC_PWR_SEQ1_ST_SET_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ1_ST_SET_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ1_ST_SET_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ1_DS3_SET_POS      3
#define RTC_PWR_SEQ1_DS3_SET_LEN      1
#define RTC_PWR_SEQ1_DS3_SET_MASK     0X00000008
#define RTC_PWR_SEQ1_DS3_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ1_DS3_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ1_DS3_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ1_DS2_SET_POS      2
#define RTC_PWR_SEQ1_DS2_SET_LEN      1
#define RTC_PWR_SEQ1_DS2_SET_MASK     0X00000004
#define RTC_PWR_SEQ1_DS2_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ1_DS2_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ1_DS2_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ1_DS1_SET_POS      1
#define RTC_PWR_SEQ1_DS1_SET_LEN      1
#define RTC_PWR_SEQ1_DS1_SET_MASK     0X00000002
#define RTC_PWR_SEQ1_DS1_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ1_DS1_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ1_DS1_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ1_DS0_SET_POS      0
#define RTC_PWR_SEQ1_DS0_SET_LEN      1
#define RTC_PWR_SEQ1_DS0_SET_MASK     0X00000001
#define RTC_PWR_SEQ1_DS0_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ1_DS0_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ1_DS0_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ1_CLR

#define RTC_PWR_SEQ1_CLR_ADDR      RTC_BASE_ADDR + 0X194
#define RTC_PWR_SEQ1_CLR_RSTVAL    0X0
#define RTC_PWR_SEQ1_CLR_ALL1      0X0
#define RTC_PWR_SEQ1_CLR_ALL0      0X0
#define RTC_PWR_SEQ1_CLR_ALL5A     0X0
#define RTC_PWR_SEQ1_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ1_CLR

#define RTC_PWR_SEQ1_PS_CLR_POS      6
#define RTC_PWR_SEQ1_PS_CLR_LEN      1
#define RTC_PWR_SEQ1_PS_CLR_MASK     0X00000040
#define RTC_PWR_SEQ1_PS_CLR_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ1_PS_CLR_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ1_PS_CLR_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ1_PE_CLR_POS      5
#define RTC_PWR_SEQ1_PE_CLR_LEN      1
#define RTC_PWR_SEQ1_PE_CLR_MASK     0X00000020
#define RTC_PWR_SEQ1_PE_CLR_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ1_PE_CLR_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ1_PE_CLR_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ1_ST_CLR_POS      4
#define RTC_PWR_SEQ1_ST_CLR_LEN      1
#define RTC_PWR_SEQ1_ST_CLR_MASK     0X00000010
#define RTC_PWR_SEQ1_ST_CLR_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ1_ST_CLR_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ1_ST_CLR_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ1_DS3_CLR_POS      3
#define RTC_PWR_SEQ1_DS3_CLR_LEN      1
#define RTC_PWR_SEQ1_DS3_CLR_MASK     0X00000008
#define RTC_PWR_SEQ1_DS3_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ1_DS3_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ1_DS3_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ1_DS2_CLR_POS      2
#define RTC_PWR_SEQ1_DS2_CLR_LEN      1
#define RTC_PWR_SEQ1_DS2_CLR_MASK     0X00000004
#define RTC_PWR_SEQ1_DS2_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ1_DS2_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ1_DS2_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ1_DS1_CLR_POS      1
#define RTC_PWR_SEQ1_DS1_CLR_LEN      1
#define RTC_PWR_SEQ1_DS1_CLR_MASK     0X00000002
#define RTC_PWR_SEQ1_DS1_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ1_DS1_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ1_DS1_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ1_DS0_CLR_POS      0
#define RTC_PWR_SEQ1_DS0_CLR_LEN      1
#define RTC_PWR_SEQ1_DS0_CLR_MASK     0X00000001
#define RTC_PWR_SEQ1_DS0_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ1_DS0_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ1_DS0_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ2

#define RTC_PWR_SEQ2_ADDR      RTC_BASE_ADDR + 0X198
#define RTC_PWR_SEQ2_RSTVAL    0X3
#define RTC_PWR_SEQ2_ALL1      0X7F
#define RTC_PWR_SEQ2_ALL0      0X0
#define RTC_PWR_SEQ2_ALL5A     0X5A
#define RTC_PWR_SEQ2_ALLA5     0X25

// FIELD IN REGISTER : PWR_SEQ2

#define RTC_PWR_SEQ2_PS_POS      6
#define RTC_PWR_SEQ2_PS_LEN      1
#define RTC_PWR_SEQ2_PS_MASK     0X00000040
#define RTC_PWR_SEQ2_PS_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ2_PS_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ2_PS_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ2_PE_POS      5
#define RTC_PWR_SEQ2_PE_LEN      1
#define RTC_PWR_SEQ2_PE_MASK     0X00000020
#define RTC_PWR_SEQ2_PE_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ2_PE_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ2_PE_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ2_ST_POS      4
#define RTC_PWR_SEQ2_ST_LEN      1
#define RTC_PWR_SEQ2_ST_MASK     0X00000010
#define RTC_PWR_SEQ2_ST_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ2_ST_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ2_ST_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ2_DS3_POS      3
#define RTC_PWR_SEQ2_DS3_LEN      1
#define RTC_PWR_SEQ2_DS3_MASK     0X00000008
#define RTC_PWR_SEQ2_DS3_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ2_DS3_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ2_DS3_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ2_DS2_POS      2
#define RTC_PWR_SEQ2_DS2_LEN      1
#define RTC_PWR_SEQ2_DS2_MASK     0X00000004
#define RTC_PWR_SEQ2_DS2_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ2_DS2_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ2_DS2_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ2_DS1_POS      1
#define RTC_PWR_SEQ2_DS1_LEN      1
#define RTC_PWR_SEQ2_DS1_MASK     0X00000002
#define RTC_PWR_SEQ2_DS1_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ2_DS1_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ2_DS1_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ2_DS0_POS      0
#define RTC_PWR_SEQ2_DS0_LEN      1
#define RTC_PWR_SEQ2_DS0_MASK     0X00000001
#define RTC_PWR_SEQ2_DS0_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ2_DS0_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ2_DS0_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ2_SET

#define RTC_PWR_SEQ2_SET_ADDR      RTC_BASE_ADDR + 0X19C
#define RTC_PWR_SEQ2_SET_RSTVAL    0X0
#define RTC_PWR_SEQ2_SET_ALL1      0X0
#define RTC_PWR_SEQ2_SET_ALL0      0X0
#define RTC_PWR_SEQ2_SET_ALL5A     0X0
#define RTC_PWR_SEQ2_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ2_SET

#define RTC_PWR_SEQ2_PS_SET_POS      6
#define RTC_PWR_SEQ2_PS_SET_LEN      1
#define RTC_PWR_SEQ2_PS_SET_MASK     0X00000040
#define RTC_PWR_SEQ2_PS_SET_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ2_PS_SET_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ2_PS_SET_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ2_PE_SET_POS      5
#define RTC_PWR_SEQ2_PE_SET_LEN      1
#define RTC_PWR_SEQ2_PE_SET_MASK     0X00000020
#define RTC_PWR_SEQ2_PE_SET_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ2_PE_SET_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ2_PE_SET_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ2_ST_SET_POS      4
#define RTC_PWR_SEQ2_ST_SET_LEN      1
#define RTC_PWR_SEQ2_ST_SET_MASK     0X00000010
#define RTC_PWR_SEQ2_ST_SET_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ2_ST_SET_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ2_ST_SET_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ2_DS3_SET_POS      3
#define RTC_PWR_SEQ2_DS3_SET_LEN      1
#define RTC_PWR_SEQ2_DS3_SET_MASK     0X00000008
#define RTC_PWR_SEQ2_DS3_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ2_DS3_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ2_DS3_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ2_DS2_SET_POS      2
#define RTC_PWR_SEQ2_DS2_SET_LEN      1
#define RTC_PWR_SEQ2_DS2_SET_MASK     0X00000004
#define RTC_PWR_SEQ2_DS2_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ2_DS2_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ2_DS2_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ2_DS1_SET_POS      1
#define RTC_PWR_SEQ2_DS1_SET_LEN      1
#define RTC_PWR_SEQ2_DS1_SET_MASK     0X00000002
#define RTC_PWR_SEQ2_DS1_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ2_DS1_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ2_DS1_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ2_DS0_SET_POS      0
#define RTC_PWR_SEQ2_DS0_SET_LEN      1
#define RTC_PWR_SEQ2_DS0_SET_MASK     0X00000001
#define RTC_PWR_SEQ2_DS0_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ2_DS0_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ2_DS0_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_SEQ2_CLR

#define RTC_PWR_SEQ2_CLR_ADDR      RTC_BASE_ADDR + 0X1A0
#define RTC_PWR_SEQ2_CLR_RSTVAL    0X0
#define RTC_PWR_SEQ2_CLR_ALL1      0X0
#define RTC_PWR_SEQ2_CLR_ALL0      0X0
#define RTC_PWR_SEQ2_CLR_ALL5A     0X0
#define RTC_PWR_SEQ2_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ2_CLR

#define RTC_PWR_SEQ2_PS_CLR_POS      6
#define RTC_PWR_SEQ2_PS_CLR_LEN      1
#define RTC_PWR_SEQ2_PS_CLR_MASK     0X00000040
#define RTC_PWR_SEQ2_PS_CLR_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_PWR_SEQ2_PS_CLR_SET(w)   w |= ( 0X1 << 6)
#define RTC_PWR_SEQ2_PS_CLR_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_PWR_SEQ2_PE_CLR_POS      5
#define RTC_PWR_SEQ2_PE_CLR_LEN      1
#define RTC_PWR_SEQ2_PE_CLR_MASK     0X00000020
#define RTC_PWR_SEQ2_PE_CLR_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_PWR_SEQ2_PE_CLR_SET(w)   w |= ( 0X1 << 5)
#define RTC_PWR_SEQ2_PE_CLR_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_PWR_SEQ2_ST_CLR_POS      4
#define RTC_PWR_SEQ2_ST_CLR_LEN      1
#define RTC_PWR_SEQ2_ST_CLR_MASK     0X00000010
#define RTC_PWR_SEQ2_ST_CLR_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_PWR_SEQ2_ST_CLR_SET(w)   w |= ( 0X1 << 4)
#define RTC_PWR_SEQ2_ST_CLR_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_PWR_SEQ2_DS3_CLR_POS      3
#define RTC_PWR_SEQ2_DS3_CLR_LEN      1
#define RTC_PWR_SEQ2_DS3_CLR_MASK     0X00000008
#define RTC_PWR_SEQ2_DS3_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PWR_SEQ2_DS3_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PWR_SEQ2_DS3_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PWR_SEQ2_DS2_CLR_POS      2
#define RTC_PWR_SEQ2_DS2_CLR_LEN      1
#define RTC_PWR_SEQ2_DS2_CLR_MASK     0X00000004
#define RTC_PWR_SEQ2_DS2_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PWR_SEQ2_DS2_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_PWR_SEQ2_DS2_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PWR_SEQ2_DS1_CLR_POS      1
#define RTC_PWR_SEQ2_DS1_CLR_LEN      1
#define RTC_PWR_SEQ2_DS1_CLR_MASK     0X00000002
#define RTC_PWR_SEQ2_DS1_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PWR_SEQ2_DS1_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PWR_SEQ2_DS1_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PWR_SEQ2_DS0_CLR_POS      0
#define RTC_PWR_SEQ2_DS0_CLR_LEN      1
#define RTC_PWR_SEQ2_DS0_CLR_MASK     0X00000001
#define RTC_PWR_SEQ2_DS0_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_SEQ2_DS0_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_SEQ2_DS0_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : RTC_RSTN_OUT

#define RTC_RSTN_OUT_ADDR      RTC_BASE_ADDR + 0X1A4
#define RTC_RSTN_OUT_RSTVAL    0X3
#define RTC_RSTN_OUT_ALL1      0X7F
#define RTC_RSTN_OUT_ALL0      0X0
#define RTC_RSTN_OUT_ALL5A     0X5A
#define RTC_RSTN_OUT_ALLA5     0X25

// FIELD IN REGISTER : RTC_RSTN_OUT

#define RTC_RSTN_OUT_PS_POS      6
#define RTC_RSTN_OUT_PS_LEN      1
#define RTC_RSTN_OUT_PS_MASK     0X00000040
#define RTC_RSTN_OUT_PS_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_RSTN_OUT_PS_SET(w)   w |= ( 0X1 << 6)
#define RTC_RSTN_OUT_PS_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_RSTN_OUT_PE_POS      5
#define RTC_RSTN_OUT_PE_LEN      1
#define RTC_RSTN_OUT_PE_MASK     0X00000020
#define RTC_RSTN_OUT_PE_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_RSTN_OUT_PE_SET(w)   w |= ( 0X1 << 5)
#define RTC_RSTN_OUT_PE_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_RSTN_OUT_ST_POS      4
#define RTC_RSTN_OUT_ST_LEN      1
#define RTC_RSTN_OUT_ST_MASK     0X00000010
#define RTC_RSTN_OUT_ST_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_RSTN_OUT_ST_SET(w)   w |= ( 0X1 << 4)
#define RTC_RSTN_OUT_ST_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_RSTN_OUT_DS3_POS      3
#define RTC_RSTN_OUT_DS3_LEN      1
#define RTC_RSTN_OUT_DS3_MASK     0X00000008
#define RTC_RSTN_OUT_DS3_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_RSTN_OUT_DS3_SET(w)   w |= ( 0X1 << 3)
#define RTC_RSTN_OUT_DS3_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_RSTN_OUT_DS2_POS      2
#define RTC_RSTN_OUT_DS2_LEN      1
#define RTC_RSTN_OUT_DS2_MASK     0X00000004
#define RTC_RSTN_OUT_DS2_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_RSTN_OUT_DS2_SET(w)   w |= ( 0X1 << 2)
#define RTC_RSTN_OUT_DS2_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_RSTN_OUT_DS1_POS      1
#define RTC_RSTN_OUT_DS1_LEN      1
#define RTC_RSTN_OUT_DS1_MASK     0X00000002
#define RTC_RSTN_OUT_DS1_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_RSTN_OUT_DS1_SET(w)   w |= ( 0X1 << 1)
#define RTC_RSTN_OUT_DS1_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_RSTN_OUT_DS0_POS      0
#define RTC_RSTN_OUT_DS0_LEN      1
#define RTC_RSTN_OUT_DS0_MASK     0X00000001
#define RTC_RSTN_OUT_DS0_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_RSTN_OUT_DS0_SET(w)   w |= ( 0X1 << 0)
#define RTC_RSTN_OUT_DS0_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : RTC_RSTN_OUT_SET

#define RTC_RSTN_OUT_SET_ADDR      RTC_BASE_ADDR + 0X1A8
#define RTC_RSTN_OUT_SET_RSTVAL    0X0
#define RTC_RSTN_OUT_SET_ALL1      0X0
#define RTC_RSTN_OUT_SET_ALL0      0X0
#define RTC_RSTN_OUT_SET_ALL5A     0X0
#define RTC_RSTN_OUT_SET_ALLA5     0X0

// FIELD IN REGISTER : RTC_RSTN_OUT_SET

#define RTC_RSTN_OUT_PS_SET_POS      6
#define RTC_RSTN_OUT_PS_SET_LEN      1
#define RTC_RSTN_OUT_PS_SET_MASK     0X00000040
#define RTC_RSTN_OUT_PS_SET_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_RSTN_OUT_PS_SET_SET(w)   w |= ( 0X1 << 6)
#define RTC_RSTN_OUT_PS_SET_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_RSTN_OUT_PE_SET_POS      5
#define RTC_RSTN_OUT_PE_SET_LEN      1
#define RTC_RSTN_OUT_PE_SET_MASK     0X00000020
#define RTC_RSTN_OUT_PE_SET_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_RSTN_OUT_PE_SET_SET(w)   w |= ( 0X1 << 5)
#define RTC_RSTN_OUT_PE_SET_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_RSTN_OUT_ST_SET_POS      4
#define RTC_RSTN_OUT_ST_SET_LEN      1
#define RTC_RSTN_OUT_ST_SET_MASK     0X00000010
#define RTC_RSTN_OUT_ST_SET_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_RSTN_OUT_ST_SET_SET(w)   w |= ( 0X1 << 4)
#define RTC_RSTN_OUT_ST_SET_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_RSTN_OUT_DS3_SET_POS      3
#define RTC_RSTN_OUT_DS3_SET_LEN      1
#define RTC_RSTN_OUT_DS3_SET_MASK     0X00000008
#define RTC_RSTN_OUT_DS3_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_RSTN_OUT_DS3_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_RSTN_OUT_DS3_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_RSTN_OUT_DS2_SET_POS      2
#define RTC_RSTN_OUT_DS2_SET_LEN      1
#define RTC_RSTN_OUT_DS2_SET_MASK     0X00000004
#define RTC_RSTN_OUT_DS2_SET_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_RSTN_OUT_DS2_SET_SET(w)   w |= ( 0X1 << 2)
#define RTC_RSTN_OUT_DS2_SET_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_RSTN_OUT_DS1_SET_POS      1
#define RTC_RSTN_OUT_DS1_SET_LEN      1
#define RTC_RSTN_OUT_DS1_SET_MASK     0X00000002
#define RTC_RSTN_OUT_DS1_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_RSTN_OUT_DS1_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_RSTN_OUT_DS1_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_RSTN_OUT_DS0_SET_POS      0
#define RTC_RSTN_OUT_DS0_SET_LEN      1
#define RTC_RSTN_OUT_DS0_SET_MASK     0X00000001
#define RTC_RSTN_OUT_DS0_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_RSTN_OUT_DS0_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_RSTN_OUT_DS0_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : RTC_RSTN_OUT_CLR

#define RTC_RSTN_OUT_CLR_ADDR      RTC_BASE_ADDR + 0X1AC
#define RTC_RSTN_OUT_CLR_RSTVAL    0X0
#define RTC_RSTN_OUT_CLR_ALL1      0X0
#define RTC_RSTN_OUT_CLR_ALL0      0X0
#define RTC_RSTN_OUT_CLR_ALL5A     0X0
#define RTC_RSTN_OUT_CLR_ALLA5     0X0

// FIELD IN REGISTER : RTC_RSTN_OUT_CLR

#define RTC_RSTN_OUT_PS_CLR_POS      6
#define RTC_RSTN_OUT_PS_CLR_LEN      1
#define RTC_RSTN_OUT_PS_CLR_MASK     0X00000040
#define RTC_RSTN_OUT_PS_CLR_VAL(w)   (((w) & 0X00000040) >> 6)
#define RTC_RSTN_OUT_PS_CLR_SET(w)   w |= ( 0X1 << 6)
#define RTC_RSTN_OUT_PS_CLR_CLR(w)   w &= ~( 0X1 << 6)

#define RTC_RSTN_OUT_PE_CLR_POS      5
#define RTC_RSTN_OUT_PE_CLR_LEN      1
#define RTC_RSTN_OUT_PE_CLR_MASK     0X00000020
#define RTC_RSTN_OUT_PE_CLR_VAL(w)   (((w) & 0X00000020) >> 5)
#define RTC_RSTN_OUT_PE_CLR_SET(w)   w |= ( 0X1 << 5)
#define RTC_RSTN_OUT_PE_CLR_CLR(w)   w &= ~( 0X1 << 5)

#define RTC_RSTN_OUT_ST_CLR_POS      4
#define RTC_RSTN_OUT_ST_CLR_LEN      1
#define RTC_RSTN_OUT_ST_CLR_MASK     0X00000010
#define RTC_RSTN_OUT_ST_CLR_VAL(w)   (((w) & 0X00000010) >> 4)
#define RTC_RSTN_OUT_ST_CLR_SET(w)   w |= ( 0X1 << 4)
#define RTC_RSTN_OUT_ST_CLR_CLR(w)   w &= ~( 0X1 << 4)

#define RTC_RSTN_OUT_DS3_CLR_POS      3
#define RTC_RSTN_OUT_DS3_CLR_LEN      1
#define RTC_RSTN_OUT_DS3_CLR_MASK     0X00000008
#define RTC_RSTN_OUT_DS3_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_RSTN_OUT_DS3_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_RSTN_OUT_DS3_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_RSTN_OUT_DS2_CLR_POS      2
#define RTC_RSTN_OUT_DS2_CLR_LEN      1
#define RTC_RSTN_OUT_DS2_CLR_MASK     0X00000004
#define RTC_RSTN_OUT_DS2_CLR_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_RSTN_OUT_DS2_CLR_SET(w)   w |= ( 0X1 << 2)
#define RTC_RSTN_OUT_DS2_CLR_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_RSTN_OUT_DS1_CLR_POS      1
#define RTC_RSTN_OUT_DS1_CLR_LEN      1
#define RTC_RSTN_OUT_DS1_CLR_MASK     0X00000002
#define RTC_RSTN_OUT_DS1_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_RSTN_OUT_DS1_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_RSTN_OUT_DS1_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_RSTN_OUT_DS0_CLR_POS      0
#define RTC_RSTN_OUT_DS0_CLR_LEN      1
#define RTC_RSTN_OUT_DS0_CLR_MASK     0X00000001
#define RTC_RSTN_OUT_DS0_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_RSTN_OUT_DS0_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_RSTN_OUT_DS0_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT0_FUNC_SEL

#define RTC_PWR_INT0_FUNC_SEL_ADDR      RTC_BASE_ADDR + 0X1B0
#define RTC_PWR_INT0_FUNC_SEL_RSTVAL    0X0
#define RTC_PWR_INT0_FUNC_SEL_ALL1      0X7
#define RTC_PWR_INT0_FUNC_SEL_ALL0      0X0
#define RTC_PWR_INT0_FUNC_SEL_ALL5A     0X2
#define RTC_PWR_INT0_FUNC_SEL_ALLA5     0X5

// FIELD IN REGISTER : PWR_INT0_FUNC_SEL

#define RTC_PWR_INT0_FUNC_SEL_POS      0
#define RTC_PWR_INT0_FUNC_SEL_LEN      3
#define RTC_PWR_INT0_FUNC_SEL_MASK     0X00000007
#define RTC_PWR_INT0_FUNC_SEL_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_INT0_FUNC_SEL_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_INT0_FUNC_SEL_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_INT0_FUNC_SEL_SET

#define RTC_PWR_INT0_FUNC_SEL_SET_ADDR      RTC_BASE_ADDR + 0X1B4
#define RTC_PWR_INT0_FUNC_SEL_SET_RSTVAL    0X0
#define RTC_PWR_INT0_FUNC_SEL_SET_ALL1      0X0
#define RTC_PWR_INT0_FUNC_SEL_SET_ALL0      0X0
#define RTC_PWR_INT0_FUNC_SEL_SET_ALL5A     0X0
#define RTC_PWR_INT0_FUNC_SEL_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_FUNC_SEL_SET

#define RTC_PWR_INT0_FUNC_SEL_SET_POS      0
#define RTC_PWR_INT0_FUNC_SEL_SET_LEN      3
#define RTC_PWR_INT0_FUNC_SEL_SET_MASK     0X00000007
#define RTC_PWR_INT0_FUNC_SEL_SET_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_INT0_FUNC_SEL_SET_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_INT0_FUNC_SEL_SET_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_INT0_FUNC_SEL_CLR

#define RTC_PWR_INT0_FUNC_SEL_CLR_ADDR      RTC_BASE_ADDR + 0X1B8
#define RTC_PWR_INT0_FUNC_SEL_CLR_RSTVAL    0X0
#define RTC_PWR_INT0_FUNC_SEL_CLR_ALL1      0X0
#define RTC_PWR_INT0_FUNC_SEL_CLR_ALL0      0X0
#define RTC_PWR_INT0_FUNC_SEL_CLR_ALL5A     0X0
#define RTC_PWR_INT0_FUNC_SEL_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_FUNC_SEL_CLR

#define RTC_PWR_INT0_FUNC_SEL_CLR_POS      0
#define RTC_PWR_INT0_FUNC_SEL_CLR_LEN      3
#define RTC_PWR_INT0_FUNC_SEL_CLR_MASK     0X00000007
#define RTC_PWR_INT0_FUNC_SEL_CLR_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_INT0_FUNC_SEL_CLR_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_INT0_FUNC_SEL_CLR_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_INT1_FUNC_SEL

#define RTC_PWR_INT1_FUNC_SEL_ADDR      RTC_BASE_ADDR + 0X1BC
#define RTC_PWR_INT1_FUNC_SEL_RSTVAL    0X0
#define RTC_PWR_INT1_FUNC_SEL_ALL1      0X7
#define RTC_PWR_INT1_FUNC_SEL_ALL0      0X0
#define RTC_PWR_INT1_FUNC_SEL_ALL5A     0X2
#define RTC_PWR_INT1_FUNC_SEL_ALLA5     0X5

// FIELD IN REGISTER : PWR_INT1_FUNC_SEL

#define RTC_PWR_INT1_FUNC_SEL_POS      0
#define RTC_PWR_INT1_FUNC_SEL_LEN      3
#define RTC_PWR_INT1_FUNC_SEL_MASK     0X00000007
#define RTC_PWR_INT1_FUNC_SEL_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_INT1_FUNC_SEL_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_INT1_FUNC_SEL_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_INT1_FUNC_SEL_SET

#define RTC_PWR_INT1_FUNC_SEL_SET_ADDR      RTC_BASE_ADDR + 0X1C0
#define RTC_PWR_INT1_FUNC_SEL_SET_RSTVAL    0X0
#define RTC_PWR_INT1_FUNC_SEL_SET_ALL1      0X0
#define RTC_PWR_INT1_FUNC_SEL_SET_ALL0      0X0
#define RTC_PWR_INT1_FUNC_SEL_SET_ALL5A     0X0
#define RTC_PWR_INT1_FUNC_SEL_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT1_FUNC_SEL_SET

#define RTC_PWR_INT1_FUNC_SEL_SET_POS      0
#define RTC_PWR_INT1_FUNC_SEL_SET_LEN      3
#define RTC_PWR_INT1_FUNC_SEL_SET_MASK     0X00000007
#define RTC_PWR_INT1_FUNC_SEL_SET_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_INT1_FUNC_SEL_SET_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_INT1_FUNC_SEL_SET_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_INT1_FUNC_SEL_CLR

#define RTC_PWR_INT1_FUNC_SEL_CLR_ADDR      RTC_BASE_ADDR + 0X1C4
#define RTC_PWR_INT1_FUNC_SEL_CLR_RSTVAL    0X0
#define RTC_PWR_INT1_FUNC_SEL_CLR_ALL1      0X0
#define RTC_PWR_INT1_FUNC_SEL_CLR_ALL0      0X0
#define RTC_PWR_INT1_FUNC_SEL_CLR_ALL5A     0X0
#define RTC_PWR_INT1_FUNC_SEL_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT1_FUNC_SEL_CLR

#define RTC_PWR_INT1_FUNC_SEL_CLR_POS      0
#define RTC_PWR_INT1_FUNC_SEL_CLR_LEN      3
#define RTC_PWR_INT1_FUNC_SEL_CLR_MASK     0X00000007
#define RTC_PWR_INT1_FUNC_SEL_CLR_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_INT1_FUNC_SEL_CLR_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_INT1_FUNC_SEL_CLR_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ0_FUNC_SEL

#define RTC_PWR_SEQ0_FUNC_SEL_ADDR      RTC_BASE_ADDR + 0X1C8
#define RTC_PWR_SEQ0_FUNC_SEL_RSTVAL    0X0
#define RTC_PWR_SEQ0_FUNC_SEL_ALL1      0X7
#define RTC_PWR_SEQ0_FUNC_SEL_ALL0      0X0
#define RTC_PWR_SEQ0_FUNC_SEL_ALL5A     0X2
#define RTC_PWR_SEQ0_FUNC_SEL_ALLA5     0X5

// FIELD IN REGISTER : PWR_SEQ0_FUNC_SEL

#define RTC_PWR_SEQ0_FUNC_SEL_POS      0
#define RTC_PWR_SEQ0_FUNC_SEL_LEN      3
#define RTC_PWR_SEQ0_FUNC_SEL_MASK     0X00000007
#define RTC_PWR_SEQ0_FUNC_SEL_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ0_FUNC_SEL_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ0_FUNC_SEL_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ0_FUNC_SEL_SET

#define RTC_PWR_SEQ0_FUNC_SEL_SET_ADDR      RTC_BASE_ADDR + 0X1CC
#define RTC_PWR_SEQ0_FUNC_SEL_SET_RSTVAL    0X0
#define RTC_PWR_SEQ0_FUNC_SEL_SET_ALL1      0X0
#define RTC_PWR_SEQ0_FUNC_SEL_SET_ALL0      0X0
#define RTC_PWR_SEQ0_FUNC_SEL_SET_ALL5A     0X0
#define RTC_PWR_SEQ0_FUNC_SEL_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ0_FUNC_SEL_SET

#define RTC_PWR_SEQ0_FUNC_SEL_SET_POS      0
#define RTC_PWR_SEQ0_FUNC_SEL_SET_LEN      3
#define RTC_PWR_SEQ0_FUNC_SEL_SET_MASK     0X00000007
#define RTC_PWR_SEQ0_FUNC_SEL_SET_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ0_FUNC_SEL_SET_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ0_FUNC_SEL_SET_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ0_FUNC_SEL_CLR

#define RTC_PWR_SEQ0_FUNC_SEL_CLR_ADDR      RTC_BASE_ADDR + 0X1D0
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_RSTVAL    0X0
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_ALL1      0X0
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_ALL0      0X0
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_ALL5A     0X0
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ0_FUNC_SEL_CLR

#define RTC_PWR_SEQ0_FUNC_SEL_CLR_POS      0
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_LEN      3
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_MASK     0X00000007
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ0_FUNC_SEL_CLR_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ1_FUNC_SEL

#define RTC_PWR_SEQ1_FUNC_SEL_ADDR      RTC_BASE_ADDR + 0X1D4
#define RTC_PWR_SEQ1_FUNC_SEL_RSTVAL    0X0
#define RTC_PWR_SEQ1_FUNC_SEL_ALL1      0X7
#define RTC_PWR_SEQ1_FUNC_SEL_ALL0      0X0
#define RTC_PWR_SEQ1_FUNC_SEL_ALL5A     0X2
#define RTC_PWR_SEQ1_FUNC_SEL_ALLA5     0X5

// FIELD IN REGISTER : PWR_SEQ1_FUNC_SEL

#define RTC_PWR_SEQ1_FUNC_SEL_POS      0
#define RTC_PWR_SEQ1_FUNC_SEL_LEN      3
#define RTC_PWR_SEQ1_FUNC_SEL_MASK     0X00000007
#define RTC_PWR_SEQ1_FUNC_SEL_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ1_FUNC_SEL_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ1_FUNC_SEL_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ1_FUNC_SEL_SET

#define RTC_PWR_SEQ1_FUNC_SEL_SET_ADDR      RTC_BASE_ADDR + 0X1D8
#define RTC_PWR_SEQ1_FUNC_SEL_SET_RSTVAL    0X0
#define RTC_PWR_SEQ1_FUNC_SEL_SET_ALL1      0X0
#define RTC_PWR_SEQ1_FUNC_SEL_SET_ALL0      0X0
#define RTC_PWR_SEQ1_FUNC_SEL_SET_ALL5A     0X0
#define RTC_PWR_SEQ1_FUNC_SEL_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ1_FUNC_SEL_SET

#define RTC_PWR_SEQ1_FUNC_SEL_SET_POS      0
#define RTC_PWR_SEQ1_FUNC_SEL_SET_LEN      3
#define RTC_PWR_SEQ1_FUNC_SEL_SET_MASK     0X00000007
#define RTC_PWR_SEQ1_FUNC_SEL_SET_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ1_FUNC_SEL_SET_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ1_FUNC_SEL_SET_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ1_FUNC_SEL_CLR

#define RTC_PWR_SEQ1_FUNC_SEL_CLR_ADDR      RTC_BASE_ADDR + 0X1DC
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_RSTVAL    0X0
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_ALL1      0X0
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_ALL0      0X0
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_ALL5A     0X0
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ1_FUNC_SEL_CLR

#define RTC_PWR_SEQ1_FUNC_SEL_CLR_POS      0
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_LEN      3
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_MASK     0X00000007
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ1_FUNC_SEL_CLR_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ2_FUNC_SEL

#define RTC_PWR_SEQ2_FUNC_SEL_ADDR      RTC_BASE_ADDR + 0X1E0
#define RTC_PWR_SEQ2_FUNC_SEL_RSTVAL    0X0
#define RTC_PWR_SEQ2_FUNC_SEL_ALL1      0X7
#define RTC_PWR_SEQ2_FUNC_SEL_ALL0      0X0
#define RTC_PWR_SEQ2_FUNC_SEL_ALL5A     0X2
#define RTC_PWR_SEQ2_FUNC_SEL_ALLA5     0X5

// FIELD IN REGISTER : PWR_SEQ2_FUNC_SEL

#define RTC_PWR_SEQ2_FUNC_SEL_POS      0
#define RTC_PWR_SEQ2_FUNC_SEL_LEN      3
#define RTC_PWR_SEQ2_FUNC_SEL_MASK     0X00000007
#define RTC_PWR_SEQ2_FUNC_SEL_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ2_FUNC_SEL_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ2_FUNC_SEL_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ2_FUNC_SEL_SET

#define RTC_PWR_SEQ2_FUNC_SEL_SET_ADDR      RTC_BASE_ADDR + 0X1E4
#define RTC_PWR_SEQ2_FUNC_SEL_SET_RSTVAL    0X0
#define RTC_PWR_SEQ2_FUNC_SEL_SET_ALL1      0X0
#define RTC_PWR_SEQ2_FUNC_SEL_SET_ALL0      0X0
#define RTC_PWR_SEQ2_FUNC_SEL_SET_ALL5A     0X0
#define RTC_PWR_SEQ2_FUNC_SEL_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ2_FUNC_SEL_SET

#define RTC_PWR_SEQ2_FUNC_SEL_SET_POS      0
#define RTC_PWR_SEQ2_FUNC_SEL_SET_LEN      3
#define RTC_PWR_SEQ2_FUNC_SEL_SET_MASK     0X00000007
#define RTC_PWR_SEQ2_FUNC_SEL_SET_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ2_FUNC_SEL_SET_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ2_FUNC_SEL_SET_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_SEQ2_FUNC_SEL_CLR

#define RTC_PWR_SEQ2_FUNC_SEL_CLR_ADDR      RTC_BASE_ADDR + 0X1E8
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_RSTVAL    0X0
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_ALL1      0X0
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_ALL0      0X0
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_ALL5A     0X0
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_SEQ2_FUNC_SEL_CLR

#define RTC_PWR_SEQ2_FUNC_SEL_CLR_POS      0
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_LEN      3
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_MASK     0X00000007
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_SEQ2_FUNC_SEL_CLR_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : RTC_RSTN_OUT_FUNC_SEL

#define RTC_RSTN_OUT_FUNC_SEL_ADDR      RTC_BASE_ADDR + 0X1EC
#define RTC_RSTN_OUT_FUNC_SEL_RSTVAL    0X0
#define RTC_RSTN_OUT_FUNC_SEL_ALL1      0X7
#define RTC_RSTN_OUT_FUNC_SEL_ALL0      0X0
#define RTC_RSTN_OUT_FUNC_SEL_ALL5A     0X2
#define RTC_RSTN_OUT_FUNC_SEL_ALLA5     0X5

// FIELD IN REGISTER : RTC_RSTN_OUT_FUNC_SEL

#define RTC_RSTN_OUT_FUNC_SEL_POS      0
#define RTC_RSTN_OUT_FUNC_SEL_LEN      3
#define RTC_RSTN_OUT_FUNC_SEL_MASK     0X00000007
#define RTC_RSTN_OUT_FUNC_SEL_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_RSTN_OUT_FUNC_SEL_SET(w)   w |= ( 0X7 << 0)
#define RTC_RSTN_OUT_FUNC_SEL_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : RTC_RSTN_OUT_FUNC_SEL_SET

#define RTC_RSTN_OUT_FUNC_SEL_SET_ADDR      RTC_BASE_ADDR + 0X1F0
#define RTC_RSTN_OUT_FUNC_SEL_SET_RSTVAL    0X0
#define RTC_RSTN_OUT_FUNC_SEL_SET_ALL1      0X0
#define RTC_RSTN_OUT_FUNC_SEL_SET_ALL0      0X0
#define RTC_RSTN_OUT_FUNC_SEL_SET_ALL5A     0X0
#define RTC_RSTN_OUT_FUNC_SEL_SET_ALLA5     0X0

// FIELD IN REGISTER : RTC_RSTN_OUT_FUNC_SEL_SET

#define RTC_RSTN_OUT_FUNC_SEL_SET_POS      0
#define RTC_RSTN_OUT_FUNC_SEL_SET_LEN      3
#define RTC_RSTN_OUT_FUNC_SEL_SET_MASK     0X00000007
#define RTC_RSTN_OUT_FUNC_SEL_SET_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_RSTN_OUT_FUNC_SEL_SET_SET(w)   w |= ( 0X7 << 0)
#define RTC_RSTN_OUT_FUNC_SEL_SET_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : RTC_RSTN_OUT_FUNC_SEL_CLR

#define RTC_RSTN_OUT_FUNC_SEL_CLR_ADDR      RTC_BASE_ADDR + 0X1F4
#define RTC_RSTN_OUT_FUNC_SEL_CLR_RSTVAL    0X0
#define RTC_RSTN_OUT_FUNC_SEL_CLR_ALL1      0X0
#define RTC_RSTN_OUT_FUNC_SEL_CLR_ALL0      0X0
#define RTC_RSTN_OUT_FUNC_SEL_CLR_ALL5A     0X0
#define RTC_RSTN_OUT_FUNC_SEL_CLR_ALLA5     0X0

// FIELD IN REGISTER : RTC_RSTN_OUT_FUNC_SEL_CLR

#define RTC_RSTN_OUT_FUNC_SEL_CLR_POS      0
#define RTC_RSTN_OUT_FUNC_SEL_CLR_LEN      3
#define RTC_RSTN_OUT_FUNC_SEL_CLR_MASK     0X00000007
#define RTC_RSTN_OUT_FUNC_SEL_CLR_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_RSTN_OUT_FUNC_SEL_CLR_SET(w)   w |= ( 0X7 << 0)
#define RTC_RSTN_OUT_FUNC_SEL_CLR_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_ON_SPEEDUP

#define RTC_PWR_ON_SPEEDUP_ADDR      RTC_BASE_ADDR + 0X1F8
#define RTC_PWR_ON_SPEEDUP_RSTVAL    0X0
#define RTC_PWR_ON_SPEEDUP_ALL1      0X1
#define RTC_PWR_ON_SPEEDUP_ALL0      0X0
#define RTC_PWR_ON_SPEEDUP_ALL5A     0X0
#define RTC_PWR_ON_SPEEDUP_ALLA5     0X1

// FIELD IN REGISTER : PWR_ON_SPEEDUP

#define RTC_PWR_ON_SPEEDUP_POS      0
#define RTC_PWR_ON_SPEEDUP_LEN      1
#define RTC_PWR_ON_SPEEDUP_MASK     0X00000001
#define RTC_PWR_ON_SPEEDUP_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_ON_SPEEDUP_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_ON_SPEEDUP_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_ON_SPEEDUP_SET

#define RTC_PWR_ON_SPEEDUP_SET_ADDR      RTC_BASE_ADDR + 0X1FC
#define RTC_PWR_ON_SPEEDUP_SET_RSTVAL    0X0
#define RTC_PWR_ON_SPEEDUP_SET_ALL1      0X0
#define RTC_PWR_ON_SPEEDUP_SET_ALL0      0X0
#define RTC_PWR_ON_SPEEDUP_SET_ALL5A     0X0
#define RTC_PWR_ON_SPEEDUP_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SPEEDUP_SET

#define RTC_PWR_ON_SPEEDUP_SET_POS      0
#define RTC_PWR_ON_SPEEDUP_SET_LEN      1
#define RTC_PWR_ON_SPEEDUP_SET_MASK     0X00000001
#define RTC_PWR_ON_SPEEDUP_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_ON_SPEEDUP_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_ON_SPEEDUP_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_ON_SPEEDUP_CLR

#define RTC_PWR_ON_SPEEDUP_CLR_ADDR      RTC_BASE_ADDR + 0X200
#define RTC_PWR_ON_SPEEDUP_CLR_RSTVAL    0X0
#define RTC_PWR_ON_SPEEDUP_CLR_ALL1      0X0
#define RTC_PWR_ON_SPEEDUP_CLR_ALL0      0X0
#define RTC_PWR_ON_SPEEDUP_CLR_ALL5A     0X0
#define RTC_PWR_ON_SPEEDUP_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SPEEDUP_CLR

#define RTC_PWR_ON_SPEEDUP_CLR_POS      0
#define RTC_PWR_ON_SPEEDUP_CLR_LEN      1
#define RTC_PWR_ON_SPEEDUP_CLR_MASK     0X00000001
#define RTC_PWR_ON_SPEEDUP_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_ON_SPEEDUP_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_ON_SPEEDUP_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_ON_TIME

#define RTC_PWR_ON_TIME_ADDR      RTC_BASE_ADDR + 0X204
#define RTC_PWR_ON_TIME_RSTVAL    0X1E0
#define RTC_PWR_ON_TIME_ALL1      0XFFFFFFFF
#define RTC_PWR_ON_TIME_ALL0      0X0
#define RTC_PWR_ON_TIME_ALL5A     0X5A5A5A5A
#define RTC_PWR_ON_TIME_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_ON_TIME

#define RTC_PWR_ON_TIME_POS      0
#define RTC_PWR_ON_TIME_LEN      32
#define RTC_PWR_ON_TIME_MASK     0XFFFFFFFF
#define RTC_PWR_ON_TIME_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_TIME_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_TIME_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_TIME_SET

#define RTC_PWR_ON_TIME_SET_ADDR      RTC_BASE_ADDR + 0X208
#define RTC_PWR_ON_TIME_SET_RSTVAL    0X0
#define RTC_PWR_ON_TIME_SET_ALL1      0X0
#define RTC_PWR_ON_TIME_SET_ALL0      0X0
#define RTC_PWR_ON_TIME_SET_ALL5A     0X0
#define RTC_PWR_ON_TIME_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_TIME_SET

#define RTC_PWR_ON_TIME_SET_POS      0
#define RTC_PWR_ON_TIME_SET_LEN      32
#define RTC_PWR_ON_TIME_SET_MASK     0XFFFFFFFF
#define RTC_PWR_ON_TIME_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_TIME_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_TIME_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_TIME_CLR

#define RTC_PWR_ON_TIME_CLR_ADDR      RTC_BASE_ADDR + 0X20C
#define RTC_PWR_ON_TIME_CLR_RSTVAL    0X0
#define RTC_PWR_ON_TIME_CLR_ALL1      0X0
#define RTC_PWR_ON_TIME_CLR_ALL0      0X0
#define RTC_PWR_ON_TIME_CLR_ALL5A     0X0
#define RTC_PWR_ON_TIME_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_TIME_CLR

#define RTC_PWR_ON_TIME_CLR_POS      0
#define RTC_PWR_ON_TIME_CLR_LEN      32
#define RTC_PWR_ON_TIME_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_ON_TIME_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_TIME_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_TIME_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ0_1_RANGE

#define RTC_PWR_ON_SEQ0_1_RANGE_ADDR      RTC_BASE_ADDR + 0X210
#define RTC_PWR_ON_SEQ0_1_RANGE_RSTVAL    0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_ALL1      0XFFFFFFFF
#define RTC_PWR_ON_SEQ0_1_RANGE_ALL0      0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_ALL5A     0X5A5A5A5A
#define RTC_PWR_ON_SEQ0_1_RANGE_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_ON_SEQ0_1_RANGE

#define RTC_PWR_ON_SEQ0_1_RANGE_POS      0
#define RTC_PWR_ON_SEQ0_1_RANGE_LEN      32
#define RTC_PWR_ON_SEQ0_1_RANGE_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ0_1_RANGE_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ0_1_RANGE_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ0_1_RANGE_SET

#define RTC_PWR_ON_SEQ0_1_RANGE_SET_ADDR      RTC_BASE_ADDR + 0X214
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_RSTVAL    0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_ALL1      0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_ALL0      0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_ALL5A     0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SEQ0_1_RANGE_SET

#define RTC_PWR_ON_SEQ0_1_RANGE_SET_POS      0
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_LEN      32
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ0_1_RANGE_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ0_1_RANGE_CLR

#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_ADDR      RTC_BASE_ADDR + 0X218
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_RSTVAL    0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_ALL1      0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_ALL0      0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_ALL5A     0X0
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SEQ0_1_RANGE_CLR

#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_POS      0
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_LEN      32
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ0_1_RANGE_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ1_2_RANGE

#define RTC_PWR_ON_SEQ1_2_RANGE_ADDR      RTC_BASE_ADDR + 0X21C
#define RTC_PWR_ON_SEQ1_2_RANGE_RSTVAL    0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_ALL1      0XFFFFFFFF
#define RTC_PWR_ON_SEQ1_2_RANGE_ALL0      0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_ALL5A     0X5A5A5A5A
#define RTC_PWR_ON_SEQ1_2_RANGE_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_ON_SEQ1_2_RANGE

#define RTC_PWR_ON_SEQ1_2_RANGE_POS      0
#define RTC_PWR_ON_SEQ1_2_RANGE_LEN      32
#define RTC_PWR_ON_SEQ1_2_RANGE_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ1_2_RANGE_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ1_2_RANGE_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ1_2_RANGE_SET

#define RTC_PWR_ON_SEQ1_2_RANGE_SET_ADDR      RTC_BASE_ADDR + 0X220
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_RSTVAL    0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_ALL1      0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_ALL0      0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_ALL5A     0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SEQ1_2_RANGE_SET

#define RTC_PWR_ON_SEQ1_2_RANGE_SET_POS      0
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_LEN      32
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ1_2_RANGE_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ1_2_RANGE_CLR

#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_ADDR      RTC_BASE_ADDR + 0X224
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_RSTVAL    0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_ALL1      0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_ALL0      0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_ALL5A     0X0
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SEQ1_2_RANGE_CLR

#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_POS      0
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_LEN      32
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ1_2_RANGE_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ2_R_RANGE

#define RTC_PWR_ON_SEQ2_R_RANGE_ADDR      RTC_BASE_ADDR + 0X228
#define RTC_PWR_ON_SEQ2_R_RANGE_RSTVAL    0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_ALL1      0XFFFFFFFF
#define RTC_PWR_ON_SEQ2_R_RANGE_ALL0      0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_ALL5A     0X5A5A5A5A
#define RTC_PWR_ON_SEQ2_R_RANGE_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_ON_SEQ2_R_RANGE

#define RTC_PWR_ON_SEQ2_R_RANGE_POS      0
#define RTC_PWR_ON_SEQ2_R_RANGE_LEN      32
#define RTC_PWR_ON_SEQ2_R_RANGE_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ2_R_RANGE_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ2_R_RANGE_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ2_R_RANGE_SET

#define RTC_PWR_ON_SEQ2_R_RANGE_SET_ADDR      RTC_BASE_ADDR + 0X22C
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_RSTVAL    0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_ALL1      0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_ALL0      0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_ALL5A     0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SEQ2_R_RANGE_SET

#define RTC_PWR_ON_SEQ2_R_RANGE_SET_POS      0
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_LEN      32
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ2_R_RANGE_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_ON_SEQ2_R_RANGE_CLR

#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_ADDR      RTC_BASE_ADDR + 0X230
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_RSTVAL    0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_ALL1      0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_ALL0      0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_ALL5A     0X0
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_ON_SEQ2_R_RANGE_CLR

#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_POS      0
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_LEN      32
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_ON_SEQ2_R_RANGE_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQR_2_RANGE

#define RTC_PWR_OFF_SEQR_2_RANGE_ADDR      RTC_BASE_ADDR + 0X234
#define RTC_PWR_OFF_SEQR_2_RANGE_RSTVAL    0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_ALL1      0XFFFFFFFF
#define RTC_PWR_OFF_SEQR_2_RANGE_ALL0      0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_ALL5A     0X5A5A5A5A
#define RTC_PWR_OFF_SEQR_2_RANGE_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_OFF_SEQR_2_RANGE

#define RTC_PWR_OFF_SEQR_2_RANGE_POS      0
#define RTC_PWR_OFF_SEQR_2_RANGE_LEN      32
#define RTC_PWR_OFF_SEQR_2_RANGE_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQR_2_RANGE_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQR_2_RANGE_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQR_2_RANGE_SET

#define RTC_PWR_OFF_SEQR_2_RANGE_SET_ADDR      RTC_BASE_ADDR + 0X238
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_RSTVAL    0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_ALL1      0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_ALL0      0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_ALL5A     0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQR_2_RANGE_SET

#define RTC_PWR_OFF_SEQR_2_RANGE_SET_POS      0
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_LEN      32
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQR_2_RANGE_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQR_2_RANGE_CLR

#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_ADDR      RTC_BASE_ADDR + 0X23C
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_RSTVAL    0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_ALL1      0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_ALL0      0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_ALL5A     0X0
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQR_2_RANGE_CLR

#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_POS      0
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_LEN      32
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQR_2_RANGE_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQ2_1_RANGE

#define RTC_PWR_OFF_SEQ2_1_RANGE_ADDR      RTC_BASE_ADDR + 0X240
#define RTC_PWR_OFF_SEQ2_1_RANGE_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_ALL1      0XFFFFFFFF
#define RTC_PWR_OFF_SEQ2_1_RANGE_ALL0      0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_ALL5A     0X5A5A5A5A
#define RTC_PWR_OFF_SEQ2_1_RANGE_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_OFF_SEQ2_1_RANGE

#define RTC_PWR_OFF_SEQ2_1_RANGE_POS      0
#define RTC_PWR_OFF_SEQ2_1_RANGE_LEN      32
#define RTC_PWR_OFF_SEQ2_1_RANGE_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQ2_1_RANGE_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQ2_1_RANGE_SET

#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_ADDR      RTC_BASE_ADDR + 0X244
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_ALL1      0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_ALL0      0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_ALL5A     0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQ2_1_RANGE_SET

#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_POS      0
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_LEN      32
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQ2_1_RANGE_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQ2_1_RANGE_CLR

#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_ADDR      RTC_BASE_ADDR + 0X248
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_ALL1      0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_ALL0      0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_ALL5A     0X0
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQ2_1_RANGE_CLR

#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_POS      0
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_LEN      32
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQ2_1_RANGE_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQ0_1_RANGE

#define RTC_PWR_OFF_SEQ0_1_RANGE_ADDR      RTC_BASE_ADDR + 0X24C
#define RTC_PWR_OFF_SEQ0_1_RANGE_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_ALL1      0XFFFFFFFF
#define RTC_PWR_OFF_SEQ0_1_RANGE_ALL0      0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_ALL5A     0X5A5A5A5A
#define RTC_PWR_OFF_SEQ0_1_RANGE_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_OFF_SEQ0_1_RANGE

#define RTC_PWR_OFF_SEQ1_0_RANGE_POS      0
#define RTC_PWR_OFF_SEQ1_0_RANGE_LEN      32
#define RTC_PWR_OFF_SEQ1_0_RANGE_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQ1_0_RANGE_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQ1_0_RANGE_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQ1_0_RANGE_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQ0_1_RANGE_SET

#define RTC_PWR_OFF_SEQ0_1_RANGE_SET_ADDR      RTC_BASE_ADDR + 0X250
#define RTC_PWR_OFF_SEQ0_1_RANGE_SET_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_SET_ALL1      0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_SET_ALL0      0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_SET_ALL5A     0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQ0_1_RANGE_SET

#define RTC_PWR_OFF_SEQ1_0_RANGE_SET_POS      0
#define RTC_PWR_OFF_SEQ1_0_RANGE_SET_LEN      32
#define RTC_PWR_OFF_SEQ1_0_RANGE_SET_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQ1_0_RANGE_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQ1_0_RANGE_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQ1_0_RANGE_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQ0_1_RANGE_CLR

#define RTC_PWR_OFF_SEQ0_1_RANGE_CLR_ADDR      RTC_BASE_ADDR + 0X254
#define RTC_PWR_OFF_SEQ0_1_RANGE_CLR_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_CLR_ALL1      0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_CLR_ALL0      0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_CLR_ALL5A     0X0
#define RTC_PWR_OFF_SEQ0_1_RANGE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQ0_1_RANGE_CLR

#define RTC_PWR_OFF_SEQ1_0_RANGE_CLR_POS      0
#define RTC_PWR_OFF_SEQ1_0_RANGE_CLR_LEN      32
#define RTC_PWR_OFF_SEQ1_0_RANGE_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_OFF_SEQ1_0_RANGE_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_OFF_SEQ1_0_RANGE_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_OFF_SEQ1_0_RANGE_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_OFF_SEQ_VALUE

#define RTC_PWR_OFF_SEQ_VALUE_ADDR      RTC_BASE_ADDR + 0X258
#define RTC_PWR_OFF_SEQ_VALUE_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ_VALUE_ALL1      0X7
#define RTC_PWR_OFF_SEQ_VALUE_ALL0      0X0
#define RTC_PWR_OFF_SEQ_VALUE_ALL5A     0X2
#define RTC_PWR_OFF_SEQ_VALUE_ALLA5     0X5

// FIELD IN REGISTER : PWR_OFF_SEQ_VALUE

#define RTC_PWR_OFF_SEQ_VALUE_POS      0
#define RTC_PWR_OFF_SEQ_VALUE_LEN      3
#define RTC_PWR_OFF_SEQ_VALUE_MASK     0X00000007
#define RTC_PWR_OFF_SEQ_VALUE_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_OFF_SEQ_VALUE_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_OFF_SEQ_VALUE_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_OFF_SEQ_VALUE_SET

#define RTC_PWR_OFF_SEQ_VALUE_SET_ADDR      RTC_BASE_ADDR + 0X25C
#define RTC_PWR_OFF_SEQ_VALUE_SET_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ_VALUE_SET_ALL1      0X0
#define RTC_PWR_OFF_SEQ_VALUE_SET_ALL0      0X0
#define RTC_PWR_OFF_SEQ_VALUE_SET_ALL5A     0X0
#define RTC_PWR_OFF_SEQ_VALUE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQ_VALUE_SET

#define RTC_PWR_OFF_SEQ_VALUE_SET_POS      0
#define RTC_PWR_OFF_SEQ_VALUE_SET_LEN      3
#define RTC_PWR_OFF_SEQ_VALUE_SET_MASK     0X00000007
#define RTC_PWR_OFF_SEQ_VALUE_SET_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_OFF_SEQ_VALUE_SET_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_OFF_SEQ_VALUE_SET_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_OFF_SEQ_VALUE_CLR

#define RTC_PWR_OFF_SEQ_VALUE_CLR_ADDR      RTC_BASE_ADDR + 0X260
#define RTC_PWR_OFF_SEQ_VALUE_CLR_RSTVAL    0X0
#define RTC_PWR_OFF_SEQ_VALUE_CLR_ALL1      0X0
#define RTC_PWR_OFF_SEQ_VALUE_CLR_ALL0      0X0
#define RTC_PWR_OFF_SEQ_VALUE_CLR_ALL5A     0X0
#define RTC_PWR_OFF_SEQ_VALUE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_OFF_SEQ_VALUE_CLR

#define RTC_PWR_OFF_SEQ_VALUE_CLR_POS      0
#define RTC_PWR_OFF_SEQ_VALUE_CLR_LEN      3
#define RTC_PWR_OFF_SEQ_VALUE_CLR_MASK     0X00000007
#define RTC_PWR_OFF_SEQ_VALUE_CLR_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_OFF_SEQ_VALUE_CLR_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_OFF_SEQ_VALUE_CLR_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_INT0_INTR_TIME

#define RTC_PWR_INT0_INTR_TIME_ADDR      RTC_BASE_ADDR + 0X264
#define RTC_PWR_INT0_INTR_TIME_RSTVAL    0X2
#define RTC_PWR_INT0_INTR_TIME_ALL1      0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIME_ALL0      0X0
#define RTC_PWR_INT0_INTR_TIME_ALL5A     0X5A5A5A5A
#define RTC_PWR_INT0_INTR_TIME_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_INT0_INTR_TIME

#define RTC_PWR_INT0_INTR_TIME_POS      0
#define RTC_PWR_INT0_INTR_TIME_LEN      32
#define RTC_PWR_INT0_INTR_TIME_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIME_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_INTR_TIME_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_INTR_TIME_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_INTR_TIME_SET

#define RTC_PWR_INT0_INTR_TIME_SET_ADDR      RTC_BASE_ADDR + 0X268
#define RTC_PWR_INT0_INTR_TIME_SET_RSTVAL    0X0
#define RTC_PWR_INT0_INTR_TIME_SET_ALL1      0X0
#define RTC_PWR_INT0_INTR_TIME_SET_ALL0      0X0
#define RTC_PWR_INT0_INTR_TIME_SET_ALL5A     0X0
#define RTC_PWR_INT0_INTR_TIME_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_INTR_TIME_SET

#define RTC_PWR_INT0_INTR_TIME_SET_POS      0
#define RTC_PWR_INT0_INTR_TIME_SET_LEN      32
#define RTC_PWR_INT0_INTR_TIME_SET_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIME_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_INTR_TIME_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_INTR_TIME_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_INTR_TIME_CLR

#define RTC_PWR_INT0_INTR_TIME_CLR_ADDR      RTC_BASE_ADDR + 0X26C
#define RTC_PWR_INT0_INTR_TIME_CLR_RSTVAL    0X0
#define RTC_PWR_INT0_INTR_TIME_CLR_ALL1      0X0
#define RTC_PWR_INT0_INTR_TIME_CLR_ALL0      0X0
#define RTC_PWR_INT0_INTR_TIME_CLR_ALL5A     0X0
#define RTC_PWR_INT0_INTR_TIME_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_INTR_TIME_CLR

#define RTC_PWR_INT0_INTR_TIME_CLR_POS      0
#define RTC_PWR_INT0_INTR_TIME_CLR_LEN      32
#define RTC_PWR_INT0_INTR_TIME_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIME_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_INTR_TIME_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_INTR_TIME_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_INTR_TIMEOUT

#define RTC_PWR_INT0_INTR_TIMEOUT_ADDR      RTC_BASE_ADDR + 0X270
#define RTC_PWR_INT0_INTR_TIMEOUT_RSTVAL    0X23
#define RTC_PWR_INT0_INTR_TIMEOUT_ALL1      0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIMEOUT_ALL0      0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_ALL5A     0X5A5A5A5A
#define RTC_PWR_INT0_INTR_TIMEOUT_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_INT0_INTR_TIMEOUT

#define RTC_PWR_INT0_INTR_TIMEOUT_POS      0
#define RTC_PWR_INT0_INTR_TIMEOUT_LEN      32
#define RTC_PWR_INT0_INTR_TIMEOUT_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIMEOUT_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_INTR_TIMEOUT_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_INTR_TIMEOUT_SET

#define RTC_PWR_INT0_INTR_TIMEOUT_SET_ADDR      RTC_BASE_ADDR + 0X274
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_RSTVAL    0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_ALL1      0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_ALL0      0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_ALL5A     0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_INTR_TIMEOUT_SET

#define RTC_PWR_INT0_INTR_TIMEOUT_SET_POS      0
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_LEN      32
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_INTR_TIMEOUT_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_INTR_TIMEOUT_CLR

#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_ADDR      RTC_BASE_ADDR + 0X278
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_RSTVAL    0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_ALL1      0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_ALL0      0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_ALL5A     0X0
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_INTR_TIMEOUT_CLR

#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_POS      0
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_LEN      32
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_INTR_TIMEOUT_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_LP_MODE

#define RTC_PWR_INT0_LP_MODE_ADDR      RTC_BASE_ADDR + 0X27C
#define RTC_PWR_INT0_LP_MODE_RSTVAL    0X0
#define RTC_PWR_INT0_LP_MODE_ALL1      0X1
#define RTC_PWR_INT0_LP_MODE_ALL0      0X0
#define RTC_PWR_INT0_LP_MODE_ALL5A     0X0
#define RTC_PWR_INT0_LP_MODE_ALLA5     0X1

// FIELD IN REGISTER : PWR_INT0_LP_MODE

#define RTC_PWR_INT0_LP_MODE_POS      0
#define RTC_PWR_INT0_LP_MODE_LEN      1
#define RTC_PWR_INT0_LP_MODE_MASK     0X00000001
#define RTC_PWR_INT0_LP_MODE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT0_LP_MODE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT0_LP_MODE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT0_LP_MODE_SET

#define RTC_PWR_INT0_LP_MODE_SET_ADDR      RTC_BASE_ADDR + 0X280
#define RTC_PWR_INT0_LP_MODE_SET_RSTVAL    0X0
#define RTC_PWR_INT0_LP_MODE_SET_ALL1      0X0
#define RTC_PWR_INT0_LP_MODE_SET_ALL0      0X0
#define RTC_PWR_INT0_LP_MODE_SET_ALL5A     0X0
#define RTC_PWR_INT0_LP_MODE_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_LP_MODE_SET

#define RTC_PWR_INT0_LP_MODE_SET_POS      0
#define RTC_PWR_INT0_LP_MODE_SET_LEN      1
#define RTC_PWR_INT0_LP_MODE_SET_MASK     0X00000001
#define RTC_PWR_INT0_LP_MODE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT0_LP_MODE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT0_LP_MODE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT0_LP_MODE_CLR

#define RTC_PWR_INT0_LP_MODE_CLR_ADDR      RTC_BASE_ADDR + 0X284
#define RTC_PWR_INT0_LP_MODE_CLR_RSTVAL    0X0
#define RTC_PWR_INT0_LP_MODE_CLR_ALL1      0X0
#define RTC_PWR_INT0_LP_MODE_CLR_ALL0      0X0
#define RTC_PWR_INT0_LP_MODE_CLR_ALL5A     0X0
#define RTC_PWR_INT0_LP_MODE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_LP_MODE_CLR

#define RTC_PWR_INT0_LP_MODE_CLR_POS      0
#define RTC_PWR_INT0_LP_MODE_CLR_LEN      1
#define RTC_PWR_INT0_LP_MODE_CLR_MASK     0X00000001
#define RTC_PWR_INT0_LP_MODE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_INT0_LP_MODE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_INT0_LP_MODE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_INT0_LP_TIME

#define RTC_PWR_INT0_LP_TIME_ADDR      RTC_BASE_ADDR + 0X288
#define RTC_PWR_INT0_LP_TIME_RSTVAL    0X24
#define RTC_PWR_INT0_LP_TIME_ALL1      0XFFFFFFFF
#define RTC_PWR_INT0_LP_TIME_ALL0      0X0
#define RTC_PWR_INT0_LP_TIME_ALL5A     0X5A5A5A5A
#define RTC_PWR_INT0_LP_TIME_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : PWR_INT0_LP_TIME

#define RTC_PWR_INT0_LP_TIME_POS      0
#define RTC_PWR_INT0_LP_TIME_LEN      32
#define RTC_PWR_INT0_LP_TIME_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_LP_TIME_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_LP_TIME_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_LP_TIME_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_LP_TIME_SET

#define RTC_PWR_INT0_LP_TIME_SET_ADDR      RTC_BASE_ADDR + 0X28C
#define RTC_PWR_INT0_LP_TIME_SET_RSTVAL    0X0
#define RTC_PWR_INT0_LP_TIME_SET_ALL1      0X0
#define RTC_PWR_INT0_LP_TIME_SET_ALL0      0X0
#define RTC_PWR_INT0_LP_TIME_SET_ALL5A     0X0
#define RTC_PWR_INT0_LP_TIME_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_LP_TIME_SET

#define RTC_PWR_INT0_LP_TIME_SET_POS      0
#define RTC_PWR_INT0_LP_TIME_SET_LEN      32
#define RTC_PWR_INT0_LP_TIME_SET_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_LP_TIME_SET_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_LP_TIME_SET_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_LP_TIME_SET_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : PWR_INT0_LP_TIME_CLR

#define RTC_PWR_INT0_LP_TIME_CLR_ADDR      RTC_BASE_ADDR + 0X290
#define RTC_PWR_INT0_LP_TIME_CLR_RSTVAL    0X0
#define RTC_PWR_INT0_LP_TIME_CLR_ALL1      0X0
#define RTC_PWR_INT0_LP_TIME_CLR_ALL0      0X0
#define RTC_PWR_INT0_LP_TIME_CLR_ALL5A     0X0
#define RTC_PWR_INT0_LP_TIME_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_INT0_LP_TIME_CLR

#define RTC_PWR_INT0_LP_TIME_CLR_POS      0
#define RTC_PWR_INT0_LP_TIME_CLR_LEN      32
#define RTC_PWR_INT0_LP_TIME_CLR_MASK     0XFFFFFFFF
#define RTC_PWR_INT0_LP_TIME_CLR_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_PWR_INT0_LP_TIME_CLR_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_PWR_INT0_LP_TIME_CLR_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : SW_PWR_MODE

#define RTC_SW_PWR_MODE_ADDR      RTC_BASE_ADDR + 0X294
#define RTC_SW_PWR_MODE_RSTVAL    0X0
#define RTC_SW_PWR_MODE_ALL1      0X3
#define RTC_SW_PWR_MODE_ALL0      0X0
#define RTC_SW_PWR_MODE_ALL5A     0X2
#define RTC_SW_PWR_MODE_ALLA5     0X1

// FIELD IN REGISTER : SW_PWR_MODE

#define RTC_SW_PWR_MODE_POS      0
#define RTC_SW_PWR_MODE_LEN      2
#define RTC_SW_PWR_MODE_MASK     0X00000003
#define RTC_SW_PWR_MODE_VAL(w)   (((w) & 0X00000003) >> 0)
#define RTC_SW_PWR_MODE_SET(w)   w |= ( 0X3 << 0)
#define RTC_SW_PWR_MODE_CLR(w)   w &= ~( 0X3 << 0)

// REGISTER : SW_PWR_MODE_SET

#define RTC_SW_PWR_MODE_SET_ADDR      RTC_BASE_ADDR + 0X298
#define RTC_SW_PWR_MODE_SET_RSTVAL    0X0
#define RTC_SW_PWR_MODE_SET_ALL1      0X0
#define RTC_SW_PWR_MODE_SET_ALL0      0X0
#define RTC_SW_PWR_MODE_SET_ALL5A     0X0
#define RTC_SW_PWR_MODE_SET_ALLA5     0X0

// FIELD IN REGISTER : SW_PWR_MODE_SET

#define RTC_SW_PWR_MODE_SET_POS      0
#define RTC_SW_PWR_MODE_SET_LEN      2
#define RTC_SW_PWR_MODE_SET_MASK     0X00000003
#define RTC_SW_PWR_MODE_SET_VAL(w)   (((w) & 0X00000003) >> 0)
#define RTC_SW_PWR_MODE_SET_SET(w)   w |= ( 0X3 << 0)
#define RTC_SW_PWR_MODE_SET_CLR(w)   w &= ~( 0X3 << 0)

// REGISTER : SW_PWR_MODE_CLR

#define RTC_SW_PWR_MODE_CLR_ADDR      RTC_BASE_ADDR + 0X29C
#define RTC_SW_PWR_MODE_CLR_RSTVAL    0X0
#define RTC_SW_PWR_MODE_CLR_ALL1      0X0
#define RTC_SW_PWR_MODE_CLR_ALL0      0X0
#define RTC_SW_PWR_MODE_CLR_ALL5A     0X0
#define RTC_SW_PWR_MODE_CLR_ALLA5     0X0

// FIELD IN REGISTER : SW_PWR_MODE_CLR

#define RTC_SW_PWR_MODE_CLR_POS      0
#define RTC_SW_PWR_MODE_CLR_LEN      2
#define RTC_SW_PWR_MODE_CLR_MASK     0X00000003
#define RTC_SW_PWR_MODE_CLR_VAL(w)   (((w) & 0X00000003) >> 0)
#define RTC_SW_PWR_MODE_CLR_SET(w)   w |= ( 0X3 << 0)
#define RTC_SW_PWR_MODE_CLR_CLR(w)   w &= ~( 0X3 << 0)

// REGISTER : ALARM_PWR_MODE

#define RTC_ALARM_PWR_MODE_ADDR      RTC_BASE_ADDR + 0X2A0
#define RTC_ALARM_PWR_MODE_RSTVAL    0X0
#define RTC_ALARM_PWR_MODE_ALL1      0X3
#define RTC_ALARM_PWR_MODE_ALL0      0X0
#define RTC_ALARM_PWR_MODE_ALL5A     0X2
#define RTC_ALARM_PWR_MODE_ALLA5     0X1

// FIELD IN REGISTER : ALARM_PWR_MODE

#define RTC_ALARM_PWR_MODE_POS      0
#define RTC_ALARM_PWR_MODE_LEN      2
#define RTC_ALARM_PWR_MODE_MASK     0X00000003
#define RTC_ALARM_PWR_MODE_VAL(w)   (((w) & 0X00000003) >> 0)
#define RTC_ALARM_PWR_MODE_SET(w)   w |= ( 0X3 << 0)
#define RTC_ALARM_PWR_MODE_CLR(w)   w &= ~( 0X3 << 0)

// REGISTER : ALARM_PWR_MODE_SET

#define RTC_ALARM_PWR_MODE_SET_ADDR      RTC_BASE_ADDR + 0X2A4
#define RTC_ALARM_PWR_MODE_SET_RSTVAL    0X0
#define RTC_ALARM_PWR_MODE_SET_ALL1      0X0
#define RTC_ALARM_PWR_MODE_SET_ALL0      0X0
#define RTC_ALARM_PWR_MODE_SET_ALL5A     0X0
#define RTC_ALARM_PWR_MODE_SET_ALLA5     0X0

// FIELD IN REGISTER : ALARM_PWR_MODE_SET

#define RTC_ALARM_PWR_MODE_SET_POS      0
#define RTC_ALARM_PWR_MODE_SET_LEN      2
#define RTC_ALARM_PWR_MODE_SET_MASK     0X00000003
#define RTC_ALARM_PWR_MODE_SET_VAL(w)   (((w) & 0X00000003) >> 0)
#define RTC_ALARM_PWR_MODE_SET_SET(w)   w |= ( 0X3 << 0)
#define RTC_ALARM_PWR_MODE_SET_CLR(w)   w &= ~( 0X3 << 0)

// REGISTER : ALARM_PWR_MODE_CLR

#define RTC_ALARM_PWR_MODE_CLR_ADDR      RTC_BASE_ADDR + 0X2A8
#define RTC_ALARM_PWR_MODE_CLR_RSTVAL    0X0
#define RTC_ALARM_PWR_MODE_CLR_ALL1      0X0
#define RTC_ALARM_PWR_MODE_CLR_ALL0      0X0
#define RTC_ALARM_PWR_MODE_CLR_ALL5A     0X0
#define RTC_ALARM_PWR_MODE_CLR_ALLA5     0X0

// FIELD IN REGISTER : ALARM_PWR_MODE_CLR

#define RTC_ALARM_PWR_MODE_CLR_POS      0
#define RTC_ALARM_PWR_MODE_CLR_LEN      2
#define RTC_ALARM_PWR_MODE_CLR_MASK     0X00000003
#define RTC_ALARM_PWR_MODE_CLR_VAL(w)   (((w) & 0X00000003) >> 0)
#define RTC_ALARM_PWR_MODE_CLR_SET(w)   w |= ( 0X3 << 0)
#define RTC_ALARM_PWR_MODE_CLR_CLR(w)   w &= ~( 0X3 << 0)

// REGISTER : PWR_START

#define RTC_ALARM_MODE      (RTC_BASE_ADDR + 0X2AC)
#define RTC_PWR_POWPER_ON        0X0
#define RTC_PWR_SHUTDOWN         0X1
#define RTC_PWR_SOFT_RESTART     0X2
#define RTC_PWR_HARD_RESTART     0X3


// FIELD IN REGISTER : PWR_START

#define RTC_PWR_START_POS      0
#define RTC_PWR_START_LEN      1
#define RTC_PWR_START_MASK     0X00000001
#define RTC_PWR_START_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_START_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_START_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_START_SET

#define RTC_PWR_START_SET_ADDR      RTC_BASE_ADDR + 0X2B0
#define RTC_PWR_START_SET_RSTVAL    0X0
#define RTC_PWR_START_SET_ALL1      0X0
#define RTC_PWR_START_SET_ALL0      0X0
#define RTC_PWR_START_SET_ALL5A     0X0
#define RTC_PWR_START_SET_ALLA5     0X0

// FIELD IN REGISTER : PWR_START_SET

#define RTC_PWR_START_SET_POS      0
#define RTC_PWR_START_SET_LEN      1
#define RTC_PWR_START_SET_MASK     0X00000001
#define RTC_PWR_START_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_START_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_START_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_START_CLR

#define RTC_PWR_START_CLR_ADDR      RTC_BASE_ADDR + 0X2B4
#define RTC_PWR_START_CLR_RSTVAL    0X0
#define RTC_PWR_START_CLR_ALL1      0X0
#define RTC_PWR_START_CLR_ALL0      0X0
#define RTC_PWR_START_CLR_ALL5A     0X0
#define RTC_PWR_START_CLR_ALLA5     0X0

// FIELD IN REGISTER : PWR_START_CLR

#define RTC_PWR_START_CLR_POS      0
#define RTC_PWR_START_CLR_LEN      1
#define RTC_PWR_START_CLR_MASK     0X00000001
#define RTC_PWR_START_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PWR_START_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PWR_START_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PWR_ON_STATUS

#define RTC_PWR_ON_STATUS_ADDR      RTC_BASE_ADDR + 0X2B8
#define RTC_PWR_ON_STATUS_RSTVAL    0X0
#define RTC_PWR_ON_STATUS_ALL1      0X7
#define RTC_PWR_ON_STATUS_ALL0      0X0
#define RTC_PWR_ON_STATUS_ALL5A     0X2
#define RTC_PWR_ON_STATUS_ALLA5     0X5

// FIELD IN REGISTER : PWR_ON_STATUS

#define RTC_PWR_ON_STATUS_POS      0
#define RTC_PWR_ON_STATUS_LEN      3
#define RTC_PWR_ON_STATUS_MASK     0X00000007
#define RTC_PWR_ON_STATUS_VAL(w)   (((w) & 0X00000007) >> 0)
#define RTC_PWR_ON_STATUS_SET(w)   w |= ( 0X7 << 0)
#define RTC_PWR_ON_STATUS_CLR(w)   w &= ~( 0X7 << 0)

// REGISTER : PWR_OFF_STATUS

#define RTC_PWR_OFF_STATUS_ADDR      RTC_BASE_ADDR + 0X2BC
#define RTC_PWR_OFF_STATUS_RSTVAL    0X0
#define RTC_PWR_OFF_STATUS_ALL1      0X3
#define RTC_PWR_OFF_STATUS_ALL0      0X0
#define RTC_PWR_OFF_STATUS_ALL5A     0X2
#define RTC_PWR_OFF_STATUS_ALLA5     0X1

// FIELD IN REGISTER : PWR_OFF_STATUS

#define RTC_PWR_OFF_STATUS_POS      0
#define RTC_PWR_OFF_STATUS_LEN      2
#define RTC_PWR_OFF_STATUS_MASK     0X00000003
#define RTC_PWR_OFF_STATUS_VAL(w)   (((w) & 0X00000003) >> 0)
#define RTC_PWR_OFF_STATUS_SET(w)   w |= ( 0X3 << 0)
#define RTC_PWR_OFF_STATUS_CLR(w)   w &= ~( 0X3 << 0)

// REGISTER : PTEST_MODE

#define RTC_PTEST_MODE_ADDR      RTC_BASE_ADDR + 0X2C0
#define RTC_PTEST_MODE_RSTVAL    0X0
#define RTC_PTEST_MODE_ALL1      0X1
#define RTC_PTEST_MODE_ALL0      0X0
#define RTC_PTEST_MODE_ALL5A     0X0
#define RTC_PTEST_MODE_ALLA5     0X1

// FIELD IN REGISTER : PTEST_MODE

#define RTC_PTEST_MODE_POS      0
#define RTC_PTEST_MODE_LEN      1
#define RTC_PTEST_MODE_MASK     0X00000001
#define RTC_PTEST_MODE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_MODE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_MODE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_MODE_SET

#define RTC_PWR_START      (RTC_BASE_ADDR + 0X2C4)


// FIELD IN REGISTER : PTEST_MODE_SET

#define RTC_PTEST_MODE_SET_POS      0
#define RTC_PTEST_MODE_SET_LEN      1
#define RTC_PTEST_MODE_SET_MASK     0X00000001
#define RTC_PTEST_MODE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_MODE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_MODE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_MODE_CLR

#define RTC_PTEST_MODE_CLR_ADDR      RTC_BASE_ADDR + 0X2C8
#define RTC_PTEST_MODE_CLR_RSTVAL    0X0
#define RTC_PTEST_MODE_CLR_ALL1      0X0
#define RTC_PTEST_MODE_CLR_ALL0      0X0
#define RTC_PTEST_MODE_CLR_ALL5A     0X0
#define RTC_PTEST_MODE_CLR_ALLA5     0X0

// FIELD IN REGISTER : PTEST_MODE_CLR

#define RTC_PTEST_MODE_CLR_POS      0
#define RTC_PTEST_MODE_CLR_LEN      1
#define RTC_PTEST_MODE_CLR_MASK     0X00000001
#define RTC_PTEST_MODE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_MODE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_MODE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_INT0_IO

#define RTC_PTEST_PWR_INT0_IO_ADDR      RTC_BASE_ADDR + 0X2CC
#define RTC_PTEST_PWR_INT0_IO_RSTVAL    0X3
#define RTC_PTEST_PWR_INT0_IO_ALL1      0XF
#define RTC_PTEST_PWR_INT0_IO_ALL0      0X0
#define RTC_PTEST_PWR_INT0_IO_ALL5A     0XA
#define RTC_PTEST_PWR_INT0_IO_ALLA5     0X5

// FIELD IN REGISTER : PTEST_PWR_INT0_IO

#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_POS      3
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_MASK     0X00000008
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_INT0_IO_PAD_IN_POS      2
#define RTC_PTEST_PWR_INT0_IO_PAD_IN_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_IN_MASK     0X00000004
#define RTC_PTEST_PWR_INT0_IO_PAD_IN_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PTEST_PWR_INT0_IO_PAD_IN_SET(w)   w |= ( 0X1 << 2)
#define RTC_PTEST_PWR_INT0_IO_PAD_IN_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_POS      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_MASK     0X00000002
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_INT0_IO_PAD_IE_POS      0
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_MASK     0X00000001
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_INT0_IO_SET

#define RTC_PTEST_PWR_INT0_IO_SET_ADDR      RTC_BASE_ADDR + 0X2D0
#define RTC_PTEST_PWR_INT0_IO_SET_RSTVAL    0X0
#define RTC_PTEST_PWR_INT0_IO_SET_ALL1      0X0
#define RTC_PTEST_PWR_INT0_IO_SET_ALL0      0X0
#define RTC_PTEST_PWR_INT0_IO_SET_ALL5A     0X0
#define RTC_PTEST_PWR_INT0_IO_SET_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_INT0_IO_SET

#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_SET_POS      3
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_SET_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_SET_MASK     0X00000008
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_SET_POS      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_SET_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_SET_MASK     0X00000002
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_INT0_IO_PAD_IE_SET_POS      0
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_SET_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_SET_MASK     0X00000001
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_INT0_IO_CLR

#define RTC_PTEST_PWR_INT0_IO_CLR_ADDR      RTC_BASE_ADDR + 0X2D4
#define RTC_PTEST_PWR_INT0_IO_CLR_RSTVAL    0X0
#define RTC_PTEST_PWR_INT0_IO_CLR_ALL1      0X0
#define RTC_PTEST_PWR_INT0_IO_CLR_ALL0      0X0
#define RTC_PTEST_PWR_INT0_IO_CLR_ALL5A     0X0
#define RTC_PTEST_PWR_INT0_IO_CLR_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_INT0_IO_CLR

#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_CLR_POS      3
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_CLR_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_CLR_MASK     0X00000008
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_INT0_IO_PAD_OUT_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_CLR_POS      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_CLR_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_CLR_MASK     0X00000002
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_INT0_IO_PAD_OEN_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_INT0_IO_PAD_IE_CLR_POS      0
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_CLR_LEN      1
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_CLR_MASK     0X00000001
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_INT0_IO_PAD_IE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_INT1_IO

#define RTC_PTEST_PWR_INT1_IO_ADDR      RTC_BASE_ADDR + 0X2D8
#define RTC_PTEST_PWR_INT1_IO_RSTVAL    0X3
#define RTC_PTEST_PWR_INT1_IO_ALL1      0XF
#define RTC_PTEST_PWR_INT1_IO_ALL0      0X0
#define RTC_PTEST_PWR_INT1_IO_ALL5A     0XA
#define RTC_PTEST_PWR_INT1_IO_ALLA5     0X5

// FIELD IN REGISTER : PTEST_PWR_INT1_IO

#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_POS      3
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_MASK     0X00000008
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_INT1_IO_PAD_IN_POS      2
#define RTC_PTEST_PWR_INT1_IO_PAD_IN_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_IN_MASK     0X00000004
#define RTC_PTEST_PWR_INT1_IO_PAD_IN_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PTEST_PWR_INT1_IO_PAD_IN_SET(w)   w |= ( 0X1 << 2)
#define RTC_PTEST_PWR_INT1_IO_PAD_IN_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_POS      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_MASK     0X00000002
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_INT1_IO_PAD_IE_POS      0
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_MASK     0X00000001
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_INT1_IO_SET

#define RTC_PTEST_PWR_INT1_IO_SET_ADDR      RTC_BASE_ADDR + 0X2DC
#define RTC_PTEST_PWR_INT1_IO_SET_RSTVAL    0X0
#define RTC_PTEST_PWR_INT1_IO_SET_ALL1      0X0
#define RTC_PTEST_PWR_INT1_IO_SET_ALL0      0X0
#define RTC_PTEST_PWR_INT1_IO_SET_ALL5A     0X0
#define RTC_PTEST_PWR_INT1_IO_SET_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_INT1_IO_SET

#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_SET_POS      3
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_SET_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_SET_MASK     0X00000008
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_SET_POS      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_SET_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_SET_MASK     0X00000002
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_INT1_IO_PAD_IE_SET_POS      0
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_SET_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_SET_MASK     0X00000001
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_INT1_IO_CLR

#define RTC_PTEST_PWR_INT1_IO_CLR_ADDR      RTC_BASE_ADDR + 0X2E0
#define RTC_PTEST_PWR_INT1_IO_CLR_RSTVAL    0X0
#define RTC_PTEST_PWR_INT1_IO_CLR_ALL1      0X0
#define RTC_PTEST_PWR_INT1_IO_CLR_ALL0      0X0
#define RTC_PTEST_PWR_INT1_IO_CLR_ALL5A     0X0
#define RTC_PTEST_PWR_INT1_IO_CLR_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_INT1_IO_CLR

#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_CLR_POS      3
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_CLR_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_CLR_MASK     0X00000008
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_INT1_IO_PAD_OUT_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_CLR_POS      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_CLR_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_CLR_MASK     0X00000002
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_INT1_IO_PAD_OEN_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_INT1_IO_PAD_IE_CLR_POS      0
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_CLR_LEN      1
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_CLR_MASK     0X00000001
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_INT1_IO_PAD_IE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ0_IO

#define RTC_PTEST_PWR_SEQ0_IO_ADDR      RTC_BASE_ADDR + 0X2E4
#define RTC_PTEST_PWR_SEQ0_IO_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ0_IO_ALL1      0XF
#define RTC_PTEST_PWR_SEQ0_IO_ALL0      0X0
#define RTC_PTEST_PWR_SEQ0_IO_ALL5A     0XA
#define RTC_PTEST_PWR_SEQ0_IO_ALLA5     0X5

// FIELD IN REGISTER : PTEST_PWR_SEQ0_IO

#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_POS      3
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ0_IO_PAD_IN_POS      2
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IN_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IN_MASK     0X00000004
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IN_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IN_SET(w)   w |= ( 0X1 << 2)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IN_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_POS      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_POS      0
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ0_IO_SET

#define RTC_PTEST_PWR_SEQ0_IO_SET_ADDR      RTC_BASE_ADDR + 0X2E8
#define RTC_PTEST_PWR_SEQ0_IO_SET_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ0_IO_SET_ALL1      0X0
#define RTC_PTEST_PWR_SEQ0_IO_SET_ALL0      0X0
#define RTC_PTEST_PWR_SEQ0_IO_SET_ALL5A     0X0
#define RTC_PTEST_PWR_SEQ0_IO_SET_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_SEQ0_IO_SET

#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_SET_POS      3
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_SET_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_SET_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_SET_POS      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_SET_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_SET_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_SET_POS      0
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_SET_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_SET_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ0_IO_CLR

#define RTC_PTEST_PWR_SEQ0_IO_CLR_ADDR      RTC_BASE_ADDR + 0X2EC
#define RTC_PTEST_PWR_SEQ0_IO_CLR_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ0_IO_CLR_ALL1      0X0
#define RTC_PTEST_PWR_SEQ0_IO_CLR_ALL0      0X0
#define RTC_PTEST_PWR_SEQ0_IO_CLR_ALL5A     0X0
#define RTC_PTEST_PWR_SEQ0_IO_CLR_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_SEQ0_IO_CLR

#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_CLR_POS      3
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_CLR_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OUT_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_CLR_POS      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_CLR_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_OEN_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_CLR_POS      0
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_CLR_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ0_IO_PAD_IE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ1_IO

#define RTC_PTEST_PWR_SEQ1_IO_ADDR      RTC_BASE_ADDR + 0X2F0
#define RTC_PTEST_PWR_SEQ1_IO_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ1_IO_ALL1      0XF
#define RTC_PTEST_PWR_SEQ1_IO_ALL0      0X0
#define RTC_PTEST_PWR_SEQ1_IO_ALL5A     0XA
#define RTC_PTEST_PWR_SEQ1_IO_ALLA5     0X5

// FIELD IN REGISTER : PTEST_PWR_SEQ1_IO

#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_POS      3
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ1_IO_PAD_IN_POS      2
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IN_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IN_MASK     0X00000004
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IN_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IN_SET(w)   w |= ( 0X1 << 2)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IN_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_POS      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_POS      0
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ1_IO_SET

#define RTC_PTEST_PWR_SEQ1_IO_SET_ADDR      RTC_BASE_ADDR + 0X2F4
#define RTC_PTEST_PWR_SEQ1_IO_SET_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ1_IO_SET_ALL1      0X0
#define RTC_PTEST_PWR_SEQ1_IO_SET_ALL0      0X0
#define RTC_PTEST_PWR_SEQ1_IO_SET_ALL5A     0X0
#define RTC_PTEST_PWR_SEQ1_IO_SET_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_SEQ1_IO_SET

#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_SET_POS      3
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_SET_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_SET_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_SET_POS      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_SET_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_SET_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_SET_POS      0
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_SET_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_SET_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ1_IO_CLR

#define RTC_PTEST_PWR_SEQ1_IO_CLR_ADDR      RTC_BASE_ADDR + 0X2F8
#define RTC_PTEST_PWR_SEQ1_IO_CLR_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ1_IO_CLR_ALL1      0X0
#define RTC_PTEST_PWR_SEQ1_IO_CLR_ALL0      0X0
#define RTC_PTEST_PWR_SEQ1_IO_CLR_ALL5A     0X0
#define RTC_PTEST_PWR_SEQ1_IO_CLR_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_SEQ1_IO_CLR

#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_CLR_POS      3
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_CLR_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OUT_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_CLR_POS      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_CLR_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_OEN_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_CLR_POS      0
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_CLR_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ1_IO_PAD_IE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ2_IO

#define RTC_PTEST_PWR_SEQ2_IO_ADDR      RTC_BASE_ADDR + 0X2FC
#define RTC_PTEST_PWR_SEQ2_IO_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ2_IO_ALL1      0XF
#define RTC_PTEST_PWR_SEQ2_IO_ALL0      0X0
#define RTC_PTEST_PWR_SEQ2_IO_ALL5A     0XA
#define RTC_PTEST_PWR_SEQ2_IO_ALLA5     0X5

// FIELD IN REGISTER : PTEST_PWR_SEQ2_IO

#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_POS      3
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ2_IO_PAD_IN_POS      2
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IN_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IN_MASK     0X00000004
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IN_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IN_SET(w)   w |= ( 0X1 << 2)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IN_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_POS      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_POS      0
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ2_IO_SET

#define RTC_PTEST_PWR_SEQ2_IO_SET_ADDR      RTC_BASE_ADDR + 0X300
#define RTC_PTEST_PWR_SEQ2_IO_SET_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ2_IO_SET_ALL1      0X0
#define RTC_PTEST_PWR_SEQ2_IO_SET_ALL0      0X0
#define RTC_PTEST_PWR_SEQ2_IO_SET_ALL5A     0X0
#define RTC_PTEST_PWR_SEQ2_IO_SET_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_SEQ2_IO_SET

#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_SET_POS      3
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_SET_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_SET_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_SET_POS      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_SET_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_SET_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_SET_POS      0
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_SET_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_SET_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_PWR_SEQ2_IO_CLR

#define RTC_PTEST_PWR_SEQ2_IO_CLR_ADDR      RTC_BASE_ADDR + 0X304
#define RTC_PTEST_PWR_SEQ2_IO_CLR_RSTVAL    0X0
#define RTC_PTEST_PWR_SEQ2_IO_CLR_ALL1      0X0
#define RTC_PTEST_PWR_SEQ2_IO_CLR_ALL0      0X0
#define RTC_PTEST_PWR_SEQ2_IO_CLR_ALL5A     0X0
#define RTC_PTEST_PWR_SEQ2_IO_CLR_ALLA5     0X0

// FIELD IN REGISTER : PTEST_PWR_SEQ2_IO_CLR

#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_CLR_POS      3
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_CLR_MASK     0X00000008
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OUT_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_CLR_POS      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_CLR_MASK     0X00000002
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_OEN_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_CLR_POS      0
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_CLR_LEN      1
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_CLR_MASK     0X00000001
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_PWR_SEQ2_IO_PAD_IE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_RTC_RSTN_OUT_IO

#define RTC_PTEST_RTC_RSTN_OUT_IO_ADDR      RTC_BASE_ADDR + 0X308
#define RTC_PTEST_RTC_RSTN_OUT_IO_RSTVAL    0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_ALL1      0XF
#define RTC_PTEST_RTC_RSTN_OUT_IO_ALL0      0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_ALL5A     0XA
#define RTC_PTEST_RTC_RSTN_OUT_IO_ALLA5     0X5

// FIELD IN REGISTER : PTEST_RTC_RSTN_OUT_IO

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_POS      3
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_MASK     0X00000008
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IN_POS      2
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IN_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IN_MASK     0X00000004
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IN_VAL(w)   (((w) & 0X00000004) >> 2)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IN_SET(w)   w |= ( 0X1 << 2)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IN_CLR(w)   w &= ~( 0X1 << 2)

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_POS      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_MASK     0X00000002
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_POS      0
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_MASK     0X00000001
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_RTC_RSTN_OUT_IO_SET

#define RTC_PTEST_RTC_RSTN_OUT_IO_SET_ADDR      RTC_BASE_ADDR + 0X30C
#define RTC_PTEST_RTC_RSTN_OUT_IO_SET_RSTVAL    0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_SET_ALL1      0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_SET_ALL0      0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_SET_ALL5A     0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_SET_ALLA5     0X0

// FIELD IN REGISTER : PTEST_RTC_RSTN_OUT_IO_SET

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_SET_POS      3
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_SET_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_SET_MASK     0X00000008
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_SET_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_SET_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_SET_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_SET_POS      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_SET_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_SET_MASK     0X00000002
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_SET_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_SET_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_SET_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_SET_POS      0
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_SET_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_SET_MASK     0X00000001
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_SET_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_SET_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_SET_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : PTEST_RTC_RSTN_OUT_IO_CLR

#define RTC_PTEST_RTC_RSTN_OUT_IO_CLR_ADDR      RTC_BASE_ADDR + 0X310
#define RTC_PTEST_RTC_RSTN_OUT_IO_CLR_RSTVAL    0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_CLR_ALL1      0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_CLR_ALL0      0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_CLR_ALL5A     0X0
#define RTC_PTEST_RTC_RSTN_OUT_IO_CLR_ALLA5     0X0

// FIELD IN REGISTER : PTEST_RTC_RSTN_OUT_IO_CLR

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_CLR_POS      3
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_CLR_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_CLR_MASK     0X00000008
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_CLR_VAL(w)   (((w) & 0X00000008) >> 3)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_CLR_SET(w)   w |= ( 0X1 << 3)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OUT_CLR_CLR(w)   w &= ~( 0X1 << 3)

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_CLR_POS      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_CLR_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_CLR_MASK     0X00000002
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_CLR_VAL(w)   (((w) & 0X00000002) >> 1)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_CLR_SET(w)   w |= ( 0X1 << 1)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_OEN_CLR_CLR(w)   w &= ~( 0X1 << 1)

#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_CLR_POS      0
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_CLR_LEN      1
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_CLR_MASK     0X00000001
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_CLR_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_CLR_SET(w)   w |= ( 0X1 << 0)
#define RTC_PTEST_RTC_RSTN_OUT_IO_PAD_IE_CLR_CLR(w)   w &= ~( 0X1 << 0)

// REGISTER : DUMMY_SW

#define RTC_DUMMY_SW_ADDR      RTC_BASE_ADDR + 0X314
#define RTC_DUMMY_SW_RSTVAL    0XFF00
#define RTC_DUMMY_SW_ALL1      0XFFFF
#define RTC_DUMMY_SW_ALL0      0X0
#define RTC_DUMMY_SW_ALL5A     0X5A5A
#define RTC_DUMMY_SW_ALLA5     0XA5A5

// FIELD IN REGISTER : DUMMY_SW

#define RTC_DUMMY_SW_POS      0
#define RTC_DUMMY_SW_LEN      16
#define RTC_DUMMY_SW_MASK     0X0000FFFF
#define RTC_DUMMY_SW_VAL(w)   (((w) & 0X0000FFFF) >> 0)
#define RTC_DUMMY_SW_SET(w)   w |= ( 0XFFFF << 0)
#define RTC_DUMMY_SW_CLR(w)   w &= ~( 0XFFFF << 0)

// REGISTER : DUMMY_SPARE_IN

#define RTC_DUMMY_SPARE_IN_ADDR      RTC_BASE_ADDR + 0X318
#define RTC_DUMMY_SPARE_IN_RSTVAL    0X0
#define RTC_DUMMY_SPARE_IN_ALL1      0XFFFFFFFF
#define RTC_DUMMY_SPARE_IN_ALL0      0X0
#define RTC_DUMMY_SPARE_IN_ALL5A     0X5A5A5A5A
#define RTC_DUMMY_SPARE_IN_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : DUMMY_SPARE_IN

#define RTC_DUMMY_SPARE_IN_POS      0
#define RTC_DUMMY_SPARE_IN_LEN      32
#define RTC_DUMMY_SPARE_IN_MASK     0XFFFFFFFF
#define RTC_DUMMY_SPARE_IN_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_DUMMY_SPARE_IN_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_DUMMY_SPARE_IN_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : DUMMY_SPARE_OUT

#define RTC_DUMMY_SPARE_OUT_ADDR      RTC_BASE_ADDR + 0X31C
#define RTC_DUMMY_SPARE_OUT_RSTVAL    0X0
#define RTC_DUMMY_SPARE_OUT_ALL1      0XFFFFFFFF
#define RTC_DUMMY_SPARE_OUT_ALL0      0X0
#define RTC_DUMMY_SPARE_OUT_ALL5A     0X5A5A5A5A
#define RTC_DUMMY_SPARE_OUT_ALLA5     0XA5A5A5A5

// FIELD IN REGISTER : DUMMY_SPARE_OUT

#define RTC_DUMMY_SPARE_OUT_POS      0
#define RTC_DUMMY_SPARE_OUT_LEN      32
#define RTC_DUMMY_SPARE_OUT_MASK     0XFFFFFFFF
#define RTC_DUMMY_SPARE_OUT_VAL(w)   (((w) & 0XFFFFFFFF) >> 0)
#define RTC_DUMMY_SPARE_OUT_SET(w)   w |= ( 0XFFFFFFFF << 0)
#define RTC_DUMMY_SPARE_OUT_CLR(w)   w &= ~( 0XFFFFFFFF << 0)

// REGISTER : DUMMY_EN

#define RTC_DUMMY_EN_ADDR      RTC_BASE_ADDR + 0X320
#define RTC_DUMMY_EN_RSTVAL    0X0
#define RTC_DUMMY_EN_ALL1      0X1
#define RTC_DUMMY_EN_ALL0      0X0
#define RTC_DUMMY_EN_ALL5A     0X0
#define RTC_DUMMY_EN_ALLA5     0X1

// FIELD IN REGISTER : DUMMY_EN

#define RTC_DUMMY_EN_POS      0
#define RTC_DUMMY_EN_LEN      1
#define RTC_DUMMY_EN_MASK     0X00000001
#define RTC_DUMMY_EN_VAL(w)   (((w) & 0X00000001) >> 0)
#define RTC_DUMMY_EN_SET(w)   w |= ( 0X1 << 0)
#define RTC_DUMMY_EN_CLR(w)   w &= ~( 0X1 << 0)

#endif
