DECL|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_SR_Msk|macro|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_SR_Msk
DECL|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_SR_Pos|macro|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_SR_Pos
DECL|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_SR_Msk|macro|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_SR_Msk
DECL|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_SR_Pos|macro|CY_HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_SR_Pos
DECL|CY_LPCOMP_BAD_PARAM|enumerator|CY_LPCOMP_BAD_PARAM = CY_LPCOMP_ID | CY_PDL_STATUS_ERROR | 0x01u, /**< One or more invalid parameters */
DECL|CY_LPCOMP_CHANNEL_0|enumerator|CY_LPCOMP_CHANNEL_0 = 0x1u, /**< The LPCOMP Comparator 0. */
DECL|CY_LPCOMP_CHANNEL_1|enumerator|CY_LPCOMP_CHANNEL_1 = 0x2u /**< The LPCOMP Comparator 1. */
DECL|CY_LPCOMP_CMP0_OUTPUT_CONFIG_Msk|macro|CY_LPCOMP_CMP0_OUTPUT_CONFIG_Msk
DECL|CY_LPCOMP_CMP0_OUTPUT_CONFIG_Pos|macro|CY_LPCOMP_CMP0_OUTPUT_CONFIG_Pos
DECL|CY_LPCOMP_CMP0_SW_NEG_Msk|macro|CY_LPCOMP_CMP0_SW_NEG_Msk
DECL|CY_LPCOMP_CMP0_SW_POS_Msk|macro|CY_LPCOMP_CMP0_SW_POS_Msk
DECL|CY_LPCOMP_CMP1_OUTPUT_CONFIG_Msk|macro|CY_LPCOMP_CMP1_OUTPUT_CONFIG_Msk
DECL|CY_LPCOMP_CMP1_OUTPUT_CONFIG_Pos|macro|CY_LPCOMP_CMP1_OUTPUT_CONFIG_Pos
DECL|CY_LPCOMP_CMP1_SW_NEG_Msk|macro|CY_LPCOMP_CMP1_SW_NEG_Msk
DECL|CY_LPCOMP_CMP1_SW_POS_Msk|macro|CY_LPCOMP_CMP1_SW_POS_Msk
DECL|CY_LPCOMP_COMP0|macro|CY_LPCOMP_COMP0
DECL|CY_LPCOMP_COMP1|macro|CY_LPCOMP_COMP1
DECL|CY_LPCOMP_DRV_VERSION_MAJOR|macro|CY_LPCOMP_DRV_VERSION_MAJOR
DECL|CY_LPCOMP_DRV_VERSION_MINOR|macro|CY_LPCOMP_DRV_VERSION_MINOR
DECL|CY_LPCOMP_HYST_DISABLE|enumerator|CY_LPCOMP_HYST_DISABLE = 0u /**< The LPCOMP disable hysteresis. */
DECL|CY_LPCOMP_HYST_ENABLE|enumerator|CY_LPCOMP_HYST_ENABLE = 1u, /**< The LPCOMP enable hysteresis. */
DECL|CY_LPCOMP_ID|macro|CY_LPCOMP_ID
DECL|CY_LPCOMP_INTR_BOTH|enumerator|CY_LPCOMP_INTR_BOTH = 3u /**< The LPCOMP interrupt on both rising and falling edges. */
DECL|CY_LPCOMP_INTR_DISABLE|enumerator|CY_LPCOMP_INTR_DISABLE = 0u, /**< The LPCOMP interrupt disabled, no interrupt will be detected. */
DECL|CY_LPCOMP_INTR_FALLING|enumerator|CY_LPCOMP_INTR_FALLING = 2u, /**< The LPCOMP interrupt on the falling edge. */
DECL|CY_LPCOMP_INTR_Msk|macro|CY_LPCOMP_INTR_Msk
DECL|CY_LPCOMP_INTR_Pos|macro|CY_LPCOMP_INTR_Pos
DECL|CY_LPCOMP_INTR_RISING|enumerator|CY_LPCOMP_INTR_RISING = 1u, /**< The LPCOMP interrupt on the rising edge. */
DECL|CY_LPCOMP_INVALID_STATE|enumerator|CY_LPCOMP_INVALID_STATE = CY_LPCOMP_ID | CY_PDL_STATUS_ERROR | 0x03u, /**< Operation not setup or is in an improper state */
DECL|CY_LPCOMP_IS_CHANNEL_VALID|macro|CY_LPCOMP_IS_CHANNEL_VALID
DECL|CY_LPCOMP_IS_HYSTERESIS_VALID|macro|CY_LPCOMP_IS_HYSTERESIS_VALID
DECL|CY_LPCOMP_IS_INPUT_N_VALID|macro|CY_LPCOMP_IS_INPUT_N_VALID
DECL|CY_LPCOMP_IS_INPUT_P_VALID|macro|CY_LPCOMP_IS_INPUT_P_VALID
DECL|CY_LPCOMP_IS_INTR_MODE_VALID|macro|CY_LPCOMP_IS_INTR_MODE_VALID
DECL|CY_LPCOMP_IS_INTR_VALID|macro|CY_LPCOMP_IS_INTR_VALID
DECL|CY_LPCOMP_IS_OUT_MODE_VALID|macro|CY_LPCOMP_IS_OUT_MODE_VALID
DECL|CY_LPCOMP_IS_POWER_VALID|macro|CY_LPCOMP_IS_POWER_VALID
DECL|CY_LPCOMP_LP_POWER_DELAY|macro|CY_LPCOMP_LP_POWER_DELAY
DECL|CY_LPCOMP_MAX_CHANNEL_NUM|macro|CY_LPCOMP_MAX_CHANNEL_NUM
DECL|CY_LPCOMP_MODE_LP|enumerator|CY_LPCOMP_MODE_LP = 2u, /**< The LPCOMP's channel LP mode. */
DECL|CY_LPCOMP_MODE_NORMAL|enumerator|CY_LPCOMP_MODE_NORMAL = 3u /**< The LPCOMP's channel normal mode. */
DECL|CY_LPCOMP_MODE_OFF|enumerator|CY_LPCOMP_MODE_OFF = 0u, /**< The LPCOMP's channel power-off. */
DECL|CY_LPCOMP_MODE_ULP_Msk|macro|CY_LPCOMP_MODE_ULP_Msk
DECL|CY_LPCOMP_MODE_ULP_Pos|macro|CY_LPCOMP_MODE_ULP_Pos
DECL|CY_LPCOMP_MODE_ULP|enumerator|CY_LPCOMP_MODE_ULP = 1u, /**< The LPCOMP's channel ULP mode. */
DECL|CY_LPCOMP_NORMAL_POWER_DELAY|macro|CY_LPCOMP_NORMAL_POWER_DELAY
DECL|CY_LPCOMP_OUT_DIRECT|enumerator|CY_LPCOMP_OUT_DIRECT = 1u, /**< The LPCOMP bypass mode, the direct output of a comparator. */
DECL|CY_LPCOMP_OUT_PULSE|enumerator|CY_LPCOMP_OUT_PULSE = 0u, /**< The LPCOMP DSI output with the pulse option, no bypass. */
DECL|CY_LPCOMP_OUT_SYNC|enumerator|CY_LPCOMP_OUT_SYNC = 2u /**< The LPCOMP DSI output with the level option, it is similar
DECL|CY_LPCOMP_PDL_H|macro|CY_LPCOMP_PDL_H
DECL|CY_LPCOMP_REF_CONNECTED|macro|CY_LPCOMP_REF_CONNECTED
DECL|CY_LPCOMP_SUCCESS|enumerator|CY_LPCOMP_SUCCESS = 0x00u, /**< Successful */
DECL|CY_LPCOMP_SW_AMUXBUSA|enumerator|CY_LPCOMP_SW_AMUXBUSA = 0x02u, /**< The LPCOMP input connects to AMUXBUSA. */
DECL|CY_LPCOMP_SW_AMUXBUSB|enumerator|CY_LPCOMP_SW_AMUXBUSB = 0x04u, /**< The LPCOMP input connects to AMUXBUSB. */
DECL|CY_LPCOMP_SW_GPIO|enumerator|CY_LPCOMP_SW_GPIO = 0x01u, /**< The LPCOMP input connects to GPIO pin. */
DECL|CY_LPCOMP_SW_LOCAL_VREF|enumerator|CY_LPCOMP_SW_LOCAL_VREF = 0x08u /**< The LPCOMP input connects to local VREF. */
DECL|CY_LPCOMP_TIMEOUT|enumerator|CY_LPCOMP_TIMEOUT = CY_LPCOMP_ID | CY_PDL_STATUS_ERROR | 0x02u, /**< Operation timed out */
DECL|CY_LPCOMP_ULP_POWER_DELAY|macro|CY_LPCOMP_ULP_POWER_DELAY
DECL|CY_LPCOMP_UNKNOWN|enumerator|CY_LPCOMP_UNKNOWN = CY_LPCOMP_ID | CY_PDL_STATUS_ERROR | 0xFFu, /**< Unknown failure */
DECL|CY_LPCOMP_WAKEUP_PIN0_Msk|macro|CY_LPCOMP_WAKEUP_PIN0_Msk
DECL|CY_LPCOMP_WAKEUP_PIN1_Msk|macro|CY_LPCOMP_WAKEUP_PIN1_Msk
DECL|Cy_LPComp_ClearInterrupt|function|__STATIC_INLINE void Cy_LPComp_ClearInterrupt(LPCOMP_Type* base, uint32_t interrupt)
DECL|Cy_LPComp_ConnectULPReference|function|__STATIC_INLINE void Cy_LPComp_ConnectULPReference(LPCOMP_Type *base, cy_en_lpcomp_channel_t channel)
DECL|Cy_LPComp_GetCompare|function|__STATIC_INLINE uint32_t Cy_LPComp_GetCompare(LPCOMP_Type const * base, cy_en_lpcomp_channel_t channel)
DECL|Cy_LPComp_GetInterruptMask|function|__STATIC_INLINE uint32_t Cy_LPComp_GetInterruptMask(LPCOMP_Type const * base)
DECL|Cy_LPComp_GetInterruptStatusMasked|function|__STATIC_INLINE uint32_t Cy_LPComp_GetInterruptStatusMasked(LPCOMP_Type const * base)
DECL|Cy_LPComp_GetInterruptStatus|function|__STATIC_INLINE uint32_t Cy_LPComp_GetInterruptStatus(LPCOMP_Type const * base)
DECL|Cy_LPComp_GlobalDisable|function|__STATIC_INLINE void Cy_LPComp_GlobalDisable(LPCOMP_Type *base)
DECL|Cy_LPComp_GlobalEnable|function|__STATIC_INLINE void Cy_LPComp_GlobalEnable(LPCOMP_Type* base)
DECL|Cy_LPComp_SetInterruptMask|function|__STATIC_INLINE void Cy_LPComp_SetInterruptMask(LPCOMP_Type* base, uint32_t interrupt)
DECL|Cy_LPComp_SetInterrupt|function|__STATIC_INLINE void Cy_LPComp_SetInterrupt(LPCOMP_Type* base, uint32_t interrupt)
DECL|Cy_LPComp_UlpReferenceDisable|function|__STATIC_INLINE void Cy_LPComp_UlpReferenceDisable(LPCOMP_Type *base)
DECL|Cy_LPComp_UlpReferenceEnable|function|__STATIC_INLINE void Cy_LPComp_UlpReferenceEnable(LPCOMP_Type *base)
DECL|cy_en_lpcomp_channel_t|typedef|} cy_en_lpcomp_channel_t;
DECL|cy_en_lpcomp_hyst_t|typedef|} cy_en_lpcomp_hyst_t;
DECL|cy_en_lpcomp_inputs_t|typedef|} cy_en_lpcomp_inputs_t;
DECL|cy_en_lpcomp_int_t|typedef|} cy_en_lpcomp_int_t;
DECL|cy_en_lpcomp_out_t|typedef|} cy_en_lpcomp_out_t;
DECL|cy_en_lpcomp_pwr_t|typedef|} cy_en_lpcomp_pwr_t;
DECL|cy_en_lpcomp_status_t|typedef|} cy_en_lpcomp_status_t;
DECL|cy_stc_lpcomp_config_t|typedef|} cy_stc_lpcomp_config_t;
DECL|cy_stc_lpcomp_context_t|typedef|} cy_stc_lpcomp_context_t;
DECL|hysteresis|member|cy_en_lpcomp_hyst_t hysteresis; /**< Enables or disables the LPCOMP's hysteresis */
DECL|intType|member|cy_en_lpcomp_int_t intType; /**< Sets the LPCOMP interrupt mode */
DECL|intType|member|cy_en_lpcomp_int_t intType[CY_LPCOMP_MAX_CHANNEL_NUM];
DECL|outputMode|member|cy_en_lpcomp_out_t outputMode; /**< The LPCOMP's outputMode: Direct output,
DECL|power|member|cy_en_lpcomp_pwr_t power; /**< Sets the LPCOMP power mode */
DECL|power|member|cy_en_lpcomp_pwr_t power[CY_LPCOMP_MAX_CHANNEL_NUM];
