$date
	Sat Jun  7 23:59:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_nlfsr $end
$var wire 1 ! o_warbler3 $end
$var wire 1 " b0_2 $end
$var wire 1 # a0_1 $end
$var parameter 32 $ CLK_PERIOD $end
$var reg 1 % clk $end
$var reg 1 & d1 $end
$var reg 1 ' d2 $end
$var reg 5 ( d3 [4:0] $end
$var reg 1 ) init1 $end
$var reg 1 * init2 $end
$var reg 1 + init3 $end
$var reg 1 , load1 $end
$var reg 1 - load2 $end
$var reg 1 . load3 $end
$var reg 1 / nlfsr3_ce1 $end
$var reg 1 0 nlfsr3_ce2 $end
$var reg 1 1 nlfsr3_ce3 $end
$var reg 1 2 rst $end
$var reg 5 3 tk [4:0] $end
$var reg 1 4 warbler_o1 $end
$var reg 1 5 warbler_o2 $end
$scope module NLFSR1 $end
$var wire 1 % clk $end
$var wire 1 & d1 $end
$var wire 1 ) init $end
$var wire 1 , load $end
$var wire 1 6 mux0_in $end
$var wire 1 7 mux1_in $end
$var wire 1 / nlfsr3_ce $end
$var wire 1 2 rst $end
$var wire 1 4 warbler_o $end
$var wire 1 8 wgt1_5o $end
$var wire 1 9 mux2_o $end
$var wire 1 : mux1_o $end
$var wire 1 ; mux0_o $end
$var wire 1 # a0 $end
$var reg 17 < a [16:0] $end
$scope module mux0 $end
$var wire 1 = a $end
$var wire 1 6 b $end
$var wire 1 / sel $end
$var wire 1 ; y $end
$upscope $end
$scope module mux1 $end
$var wire 1 7 a $end
$var wire 1 ; b $end
$var wire 1 ) sel $end
$var wire 1 : y $end
$upscope $end
$scope module mux2 $end
$var wire 1 : a $end
$var wire 1 & b $end
$var wire 1 , sel $end
$var wire 1 9 y $end
$upscope $end
$scope module wlut $end
$var wire 5 > address [4:0] $end
$var wire 1 8 wgt1_5o $end
$var reg 32 ? LUT [31:0] $end
$upscope $end
$upscope $end
$scope module NLFSR2 $end
$var wire 1 % clk $end
$var wire 1 ' d2 $end
$var wire 1 * init $end
$var wire 1 - load $end
$var wire 1 @ mux0_in $end
$var wire 1 A mux1_in $end
$var wire 1 0 nlfsr3_ce $end
$var wire 1 2 rst $end
$var wire 1 5 warbler_o $end
$var wire 1 B wgt1_5o $end
$var wire 1 C mux2_o $end
$var wire 1 D mux1_o $end
$var wire 1 E mux0_o $end
$var wire 1 " b0 $end
$var reg 16 F b [15:0] $end
$scope module mux0 $end
$var wire 1 G a $end
$var wire 1 @ b $end
$var wire 1 0 sel $end
$var wire 1 E y $end
$upscope $end
$scope module mux1 $end
$var wire 1 A a $end
$var wire 1 E b $end
$var wire 1 * sel $end
$var wire 1 D y $end
$upscope $end
$scope module mux2 $end
$var wire 1 D a $end
$var wire 1 ' b $end
$var wire 1 - sel $end
$var wire 1 C y $end
$upscope $end
$scope module wlut $end
$var wire 5 H address [4:0] $end
$var wire 1 B wgt1_5o $end
$var reg 32 I LUT [31:0] $end
$upscope $end
$upscope $end
$scope module NLFSR3 $end
$var wire 1 % clk $end
$var wire 5 J d3 [4:0] $end
$var wire 1 + init $end
$var wire 1 . load $end
$var wire 1 1 nlfsr3_ce $end
$var wire 5 K node1 [4:0] $end
$var wire 5 L node2 [4:0] $end
$var wire 5 M node3 [4:0] $end
$var wire 1 2 rst $end
$var wire 5 N tk [4:0] $end
$var wire 1 O wgt2_5o $end
$var wire 1 ! o_warbler $end
$var wire 5 P next_C5 [4:0] $end
$var wire 5 Q gamma_out [4:0] $end
$var reg 5 R C0 [4:0] $end
$var reg 5 S C1 [4:0] $end
$var reg 5 T C2 [4:0] $end
$var reg 5 U C3 [4:0] $end
$var reg 5 V C4 [4:0] $end
$var reg 5 W C5 [4:0] $end
$var reg 5 X pad_wgt2 [4:0] $end
$scope module WGT1_5_inst $end
$var wire 5 Y address [4:0] $end
$var wire 1 ! wgt1_5o $end
$var reg 32 Z LUT [31:0] $end
$upscope $end
$scope module WGT2_5_inst $end
$var wire 5 [ address [4:0] $end
$var wire 1 O wgt2_5o $end
$var reg 32 \ LUT [31:0] $end
$upscope $end
$scope module bigmux2to1_inst $end
$var wire 5 ] a [4:0] $end
$var wire 5 ^ b [4:0] $end
$var wire 1 . sel $end
$var wire 5 _ y [4:0] $end
$upscope $end
$scope module gamma_mult_inst $end
$var wire 5 ` x [4:0] $end
$var wire 5 a y [4:0] $end
$upscope $end
$upscope $end
$scope task test_nlfsr1 $end
$upscope $end
$scope task test_nlfsr2 $end
$upscope $end
$scope task test_nlfsr3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 $
$end
#0
$dumpvars
b0xx00 a
b0x `
bx _
bx ^
bx ]
b100000111111101110010011101 \
bx [
b100111011110001010001101100101 Z
bx Y
b0x X
bx W
bx V
bx U
bx T
bx S
bx R
b0xx00 Q
bx P
xO
bx N
bx M
bx L
bx K
bx J
b100111011110001010001101100101 I
bx H
0G
bx F
xE
xD
xC
xB
xA
x@
b100111011110001010001101100101 ?
bx >
0=
bx <
x;
x:
x9
x8
x7
x6
x5
x4
bx 3
02
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
x'
x&
0%
x#
x"
x!
$end
#5000
1%
#10000
06
1A
17
1B
b0 H
18
b0 >
b0xx00 K
0"
0#
b0 R
1!
b0 S
b0 Y
b0 T
b0 U
b0 V
1O
b0 W
b0 [
b0 F
b0 <
0%
09
0:
0;
0,
1)
0&
0/
14
12
#15000
1%
#20000
0%
1/
02
#25000
bx000000000000000 F
1%
#30000
0%
19
1:
0)
#35000
b10000000000000000 <
bx00000000000000 F
1%
#40000
0%
0:
1,
1&
1)
#45000
1:
1;
16
07
08
b10000 >
bx0000000000000 F
b11000000000000000 <
1%
#50000
0%
09
0;
0:
0/
0)
0,
#55000
xA
xB
bx0000 H
b1100000000000000 <
bx000000000000 F
1%
#60000
0%
19
1,
#65000
1:
06
17
18
b0 >
bx00000000000 F
b10110000000000000 <
1%
#70000
1@
1A
1B
b0 H
b0 <
b0 F
0%
0C
0D
0E
0-
1*
0'
00
05
12
#75000
1%
#80000
0%
1C
1'
1-
02
#85000
b10000000000000000 <
b1000000000000000 F
1%
#90000
0%
0C
0-
#95000
0:
16
07
08
b10000 >
b100000000000000 F
b11000000000000000 <
1%
#100000
0%
1C
1D
0*
#105000
b11100000000000000 <
b1010000000000000 F
1%
#110000
0%
1E
10
#115000
0C
0E
0D
0@
0A
0B
b10000 H
b1101000000000000 F
b11110000000000000 <
1%
#120000
1C
1E
1:
06
1D
1@
17
1A
18
b0 >
1B
b0 H
b0 <
b0 F
0%
b0xx0x P
b0xx0x _
b0xx0x M
b0xx0x ]
b0xx01 L
b101 3
b101 N
b1010 (
b1010 J
b1010 ^
1+
0.
01
12
#125000
1%
#130000
0%
11
02
#135000
b10000000000000000 <
b1000000000000000 F
xO
b0xx0x W
b0xx0x [
1%
#140000
0%
0+
#145000
0:
16
07
08
b10000 >
b0xx0x V
b1100000000000000 F
b11000000000000000 <
1%
#150000
0%
b11 P
b11 _
b11 (
b11 J
b11 ^
1.
#155000
b11100000000000000 <
b1110000000000000 F
b0xx0x U
1O
b11 W
b11 [
1%
#160000
0%
b0xx0x P
b0xx0x _
01
0.
#165000
0C
0E
0D
0@
0A
0B
b10000 H
b1111000000000000 F
b11110000000000000 <
1%
#170000
0%
11
#175000
b11111000000000000 <
b111100000000000 F
b0xx0x T
b11 V
xO
b0xx0x W
b0xx0x [
1%
#180000
0%
#185000
b0xx0x L
b0xx0x K
x!
b0xx0x S
b0xx0x Y
b11 U
b0xx0x V
b11110000000000 F
b11111100000000000 <
1%
#190000
0%
#195000
1C
1E
1:
06
1D
1@
17
1A
18
b11000 >
1B
b11000 H
b11111110000000000 <
b1111000000000 F
b0xx0x R
b11 T
b0xx0x U
1%
#200000
0%
