

================================================================
== Vivado HLS Report for 'cache_update_1'
================================================================
* Date:           Tue Dec  3 18:23:22 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.069 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      317|      317| 3.170 us | 3.170 us |  317|  317|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |      316|      316|       158|          -|          -|     2|    no    |
        | + CACHE_UPDATE_LOOP_2    |      156|      156|        26|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |       24|       24|         2|          -|          -|    12|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    257|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      64|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|      64|    317|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |v_cache_V_U  |cache_update_1_v_lbW  |        2|  0|   0|    0|   720|   23|     1|        16560|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |        2|  0|   0|    0|   720|   23|     1|        16560|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_4_fu_348_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln203_fu_277_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln204_1_fu_242_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln204_2_fu_338_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln204_3_fu_353_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln204_fu_168_p2    |     +    |      0|  0|  15|           5|           5|
    |i_fu_142_p2            |     +    |      0|  0|  10|           2|           1|
    |j_fu_228_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_320_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln203_4_fu_302_p2  |     -    |      0|  0|  15|           9|           9|
    |sub_ln203_fu_198_p2    |     -    |      0|  0|  15|           6|           6|
    |sub_ln204_1_fu_271_p2  |     -    |      0|  0|  13|          11|          11|
    |sub_ln204_fu_216_p2    |     -    |      0|  0|  15|           6|           6|
    |icmp_ln201_fu_136_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln202_fu_222_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln203_fu_314_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln204_fu_308_p2   |   icmp   |      0|  0|   9|           3|           3|
    |cache_out_V_d0         |  select  |      0|  0|  40|           1|          40|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 257|          97|         131|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_103  |   9|          2|    2|          4|
    |j_0_reg_114  |   9|          2|    3|          6|
    |k_0_reg_125  |   9|          2|    4|          8|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   10|         24|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln203_4_reg_438  |  9|   0|    9|          0|
    |add_ln204_reg_387    |  5|   0|    5|          0|
    |ap_CS_fsm            |  5|   0|    5|          0|
    |i_0_reg_103          |  2|   0|    2|          0|
    |i_reg_382            |  2|   0|    2|          0|
    |icmp_ln204_reg_420   |  1|   0|    1|          0|
    |j_0_reg_114          |  3|   0|    3|          0|
    |j_reg_405            |  3|   0|    3|          0|
    |k_0_reg_125          |  4|   0|    4|          0|
    |k_reg_428            |  4|   0|    4|          0|
    |sext_ln203_reg_392   |  6|   0|    7|          1|
    |sub_ln203_4_reg_415  |  7|   0|    9|          2|
    |sub_ln204_1_reg_410  |  9|   0|   11|          2|
    |sub_ln204_reg_397    |  4|   0|    6|          2|
    +---------------------+---+----+-----+-----------+
    |Total                | 64|   0|   71|          7|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | cache_update.1 | return value |
|cache_out_V_address0  | out |    8|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_ce0       | out |    1|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_we0       | out |    1|  ap_memory |   cache_out_V  |     array    |
|cache_out_V_d0        | out |   40|  ap_memory |   cache_out_V  |     array    |
|update_0_V_address0   | out |    5|  ap_memory |   update_0_V   |     array    |
|update_0_V_ce0        | out |    1|  ap_memory |   update_0_V   |     array    |
|update_0_V_q0         |  in |   40|  ap_memory |   update_0_V   |     array    |
+----------------------+-----+-----+------------+----------------+--------------+

