// Seed: 3115299622
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    inout logic id_3
);
  assign id_3 = 1'h0;
  genvar id_4;
  assign id_0[1] = 1;
  assign id_4 = 1;
endmodule
