DPLL_ID_SKL_DPLL0,VAR_0
DPLL_ID_SKL_DPLL2,VAR_1
DRM_DEBUG_KMS,FUNC_0
INTEL_OUTPUT_HDMI,VAR_2
cnl_ddi_dp_set_dpll_hw_state,FUNC_1
cnl_ddi_hdmi_pll_dividers,FUNC_2
intel_atomic_get_new_crtc_state,FUNC_3
intel_crtc_has_dp_encoder,FUNC_4
intel_crtc_has_type,FUNC_5
intel_find_shared_dpll,FUNC_6
intel_reference_shared_dpll,FUNC_7
cnl_get_dpll,FUNC_8
state,VAR_3
crtc,VAR_4
encoder,VAR_5
crtc_state,VAR_6
pll,VAR_7
bret,VAR_8
