<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.06.05.13:02:58"
 outputDirectory="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M50DAF484C7G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="altpll_0_pll_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="altpll_0_pll_slave_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="altpll_0_pll_slave_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="altpll_0_pll_slave_address"
       direction="input"
       role="address"
       width="2" />
   <port
       name="altpll_0_pll_slave_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="altpll_0_pll_slave_writedata"
       direction="input"
       role="writedata"
       width="32" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="i2s_tx_bclk" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port name="i2s_tx_bclk_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="i2s_tx_lrclk" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port name="i2s_tx_lrclk_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="i2s_tx_sdata" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port name="i2s_tx_sdata_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="pid_focus_pwm_out" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port
       name="pid_focus_pwm_out_export"
       direction="output"
       role="export"
       width="8" />
  </interface>
  <interface name="preprocess_block_lsync" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port
       name="preprocess_block_lsync_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="preprocess_block_rsync" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port
       name="preprocess_block_rsync_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="preprocess_block_sig" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="" />
   <port
       name="preprocess_block_sig_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface
     name="spislave_avalon_streaming_sink"
     kind="avalon_streaming"
     start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port
       name="spislave_avalon_streaming_sink_valid"
       direction="input"
       role="valid"
       width="1" />
   <port
       name="spislave_avalon_streaming_sink_data"
       direction="input"
       role="data"
       width="8" />
   <port
       name="spislave_avalon_streaming_sink_ready"
       direction="output"
       role="ready"
       width="1" />
  </interface>
  <interface name="spislave_export" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="spislave_export_mosi" direction="input" role="mosi" width="1" />
   <port name="spislave_export_nss" direction="input" role="nss" width="1" />
   <port name="spislave_export_miso" direction="bidir" role="miso" width="1" />
   <port name="spislave_export_sclk" direction="input" role="sclk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="OVDP:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M50DAF484C7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1749124973,AUTO_UNIQUE_ID=(altpll:20.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=100000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=20,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 10000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 20 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 100.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 5.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 5.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 1 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1749089545340931.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=10000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(channel_processor_top:1.0:)(clock_source:20.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(i2s_tx:1.0:)(output_conversion:1.0:)(pid_focus_controller:1.0:)(preProcess_block:1.0:)(sig_extract:1.0:)(spi_command_decoder:1.0:)(spislave:20.1:AUTO_CLOCK_SINK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,SYNC_DEPTH=3)(avalon_streaming:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="OVDP"
   kind="OVDP"
   version="1.0"
   name="OVDP">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1749124973" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/OVDP.v" type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/OVDP_altpll_0.v"
       type="VERILOG" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/channel_processor_top.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/i2s_tx_wclk.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/outputConversion.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/pid_focus_controller.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/preProcess_block.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/sig_extract.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/spi_command_decoder.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/spiphyslave.v"
       type="VERILOG" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/OVDP_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/OVDP_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/OVDP.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file path="F:/Imperial/Desktop/OVDPFPGA/channel_processor_top_hw.tcl" />
   <file path="F:/Imperial/Desktop/OVDPFPGA/i2s_tx_hw.tcl" />
   <file path="F:/Imperial/Desktop/OVDPFPGA/output_converter_hw.tcl" />
   <file path="F:/Imperial/Desktop/OVDPFPGA/pid_focus_hw.tcl" />
   <file path="F:/Imperial/Desktop/OVDPFPGA/preProcess_block_hw.tcl" />
   <file path="F:/Imperial/Desktop/OVDPFPGA/sig_extract_hw.tcl" />
   <file path="F:/Imperial/Desktop/OVDPFPGA/spi_command_decoder_hw.tcl" />
   <file
       path="D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
   <file
       path="D:/fyp/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/fyp/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/fyp/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 0 starting:OVDP "OVDP"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.038s/0.064s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>11</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>12</b> modules, <b>54</b> connections]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>altpll</b> "<b>submodules/OVDP_altpll_0</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>channel_processor_top</b> "<b>submodules/channel_processor_top</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>i2s_tx</b> "<b>submodules/i2s_transmitter</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>output_conversion</b> "<b>submodules/output_conversion</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>pid_focus_controller</b> "<b>submodules/pid_focus_controller</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>preProcess_block</b> "<b>submodules/preprocess_block</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>sig_extract</b> "<b>submodules/sig_extract</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>spi_command_decoder</b> "<b>submodules/spi_command_decoder</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>spislave</b> "<b>submodules/SPIPhy</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/OVDP_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="OVDP"><![CDATA["<b>OVDP</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 10 starting:altpll "submodules/OVDP_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/fyp/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0003_sopcgen/OVDP_altpll_0.v --source=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0003_sopcgen/OVDP_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.892s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>OVDP</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 9 starting:channel_processor_top "submodules/channel_processor_top"</message>
   <message level="Info" culprit="channel_processor_top_0"><![CDATA["<b>OVDP</b>" instantiated <b>channel_processor_top</b> "<b>channel_processor_top_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 8 starting:i2s_tx "submodules/i2s_transmitter"</message>
   <message level="Info" culprit="i2s_tx_0"><![CDATA["<b>OVDP</b>" instantiated <b>i2s_tx</b> "<b>i2s_tx_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 7 starting:output_conversion "submodules/output_conversion"</message>
   <message level="Info" culprit="output_conversion_0"><![CDATA["<b>OVDP</b>" instantiated <b>output_conversion</b> "<b>output_conversion_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 6 starting:pid_focus_controller "submodules/pid_focus_controller"</message>
   <message level="Info" culprit="pid_focus_0"><![CDATA["<b>OVDP</b>" instantiated <b>pid_focus_controller</b> "<b>pid_focus_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 5 starting:preProcess_block "submodules/preprocess_block"</message>
   <message level="Info" culprit="preProcess_block_0"><![CDATA["<b>OVDP</b>" instantiated <b>preProcess_block</b> "<b>preProcess_block_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 4 starting:sig_extract "submodules/sig_extract"</message>
   <message level="Info" culprit="sig_extract_0"><![CDATA["<b>OVDP</b>" instantiated <b>sig_extract</b> "<b>sig_extract_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 3 starting:spi_command_decoder "submodules/spi_command_decoder"</message>
   <message level="Info" culprit="spi_command_decoder_0"><![CDATA["<b>OVDP</b>" instantiated <b>spi_command_decoder</b> "<b>spi_command_decoder_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 2 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/fyp/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.864s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/fyp/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:\fyp\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0012_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"3\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.877s</message>
   <message level="Info" culprit="spislave_0"><![CDATA["<b>OVDP</b>" instantiated <b>spislave</b> "<b>spislave_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 1 starting:altera_avalon_st_adapter "submodules/OVDP_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/OVDP_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>OVDP</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 0 starting:timing_adapter "submodules/OVDP_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>OVDP</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:20.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=100000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=20,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 10000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 20 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 100.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 5.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 5.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 1 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1749089545340931.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=10000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="OVDP:.:altpll_0"
   kind="altpll"
   version="20.1"
   name="OVDP_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="20" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="10000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="100000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 100.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 5.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 5.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 0 PT#STICKY_CLK3 0 PT#STICKY_CLK2 0 PT#STICKY_CLK1 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 1 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1749089545340931.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 10000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 20 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/OVDP_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 10 starting:altpll "submodules/OVDP_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/fyp/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0003_sopcgen/OVDP_altpll_0.v --source=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0003_sopcgen/OVDP_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.892s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>OVDP</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_processor_top:1.0:"
   instancePathKey="OVDP:.:channel_processor_top_0"
   kind="channel_processor_top"
   version="1.0"
   name="channel_processor_top">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/channel_processor_top.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/channel_processor_top_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="channel_processor_top_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 9 starting:channel_processor_top "submodules/channel_processor_top"</message>
   <message level="Info" culprit="channel_processor_top_0"><![CDATA["<b>OVDP</b>" instantiated <b>channel_processor_top</b> "<b>channel_processor_top_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="i2s_tx:1.0:"
   instancePathKey="OVDP:.:i2s_tx_0"
   kind="i2s_tx"
   version="1.0"
   name="i2s_transmitter">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/i2s_tx_wclk.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/i2s_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="i2s_tx_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 8 starting:i2s_tx "submodules/i2s_transmitter"</message>
   <message level="Info" culprit="i2s_tx_0"><![CDATA["<b>OVDP</b>" instantiated <b>i2s_tx</b> "<b>i2s_tx_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="output_conversion:1.0:"
   instancePathKey="OVDP:.:output_conversion_0"
   kind="output_conversion"
   version="1.0"
   name="output_conversion">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/outputConversion.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/output_converter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="output_conversion_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 7 starting:output_conversion "submodules/output_conversion"</message>
   <message level="Info" culprit="output_conversion_0"><![CDATA["<b>OVDP</b>" instantiated <b>output_conversion</b> "<b>output_conversion_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="pid_focus_controller:1.0:"
   instancePathKey="OVDP:.:pid_focus_0"
   kind="pid_focus_controller"
   version="1.0"
   name="pid_focus_controller">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/pid_focus_controller.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/pid_focus_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="pid_focus_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 6 starting:pid_focus_controller "submodules/pid_focus_controller"</message>
   <message level="Info" culprit="pid_focus_0"><![CDATA["<b>OVDP</b>" instantiated <b>pid_focus_controller</b> "<b>pid_focus_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="preProcess_block:1.0:"
   instancePathKey="OVDP:.:preProcess_block_0"
   kind="preProcess_block"
   version="1.0"
   name="preprocess_block">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/preProcess_block.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/preProcess_block_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="preProcess_block_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 5 starting:preProcess_block "submodules/preprocess_block"</message>
   <message level="Info" culprit="preProcess_block_0"><![CDATA["<b>OVDP</b>" instantiated <b>preProcess_block</b> "<b>preProcess_block_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="sig_extract:1.0:"
   instancePathKey="OVDP:.:sig_extract_0"
   kind="sig_extract"
   version="1.0"
   name="sig_extract">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/sig_extract.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/sig_extract_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="sig_extract_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 4 starting:sig_extract "submodules/sig_extract"</message>
   <message level="Info" culprit="sig_extract_0"><![CDATA["<b>OVDP</b>" instantiated <b>sig_extract</b> "<b>sig_extract_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spi_command_decoder:1.0:"
   instancePathKey="OVDP:.:spi_command_decoder_0"
   kind="spi_command_decoder"
   version="1.0"
   name="spi_command_decoder">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/spi_command_decoder.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="F:/Imperial/Desktop/OVDPFPGA/spi_command_decoder_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="spi_command_decoder_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 3 starting:spi_command_decoder "submodules/spi_command_decoder"</message>
   <message level="Info" culprit="spi_command_decoder_0"><![CDATA["<b>OVDP</b>" instantiated <b>spi_command_decoder</b> "<b>spi_command_decoder_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spislave:20.1:AUTO_CLOCK_SINK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,SYNC_DEPTH=3"
   instancePathKey="OVDP:.:spislave_0"
   kind="spislave"
   version="20.1"
   name="SPIPhy">
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLOCK_SINK_CLOCK_RATE" value="100000000" />
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/spiphyslave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave_hw.tcl" />
   <file
       path="D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="spislave_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 2 starting:spislave "submodules/SPIPhy"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/fyp/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --source=D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.864s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: D:/fyp/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=D:\fyp\ip\altera\sopc_builder_ip\altera_avalon_spi_phy_slave\spiphyslave.v --source=D:/fyp/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/camer/AppData/Local/Temp/alt0244_1888655136876975479.dir/0012_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPIPhy "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"3\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.877s</message>
   <message level="Info" culprit="spislave_0"><![CDATA["<b>OVDP</b>" instantiated <b>spislave</b> "<b>spislave_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=10M50DAF484C7G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=8,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=8,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=0,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:20.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="OVDP:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="OVDP_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="8" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M50DAF484C7G" />
  <parameter name="inDataWidth" value="8" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/OVDP_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/OVDP_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/fyp/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/fyp/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="OVDP" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 1 starting:altera_avalon_st_adapter "submodules/OVDP_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/OVDP_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>OVDP</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="OVDP">queue size: 0 starting:timing_adapter "submodules/OVDP_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="OVDP:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fyp/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 1 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>OVDP</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:20.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=false,outUseValid=true"
   instancePathKey="OVDP:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="20.1"
   name="OVDP_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="false" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="F:/Imperial/Desktop/OVDPFPGA/db/ip/OVDP/submodules/OVDP_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fyp/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="OVDP_avalon_st_adapter" as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="OVDP">queue size: 0 starting:timing_adapter "submodules/OVDP_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
