// Seed: 976664593
module module_0 (
    input  wire id_0,
    input  tri  id_1,
    output wor  id_2,
    output wor  id_3,
    output wor  id_4
);
  assign id_2 = id_0 ? 1 : 1;
  module_2 modCall_1 (
      id_3,
      id_0,
      id_4,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    output wor   id_2,
    output uwire id_3
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
  wire id_6;
  wire id_7 = id_6;
  assign id_7 = id_6;
endmodule
module module_2 (
    output tri1 id_0,
    input  tri1 id_1,
    output wor  id_2,
    output wand id_3,
    input  tri0 id_4
);
  wire id_6;
endmodule
