----------------------------------------------------------------------------------
-- Company: University
-- Engineer: student
-- Create Date: 09.11.2016 
-- Module Name: clk_1hz - behavioral
-- Project Name: clk_div
-- Target Devices: 
-- HDL: VHDL
-- Tool Versions: Quartus 15.0
-- Description: Clock devider to frequency around 1Hz
--------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

entity clk_1Hz is
port(clk_50			:in std_logic;
		clk_1hz		:out std_logic);
		
end entity clk_1Hz;

architecture behav of clk_1Hz is

signal s_count		:std_logic;

begin

clk_1hz <= s_count;

cnt_process:process(clk_50)
variable count: integer := 1;
begin
	
	if(rising_edge(clk_50)) then
		count := count + 1;
		if(count = 25000000) then
			s_count <= not s_count;
		else
			count := 1;
		end if;
	end if;
end process cnt_process;

end architecture behav;