# This script segment is generated automatically by AutoPilot

set name GAT_compute_one_graph_mul_44ns_42ns_86_2_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 1 ALLOW_PRAGMA 1
}


set name GAT_compute_one_graph_mul_50ns_48ns_98_3_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


set name GAT_compute_one_graph_mul_50ns_50ns_100_3_1
if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $name BINDTYPE {op} TYPE {mul} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


# Memory (RAM/ROM)  definition:
set ID 1036
set hasByteEnable 0
set MemName GAT_compute_one_graph_exp_28_10_s_f_x_msb_4_h_table_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 6
set AddrRange 8
set AddrWd 3
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "000000" "000001" "000100" "001001" "010000" "011001" "100100" "110001" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 0.667
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 1037
set hasByteEnable 0
set MemName GAT_compute_one_graph_exp_28_10_s_f_x_msb_4_l_table_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 7
set AddrRange 8
set AddrWd 3
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "0000000" "0000000" "0000011" "0001001" "0010101" "0101010" "1001000" "1110010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 0.667
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 1038
set hasByteEnable 0
set MemName GAT_compute_one_graph_exp_28_10_s_f_x_msb_3_table_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 32
set AddrRange 32
set AddrWd 5
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00000000000000000000000000000000" "00000000010000000000000000010101" "00000001000000000000000010101011" "00000010010000000000001001000000" "00000100000000000000010101010101" "00000110010000000000101001101011" "00001001000000000001001000000000" "00001100010000000001110010010110" "00010000000000000010101010101011" "00010100010000000011110011000001" "00011001000000000101001101010110" "00011110010000000110111011101100" "00100100000000001001000000000010" "00101010010000001011011100011000" "00110001000000001110010010101110" "00111000010000010001100101000100" "01000000000000010101010101011011" "01001000010000011001100101110001" "01010001000000011110011000001001" "01011010010000100011101110100000" "01100100000000101001101010111000" "01101110010000110000001111010000" "01111001000000110111011101101000" "10000100010000111111011000000001" "10010000000001001000000000011011" "10011100010001010001011000110101" "10101001000001011011100011010000" "10110110010001100110100001101011" "11000100000001110010010110000111" "11010010010001111111000010100100" "11100001000010001100101001000010" "11110000010010011011001011100000" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 0.699
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 1039
set hasByteEnable 0
set MemName GAT_compute_one_graph_exp_28_10_s_f_x_msb_2_table_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 46
set AddrRange 256
set AddrWd 8
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "0000000000000000000000000000000000000000000000" "0000000000000000100000000000010101010101100000" "0000000000000010000000000010101010101101010101" "0000000000000100100000001001000000001101100000" "0000000000001000000000010101010110000000000001" "0000000000001100100000101001101100010010111000" "0000000000010010000001001000000011011000001000" "0000000000011000100001110010011011100101110001" "0000000000100000000010101010110101010101110111" "0000000000101000100011110011010001000110011101" "0000000000110010000101001101101111011001101000" "0000000000111100100110111100010000110101011101" "0000000001001000001001000000110110000100000011" "0000000001010100101011011101011111110011100011" "0000000001100010001110010100001110110110000110" "0000000001110000110001100111000100000001110111" "0000000010000000010101011000000000010001000101" "0000000010010000111001101001000100100001111110" "0000000010100010011110011100010001110110110011" "0000000010110101000011110011101001010101110111" "0000000011001000101001110001001100001001100000" "0000000011011101010000010110111011100000000101" "0000000011110010110111100110111000101100000001" "0000000100001001011111100011000101000011110010" "0000000100100001001000001101100010000001110110" "0000000100111001110001101000010001000100110001" "0000000101010011011011110101010011101111001000" "0000000101101110000110110110101011100111100011" "0000000110001001110010101110011010011000110000" "0000000110100110011111011110100001110001011101" "0000000111000100001101001001000011100100011110" "0000000111100010111011110000000001101000101001" "0000001000000010101011010101011101111000111001" "0000001000100011011011111011011010010100001011" "0000001001000101001101100011111000111101100011" "0000001001101000000000010000111011111100000111" "0000001010001011110100000100100101011011000010" "0000001010110000101001000000110111101001100011" "0000001011010110011111000111110100111010111101" "0000001011111101010110011011011111100110101010" "0000001100100101001110111101111010001000000110" "0000001101001110001000110001000110111110110100" "0000001101111000000011110111001000101110011011" "0000001110100011000000010010000001111110100111" "0000001111001110111110000011110101011011001010" "0000001111111011111101001110100101110011111010" "0000010000101001111101110100010101111100110110" "0000010001011000111111110111001000101101111111" "0000010010001001000011011001000001000011011101" "0000010010111010001000011100000001111101011110" "0000010011101100001111000010001110100000010111" "0000010100011111010111001101101001110100100010" "0000010101010011100001000000010111000110011111" "0000010110001000101100011100011001100110110111" "0000010110111110111001100011110100101010010110" "0000010111110110001000011000101011101001110010" "0000011000101110011000111101000010000010000100" "0000011001100111101011010010111011010100010001" "0000011010100001111111011100011011000101100001" "0000011011011101010101011011100100111111000100" "0000011100011001101101010010011100101110010011" "0000011101010111000111000011000110000100101101" "0000011110010101100010101111100100110111111010" "0000011111010101000000011001111101000001100111" "0000100000010101100000000100010010011111101100" "0000100001010111000001110000101001010100000111" "0000100010011001100101100001000101100101000000" "0000100011011101001011010111101011011100100100" "0000100100100001110011010110011111001001001100" "0000100101100111011101011111100100111101010111" "0000100110101110001001110101000001001111101111" "0000100111110101111000011000111000011011000100" "0000101000111110101001001101001110111110010000" "0000101010001000011100010100001001011100010111" "0000101011010011010001101111101100011100100110" "0000101100011111001001100001111100101010010010" "0000101101101100000011101100111110110100111010" "0000101110111010000000010010110111110000000111" "0000110000001000111111010101101100010011101100" "0000110001011001000000110111100001011011100011" "0000110010101010000100111010011100000111110101" "0000110011111100001011100000100001011100110000" "0000110101001111010100101011110110100010110000" "0000110110100011100000011110100000100110011001" "0000110111111000101110111010100100111000011001" "0000111001001111000000000010001000101101101100" "0000111010100110010011110111010001011111010101" "0000111011111110101010011100000100101010100011" "0000111101011000000011110010100111110000110010" "0000111110110010011111111101000000010111100110" "0001000000001101111110111101010100001000110000" "0001000001101010100000110101101000110010001100" "0001000011001000000101101000000100000110000010" "0001000100100110101101010110101011111010100101" "0001000110000110011000000011100110001010010100" "0001000111100111000101110000111000110011111001" "0001001001001000110110100000101001111010001011" "0001001010101011101010010100111111100100001110" "0001001100001111100001001111111111111101010001" "0001001101110100011011010011110001010100101111" "0001001111011010011000100010011001111110010000" "0001010001000001011000111110000000010001101010" "0001010010101001011100101000101010101010111111" "0001010100010010100011100100011111101010011100" "0001010101111100101101110011100101110100011110" "0001010111100111111011011000000011110001101110" "0001011001010100001100010100000000001111000010" "0001011011000001100000101001100001111101011101" "0001011100101111111000011010101111110010010001" "0001011110011111010011101001110000100110111110" "0001100000001111110010011000101011011001010000" "0001100010000001010100101001100111001011000010" "0001100011110011111010011110101011000010011101" "0001100101100111100011111001111110001001111000" "0001100111011100010000111101100111101111111010" "0001101001010010000001101011101111000111010101" "0001101011001000110110000110011011100111001111" "0001101101000000101110001111110100101010110111" "0001101110111001101010001010000001110001101111" "0001110000110011101001110111001010011111100110" "0001110010101110101101011001010110011100011011" "0001110100101010110100110010101101010100011100" "0001110110101000000000000101010110111000000111" "0001111000100110001111010011011010111100001001" "0001111010100101100010011111000001011001011111" "0001111100100101111001101010010010001101010110" "0001111110100111010100110111010101011001001010" "0010000000101001110100001000010011000010101000" "0010000010101101010111011111010011010011101101" "0010000100110001111110111110011110011010100111" "0010000110110111101010100111111100101001110011" "0010001000111110011010011101110110011000000001" "0010001011000110001110100010010100000000010000" "0010001101001111000110110111011110000001101111" "0010001111011001000011011111011101000000000000" "0010010001100100000100011100011001100010110110" "0010010011110000001001110000011100010110010101" "0010010101111101010011011101101110001010110010" "0010011000001011100001100110010111110100110011" "0010011010011010110100001100100010001101010010" "0010011100101011001011010010010110010001011000" "0010011110111100100110111001111101000010100010" "0010100001001111000111000101011111100110011110" "0010100011100010101011110111000111000111001110" "0010100101110111010101010000111100110011000100" "0010101000001101000011010101001001111100100110" "0010101010100011110110000101110111111010101101" "0010101100111011101101100101010000001000100010" "0010101111010100101001110101011100000101100101" "0010110001101110101010111000100101010101100110" "0010110100001001110000110000110101100000101010" "0010110110100101111011100000010110010011000111" "0010111001000011001011001001010001011101101010" "0010111011100001011111101101110000110101010000" "0010111110000000111001001111111110010011001100" "0011000000100001010111110010000011110101000100" "0011000011000010111011010110001011011100110010" "0011000101100101100011111110011111010000100100" "0011001000001001010001101101001001011010111110" "0011001010101110000100100100010100001010110101" "0011001101010011111100100110001001110011010110" "0011001111111010111001110100110100101100000000" "0011010010100010111100010010011111010000101000" "0011010101001100000100000001010100000001011001" "0011010111110110010001000011011101100010110001" "0011011010100001100011011011000110011101100100" "0011011101001101111011001010011001011110111100" "0011011111111011011000010011100001011000011000" "0011100010101001111010111000101000111111101100" "0011100101011001100010111011111011001111000011" "0011101000001010010000011111100011000100111101" "0011101010111100000011100101101011100100010000" "0011101101101110111100010000011111110100001000" "0011110000100010111010100010001011000000001001" "0011110011010111111110011100111000011000001011" "0011110110001110001000000010110011010000011110" "0011111001000101010111010110000111000001101001" "0011111011111101101100011000111111001000101000" "0011111110110111000111001101100111000110110000" "0100000001110001100111110110001010100001101100" "0100000100101101001110010100110101000011011111" "0100000111101001111010101011110010011010100010" "0100001010100111101100111101001110011001100111" "0100001101100110100101001011010100110111111000" "0100010000100110100011011000010001110000110100" "0100010011100111100111100110010001000100010110" "0100010110101001110001110111011110110110101101" "0100011001101101000010001110000111010000100011" "0100011100110001011000101100010110011110111001" "0100011111110110110101010100011000110011001010" "0100100010111101011000001000011010100011000111" "0100100110000101000001001010101000001000111100" "0100101001001101110000011101001110000011001101" "0100101100010111100110000010011000110100110111" "0100101111100010100001111100010101000101010001" "0100110010101110100100001101001111100000001010" "0100110101111011101100110111010100110101101100" "0100111001001001111011111100110001111010011000" "0100111100011001010001011111110011100111001100" "0100111111101001101101100010100110111001011101" "0101000010111011010000000111011000110010111100" "0101000110001101111001010000010110011001110011" "0101001001100001101000111111101100111000100110" "0101001100110110011111010111101001011110010101" "0101010000001100011100011010011001011110011001" "0101010011100011100000001010001010010000100110" "0101010110111011101010101001001001010001001011" "0101011010010100111011111001100100000000110011" "0101011101101111010011111101101000000100100010" "0101100001001010110010110111100011000101111000" "0101100100100111011000101001100010110010110001" "0101101000000101000101010101110100111101100101" "0101101011100011111000111110100111011101000101" "0101101111000011110011100110001000001100100001" "0101110010100100110101001110100101001011100100" "0101110110000110111101111010001100011110010010" "0101111001101010001101101011001100001101010000" "0101111101001110100100100011110010100101011101" "0110000000110100000010100110001101111000010011" "0110000100011010100111110100101100011011101100" "0110001000000010010100010001011100101001111011" "0110001011101011000111111110101101000001110100" "0110001111010101000010111110101100000110100100" "0110010011000000000101010011101000011111111000" "0110010110101100001110111111110000111001111001" "0110011010011001100000000101010100000101001101" "0110011110000111111000100110100000110110111010" "0110100001110111011000100101100110001000100001" "0110100101101000000000000100110010111000000010" "0110101001011001101111000110010110000111111100" "0110101101001100100101101100011110111111001001" "0110110001000000100011111001011100101001000101" "0110110100110101101001101111011110010101101001" "0110111000101011110111010000110011011001001100" "0110111100100011001100011111101011001100100011" "0111000000011011101001011110010101001101000101" "0111000100010101001110001111000000111100100100" "0111001000001111111010110011111110000001010100" "0111001100001011101111001111011100000110000111" "0111010000001000101011100011101010111010001111" "0111010100000110101111110010111010010001011110" "0111011000000101111011111111011010000100000100" "0111011100000110010000001011011010001110110001" "0111100000000111101100011001001010110010110111" "0111100100001010010000101010111011110110000111" "0111101000001101111101000010111101100010110010" "0111101100010010110001100011100000000111101001" "0111110000011000101110001110110011110111111110" "0111110100011111110011000111001001001011100100" "0111111000101000000000001110110000011110101111" "0111111100110001010101100111111010010010010010" "1000000000111011110011010100110111001011100100" "1000000101000111011001010111110111110100011100" "1000001001010100000111110011001100111011010001" "1000001101100001111110101001000111010010111110" "1000010001110000111101111011110111110010111101" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 1.2
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 1040
set hasByteEnable 0
set MemName GAT_compute_one_graph_exp_28_10_s_exp_x_msb_1_table_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 50
set AddrRange 256
set AddrWd 8
set impl_style auto
set TrueReset 0
set IsROM 1
set ROMData { "00000000000000000000001000000000000000000000000000" "00000000000000000000001001000100001011000000100010" "00000000000000000000001010010001011010111100011110" "00000000000000000000001011101000111101001010001001" "00000000000000000000001101001100001001010011000111" "00000000000000000000001110111100100010101011101111" "00000000000000000000010000111011111001110110110100" "00000000000000000000010011001100001110010110000111" "00000000000000000000010101101111110000101010001011" "00000000000000000000011000101001000100100010111011" "00000000000000000000011011111011000011100011101101" "00000000000000000000011111101000111111111101000011" "00000000000000000000100011110110100111111111001100" "00000000000000000000101000101000001001101000101001" "00000000000000000000101110000010010110110100100000" "00000000000000000000110100001010101010001100110111" "00000000000000000000111011000111001100100101110001" "00000000000000000001000010111110111011000110101101" "00000000000000000001001011111001101110001000001011" "00000000000000000001010110000000100001001100110011" "00000000000000000001100001011101011011111101100100" "00000000000000000001101110011011111100010010010111" "00000000000000000001111101001001000001110000101111" "00000000000000000010001101110011011010101100101001" "00000000000000000010100000101011110010110111111011" "00000000000000000010110110000101000100001111100000" "00000000000000000011001110010100101001110110111100" "00000000000000000011101001110010110101010101001011" "00000000000000000100001000111011000111001000010011" "00000000000000000100101100001100101010001000001110" "00000000000000000101010100001010110010110100001010" "00000000000000000110000001011101100010101010000101" "00000000000000000110110100110010010000001011100010" "00000000000000000111101110111100010100010111111001" "00000000000000001000110000110101111110001001101101" "00000000000000001001111011100001001100101010011001" "00000000000000001011010000001000110001010110111100" "00000000000000001100110000000001011010110111100100" "00000000000000001110011100101011001001110101011101" "00000000000000010000010111110010110001000011010110" "00000000000000010010100011010011100010011001011100" "00000000000000010101000001011001001010010001100000" "00000000000000010111110100100001111011011111000001" "00000000000000011010111111100001001101101111000110" "00000000000000011110100101100010010001001111001000" "00000000000000100010101010001011011010001110000010" "00000000000000100111010001100001100111100011100110" "00000000000000101100100000001100101000000101001011" "00000000000000110010011011011011100010101101001000" "00000000000000111001001001001010000101111101101110" "00000000000001000000110000000110100100001111010001" "00000000000001001001010111111000100010100110011110" "00000000000001010011001001001000100001000010000001" "00000000000001011110001101101000100011101000110001" "00000000000001101010110000011110000101100001111100" "00000000000001111000111110001100111111001011011111" "00000000000010001001000101000100001011010101011101" "00000000000010011011010101001011110111001000110101" "00000000000010110000000000110101101011101010100111" "00000000000011000111011100101111000001000110100000" "00000000000011100010000000010101101101110101100011" "00000000000100000000000110001111100110010001110001" "00000000000100100010001100100101000100111000011100" "00000000000101001000110101011111010101000101010110" "00000000000101110100100111101010011111010100011100" "00000000000110100110001110111100011000011000101001" "00000000000111011110011101000000011010111010101011" "00000000001000011110001010001001010110111100110000" "00000000001001100110010110001001101001010110111110" "00000000001010111000001001010011010011101000100110" "00000000001100010100110101100000010011111011010000" "00000000001101111101110111100100100101110110001001" "00000000001111110100111000101010111110001000111000" "00000000010001111011101111111110011110010001011101" "00000000010100010100100100100001101001011001100111" "00000000010111000001101111010101110010001010100101" "00000000011010000101111101110100001000110000010001" "00000000011101100100010100011011100010100110101100" "00000000100001100000010001110101001001100111110111" "00000000100101111101110010010011010111111001101110" "00000000101011000001010011101110011111001010100000" "00000000110000101111111010000010111000110111111100" "00000000110111001111010100010101011101101001010100" "00000000111110100110000010100011001000101110110010" "00000001000110111011011100000001010111101000010011" "00000001010000010111110110110110000110110110001000" "00000001011011000100110000001110100100010111010111" "00000001100111001100110101111101001111010101010110" "00000001110100111100010001001000100011101110010011" "00000010000100100000110010010101000001100011111100" "00000010010110001001111111010110111010110110010101" "00000010101010001001100010111001011011000010011001" "00000011000000110011011110001010110000011110110000" "00000011011010011110011100111111000101011110110010" "00000011110111100100001100011110001101100000000000" "00000100011000100001110100110010110110001000000111" "00000100111101111000010110010101001101001101111100" "00000101101000001101001010101110001001001111001101" "00000110011000001010101010010011111001101011101100" "00000111001110100000110110100101111111011110001011" "00001000001100000110001010010010101100101101110100" "00001001010001111000001111110110010101011000011100" "00001010100000111100111111001010110100101001001110" "00001011111010100011100011100101011011101010011001" "00001101100000000101101011001000101101010110010010" "00001111010011001001000000011001111111101010011010" "00010001010101100000110000010100011111011101001111" "00010011101001001111011101011111110010011001111000" "00010110010000101001000010111101010111001010110110" "00011001001110010101001000001111111100001101110111" "00011100100101010001101001010001000000111101101101" "00100000011000110101110100011100100100110010110110" "00100100101100110101100010010001011111100000101110" "00101001100101100101001001011110010101100110001111" "00101111000111111101110011101111001001011100100010" "00110101011001100010010111010001001110011010000110" "00111100100000100100111010000110111011100110010101" "01000100100100001101000100101111001111111000010111" "01001101101100011111001010010100010000001001011111" "01011000000010100100001101101001010100011100000101" "01100011110000110011001010111110101101001010101000" "01110001000010111011001111110101000100111010000000" "10000000000110001111101011001001101001100111000011" "10010001001001110101000001101100001000000110010110" "10100100011110110000010011110011110110110101110111" "10111010011000011000000011111011010101101101000011" "11010011001100100111101110101001111001011011001010" "11101111010100010101101000000101010011111000111000" "00000000000000000000000000000000000000000000001111" "00000000000000000000000000000000000000000000010001" "00000000000000000000000000000000000000000000010011" "00000000000000000000000000000000000000000000010101" "00000000000000000000000000000000000000000000011000" "00000000000000000000000000000000000000000000011100" "00000000000000000000000000000000000000000000011111" "00000000000000000000000000000000000000000000100100" "00000000000000000000000000000000000000000000101001" "00000000000000000000000000000000000000000000101110" "00000000000000000000000000000000000000000000110100" "00000000000000000000000000000000000000000000111011" "00000000000000000000000000000000000000000001000011" "00000000000000000000000000000000000000000001001100" "00000000000000000000000000000000000000000001010110" "00000000000000000000000000000000000000000001100010" "00000000000000000000000000000000000000000001101111" "00000000000000000000000000000000000000000001111110" "00000000000000000000000000000000000000000010001111" "00000000000000000000000000000000000000000010100010" "00000000000000000000000000000000000000000010111000" "00000000000000000000000000000000000000000011010000" "00000000000000000000000000000000000000000011101100" "00000000000000000000000000000000000000000100001011" "00000000000000000000000000000000000000000100101111" "00000000000000000000000000000000000000000101010111" "00000000000000000000000000000000000000000110000101" "00000000000000000000000000000000000000000110111001" "00000000000000000000000000000000000000000111110100" "00000000000000000000000000000000000000001000110110" "00000000000000000000000000000000000000001010000010" "00000000000000000000000000000000000000001011010111" "00000000000000000000000000000000000000001100111000" "00000000000000000000000000000000000000001110100110" "00000000000000000000000000000000000000010000100010" "00000000000000000000000000000000000000010010101111" "00000000000000000000000000000000000000010101001111" "00000000000000000000000000000000000000011000000100" "00000000000000000000000000000000000000011011010001" "00000000000000000000000000000000000000011110111010" "00000000000000000000000000000000000000100011000001" "00000000000000000000000000000000000000100111101100" "00000000000000000000000000000000000000101100111110" "00000000000000000000000000000000000000110010111101" "00000000000000000000000000000000000000111001101111" "00000000000000000000000000000000000001000001011011" "00000000000000000000000000000000000001001010001001" "00000000000000000000000000000000000001010100000001" "00000000000000000000000000000000000001011111001101" "00000000000000000000000000000000000001101011111000" "00000000000000000000000000000000000001111010010000" "00000000000000000000000000000000000010001010100001" "00000000000000000000000000000000000010011100111110" "00000000000000000000000000000000000010110001111000" "00000000000000000000000000000000000011001001100011" "00000000000000000000000000000000000011100100011001" "00000000000000000000000000000000000100000010110011" "00000000000000000000000000000000000100100101010001" "00000000000000000000000000000000000101001100010100" "00000000000000000000000000000000000101111000100100" "00000000000000000000000000000000000110101010101101" "00000000000000000000000000000000000111100011100001" "00000000000000000000000000000000001000100011111001" "00000000000000000000000000000000001001101100110110" "00000000000000000000000000000000001010111111100001" "00000000000000000000000000000000001100011101001100" "00000000000000000000000000000000001110000111010101" "00000000000000000000000000000000001111111111100111" "00000000000000000000000000000000010010000111111001" "00000000000000000000000000000000010100100010010101" "00000000000000000000000000000000010111010001010101" "00000000000000000000000000000000011010010111101001" "00000000000000000000000000000000011101111000010110" "00000000000000000000000000000000100001110110111110" "00000000000000000000000000000000100110010111100000" "00000000000000000000000000000000101011011110011101" "00000000000000000000000000000000110001010000111100" "00000000000000000000000000000000110111110100101111" "00000000000000000000000000000000111111010000011101" "00000000000000000000000000000001000111101011100000" "00000000000000000000000000000001010001001110010100" "00000000000000000000000000000001011100000010011101" "00000000000000000000000000000001101000010010110001" "00000000000000000000000000000001110110001011100000" "00000000000000000000000000000010000101111010100101" "00000000000000000000000000000010010111101111101111" "00000000000000000000000000000010101011111100110101" "00000000000000000000000000000011000010110110000111" "00000000000000000000000000000011011100110010011111" "00000000000000000000000000000011111010001011111100" "00000000000000000000000000000100011011011111111010" "00000000000000000000000000000101000001001111110000" "00000000000000000000000000000101101100000001010000" "00000000000000000000000000000110011100011111001111" "00000000000000000000000000000111010011011010010001" "00000000000000000000000000001000010001101001010011" "00000000000000000000000000001001011000001010101011" "00000000000000000000000000001010101000000101000000" "00000000000000000000000000001100000010101000010010" "00000000000000000000000000001101101001001111001101" "00000000000000000000000000001111011101100000100000" "00000000000000000000000000010001100001010000100110" "00000000000000000000000000010011110110100011011010" "00000000000000000000000000010110011111101110011011" "00000000000000000000000000011001011111011011000011" "00000000000000000000000000011100111000101001001110" "00000000000000000000000000100000101110110010011100" "00000000000000000000000000100101000101101101001011" "00000000000000000000000000101010000001110000101110" "00000000000000000000000000101111100111111001100001" "00000000000000000000000000110101111101101110001100" "00000000000000000000000000111101001001100101000101" "00000000000000000000000001000101010010101010101010" "00000000000000000000000001001110100001001000101011" "00000000000000000000000001011000111110001110010111" "00000000000000000000000001100100110100011001101101" "00000000000000000000000001110010001111100001110111" "00000000000000000000000010000001011101000011000100" "00000000000000000000000010010010101100001100000110" "00000000000000000000000010100110001110001101100100" "00000000000000000000000010111100010110101011000110" "00000000000000000000000011010101011011101111000001" "00000000000000000000000011110001110110100000011101" "00000000000000000000000100010010000011011100100100" "00000000000000000000000100110110100010110010111111" "00000000000000000000000101011111111001000110000101" "00000000000000000000000110001110101111101111100111" "00000000000000000000000111000011110101101010001001" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 1.2
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {rom} IMPL {auto} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName ROM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1041 \
    name x \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x \
    op interface \
    ports { x { I 28 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 28 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


