
*** Running vivado
    with args -log ex1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ex1_wrapper.tcl -notrace
Command: synth_design -top ex1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 281.328 ; gain = 71.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex1_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:24]
WARNING: [Synth 8-5640] Port 'led' is missing in component declaration [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'ex1' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/new/ex1.vhd:6' bound to instance 'ex1_i' of component 'ex1' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:35]
ERROR: [Synth 8-3493] module 'ex1' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/new/ex1.vhd:6' does not have matching formal port for component port 'an' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:35]
ERROR: [Synth 8-3493] module 'ex1' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/imports/new/ex1.vhd:6' does not have matching formal port for component port 'seg' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:35]
ERROR: [Synth 8-285] failed synthesizing module 'ex1_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson3/Ex1/ex1.srcs/sources_1/bd/ex1/hdl/ex1_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 319.684 ; gain = 109.715
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 15:38:13 2017...
