Loading plugins phase: Elapsed time ==> 0s.107ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 -s C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.812ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.047ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 Manchester encoder-decoder.v -verilog
======================================================================

======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 02 16:00:58 2021


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   vpp
Options  :    -yv2 -q10 Manchester encoder-decoder.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 02 16:00:58 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Manchester encoder-decoder.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Manchester encoder-decoder.v (line 2219, col 57):  Note: Substituting module 'cmp_vv_vv' for '>='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 02 16:00:59 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Manchester encoder-decoder.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -dcpsoc3 -verilog Manchester encoder-decoder.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 02 16:00:59 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\codegentemp\Manchester encoder-decoder.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\Counter_1:Net_89\
	\Counter_1:Net_95\
	\Counter_1:Net_102\
	\Comp_1:Net_9\
	\Comp_2:Net_9\
	Net_11544
	\BitCounterDec:Net_49\
	\BitCounterDec:Net_82\
	\BitCounterDec:Net_95\
	\BitCounterDec:Net_91\
	\BitCounterDec:Net_102\
	\BitCounterDec:CounterUDB:ctrl_cmod_2\
	\BitCounterDec:CounterUDB:ctrl_cmod_1\
	\BitCounterDec:CounterUDB:ctrl_cmod_0\
	Net_11583
	\RecieveShiftReg:Net_1\
	\RecieveShiftReg:Net_2\
	\RecieveShiftReg:bSR:ctrl_f0_full\
	Net_11552
	Net_11614
	Net_11615
	Net_11616
	Net_11618
	Net_11619
	Net_11620
	Net_11621
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_2:g1:a0:gx:u0:xnor_array_6\
	\MODULE_2:g1:a0:gx:u0:xnor_array_3\
	\MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\MODULE_2:g1:a0:gx:u0:aeqb_0\
	\MODULE_2:g1:a0:gx:u0:eq_0\
	\MODULE_2:g1:a0:gx:u0:eq_1\
	\MODULE_2:g1:a0:gx:u0:eq_2\
	\MODULE_2:g1:a0:gx:u0:eq_3\
	\MODULE_2:g1:a0:gx:u0:eq_4\
	\MODULE_2:g1:a0:gx:u0:eq_5\
	\MODULE_2:g1:a0:gx:u0:eq_6\
	\MODULE_2:g1:a0:gx:u0:eq_7\
	\MODULE_2:g1:a0:gx:u0:eqi_0\
	\MODULE_2:g1:a0:gx:u0:aeqb_1\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xeq\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:lt\
	\MODULE_2:eq\
	\MODULE_2:gt\
	\MODULE_2:lte\
	\MODULE_2:neq\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\

Deleted 170 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \Counter_1:Net_82\ to zero
Aliasing \Counter_1:Net_91\ to zero
Aliasing tmpOE__S1ms_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__DInN_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__DInP_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Vout_1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing \Comp_1:clock\ to zero
Aliasing \Comp_2:clock\ to zero
Aliasing cydff_1S to zero
Aliasing \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing cydff_3R to cydff_1R
Aliasing cydff_3S to zero
Aliasing \StartButton_1:status_1\ to zero
Aliasing \StartButton_1:status_2\ to zero
Aliasing \StartButton_1:status_3\ to zero
Aliasing \StartButton_1:status_4\ to zero
Aliasing \StartButton_1:status_5\ to zero
Aliasing \StartButton_1:status_6\ to zero
Aliasing \StartButton_1:status_7\ to zero
Aliasing Net_11529 to zero
Aliasing Net_11586 to Net_11125
Aliasing cydff_2R to zero
Aliasing \BitCounterDec:Net_89\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BitCounterDec:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BitCounterDec:CounterUDB:capt_rising\ to zero
Aliasing \BitCounterDec:CounterUDB:reset\ to zero
Aliasing \BitCounterDec:CounterUDB:tc_i\ to \BitCounterDec:CounterUDB:reload_tc\
Aliasing \RecieveShiftReg:bSR:status_2\ to zero
Aliasing \RecieveShiftReg:bSR:final_load\ to zero
Aliasing \RecieveShiftReg:bSR:reset\ to zero
Aliasing tmpOE__frame_pin_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__pin0_0_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin0_7_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_1_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \Polarity_Control:clk\ to zero
Aliasing \Polarity_Control:rst\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__Pin_2_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_11667_7 to zero
Aliasing Net_11667_6 to zero
Aliasing Net_11667_5 to zero
Aliasing Net_11667_4 to zero
Aliasing Net_11667_3 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_11667_2 to \USBUART:tmpOE__Dm_net_0\
Aliasing Net_11667_1 to zero
Aliasing Net_11667_0 to zero
Aliasing MODIN2_7 to \BasicCounter_1:MODIN1_7\
Aliasing MODIN2_6 to \BasicCounter_1:MODIN1_6\
Aliasing MODIN2_5 to \BasicCounter_1:MODIN1_5\
Aliasing MODIN2_4 to \BasicCounter_1:MODIN1_4\
Aliasing MODIN2_3 to \BasicCounter_1:MODIN1_3\
Aliasing MODIN2_2 to \BasicCounter_1:MODIN1_2\
Aliasing MODIN2_1 to \BasicCounter_1:MODIN1_1\
Aliasing MODIN2_0 to \BasicCounter_1:MODIN1_0\
Aliasing \MODULE_2:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_2:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \BitCounterDec:CounterUDB:prevCapture\\D\ to zero
Aliasing \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\ to \BitCounterDec:CounterUDB:prevCompare\\D\
Aliasing \RecieveShiftReg:bSR:load_reg\\D\ to zero
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \Counter_1:Net_82\[65] = zero[4]
Removing Lhs of wire \Counter_1:Net_91\[66] = zero[4]
Removing Rhs of wire Net_11488[70] = \Counter_1:Net_42\[69]
Removing Rhs of wire Start_1_MS[71] = \Counter_1:Net_48\[67]
Removing Lhs of wire tmpOE__S1ms_net_0[77] = one[9]
Removing Lhs of wire tmpOE__DInN_net_0[84] = one[9]
Removing Lhs of wire tmpOE__DInP_net_0[92] = one[9]
Removing Lhs of wire tmpOE__Vout_1_net_0[106] = one[9]
Removing Lhs of wire \VDAC8_1:Net_83\[118] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_81\[119] = zero[4]
Removing Lhs of wire \VDAC8_1:Net_82\[120] = zero[4]
Removing Lhs of wire \Comp_1:clock\[125] = zero[4]
Removing Rhs of wire n123[127] = \Comp_1:Net_1\[126]
Removing Lhs of wire \Comp_2:clock\[130] = zero[4]
Removing Rhs of wire n124[132] = \Comp_2:Net_1\[131]
Removing Rhs of wire Net_11635[136] = cydff_3[183]
Removing Rhs of wire Net_11633[137] = cydff_1[139]
Removing Lhs of wire cydff_1R[140] = Net_11611[141]
Removing Rhs of wire Net_11611[141] = \Polarity_Control:control_out_0\[552]
Removing Rhs of wire Net_11611[141] = \Polarity_Control:control_0\[575]
Removing Lhs of wire cydff_1S[142] = zero[4]
Removing Rhs of wire Frame_clear_1[149] = \GlitchFilter_6:state_0\[147]
Removing Lhs of wire \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\[151] = zero[4]
Removing Lhs of wire cydff_3R[184] = Net_11611[141]
Removing Lhs of wire cydff_3S[185] = zero[4]
Removing Lhs of wire \StartButton_1:status_0\[188] = Net_11125[189]
Removing Lhs of wire \StartButton_1:status_1\[190] = zero[4]
Removing Lhs of wire \StartButton_1:status_2\[191] = zero[4]
Removing Lhs of wire \StartButton_1:status_3\[192] = zero[4]
Removing Lhs of wire \StartButton_1:status_4\[193] = zero[4]
Removing Lhs of wire \StartButton_1:status_5\[194] = zero[4]
Removing Lhs of wire \StartButton_1:status_6\[195] = zero[4]
Removing Lhs of wire \StartButton_1:status_7\[196] = zero[4]
Removing Lhs of wire Net_11529[198] = zero[4]
Removing Lhs of wire Net_11586[200] = Net_11125[189]
Removing Rhs of wire Net_3003[201] = cmp_vv_vv_MODGEN_2[798]
Removing Rhs of wire Net_3003[201] = \MODULE_2:g1:a0:xgte\[943]
Removing Lhs of wire cydff_2R[204] = zero[4]
Removing Lhs of wire cydff_2S[205] = Net_11125[189]
Removing Lhs of wire mywire_1_1[206] = cydff_2[202]
Removing Rhs of wire Net_7164[209] = \BitCounterDec:Net_43\[210]
Removing Lhs of wire \BitCounterDec:Net_89\[214] = one[9]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_1\[224] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_capmode_0\[225] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:ctrl_enable\[237] = \BitCounterDec:CounterUDB:control_7\[229]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_rising\[239] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:capt_falling\[240] = \BitCounterDec:CounterUDB:prevCapture\[238]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[243] = \BitCounterDec:CounterUDB:reload_tc\[244]
Removing Lhs of wire \BitCounterDec:CounterUDB:counter_enable\[246] = \BitCounterDec:CounterUDB:final_enable\[245]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_0\[247] = \BitCounterDec:CounterUDB:cmp_out_status\[248]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_1\[249] = \BitCounterDec:CounterUDB:per_zero\[250]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_2\[251] = \BitCounterDec:CounterUDB:overflow_status\[252]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_3\[253] = \BitCounterDec:CounterUDB:underflow_status\[254]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_4\[255] = \BitCounterDec:CounterUDB:hwCapture\[242]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_5\[256] = \BitCounterDec:CounterUDB:fifo_full\[257]
Removing Rhs of wire \BitCounterDec:CounterUDB:status_6\[258] = \BitCounterDec:CounterUDB:fifo_nempty\[259]
Removing Lhs of wire \BitCounterDec:CounterUDB:reset\[261] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:dp_dir\[263] = one[9]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_i\[268] = \BitCounterDec:CounterUDB:reload\[243]
Removing Rhs of wire mywire_2_0[276] = \GlitchFilter_1:genblk1[0]:last_state\[814]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_2\[278] = one[9]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_1\[279] = \BitCounterDec:CounterUDB:count_enable\[277]
Removing Lhs of wire \BitCounterDec:CounterUDB:cs_addr_0\[280] = \BitCounterDec:CounterUDB:reload\[243]
Removing Lhs of wire \RecieveShiftReg:Net_350\[309] = mywire_2_1[310]
Removing Rhs of wire mywire_2_1[310] = \GlitchFilter_1:genblk1[1]:last_state\[818]
Removing Rhs of wire \RecieveShiftReg:bSR:ctrl_clk_enable\[313] = \RecieveShiftReg:bSR:control_0\[314]
Removing Lhs of wire \RecieveShiftReg:bSR:status_2\[327] = zero[4]
Removing Lhs of wire \RecieveShiftReg:bSR:status_0\[328] = zero[4]
Removing Lhs of wire \RecieveShiftReg:bSR:final_load\[329] = zero[4]
Removing Lhs of wire \RecieveShiftReg:bSR:status_1\[330] = Net_7164[209]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[331] = \RecieveShiftReg:bSR:f0_blk_stat_final\[332]
Removing Rhs of wire \RecieveShiftReg:bSR:status_3\[331] = \RecieveShiftReg:bSR:f0_blk_stat_32_3\[342]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[333] = \RecieveShiftReg:bSR:f0_bus_stat_final\[334]
Removing Rhs of wire \RecieveShiftReg:bSR:status_4\[333] = \RecieveShiftReg:bSR:f0_bus_stat_32_3\[343]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[335] = \RecieveShiftReg:bSR:f1_blk_stat_final\[336]
Removing Rhs of wire \RecieveShiftReg:bSR:status_5\[335] = \RecieveShiftReg:bSR:f1_blk_stat_32_3\[344]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[337] = \RecieveShiftReg:bSR:f1_bus_stat_final\[338]
Removing Rhs of wire \RecieveShiftReg:bSR:status_6\[337] = \RecieveShiftReg:bSR:f1_bus_stat_32_3\[345]
Removing Lhs of wire \RecieveShiftReg:bSR:reset\[347] = zero[4]
Removing Lhs of wire tmpOE__frame_pin_net_0[527] = one[9]
Removing Lhs of wire tmpOE__pin0_0_net_0[533] = one[9]
Removing Lhs of wire tmpOE__Pin0_7_net_0[539] = one[9]
Removing Lhs of wire tmpOE__Pin_1_net_0[545] = one[9]
Removing Lhs of wire \Polarity_Control:clk\[550] = zero[4]
Removing Lhs of wire \Polarity_Control:rst\[551] = zero[4]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_7\[578] = \BasicCounter_1:MODULE_1:g2:a0:s_7\[745]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_6\[580] = \BasicCounter_1:MODULE_1:g2:a0:s_6\[746]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_5\[582] = \BasicCounter_1:MODULE_1:g2:a0:s_5\[747]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_4\[584] = \BasicCounter_1:MODULE_1:g2:a0:s_4\[748]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_3\[586] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[749]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_2\[588] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[750]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[590] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[751]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[592] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[752]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[633] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[634] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[635] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[636] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[637] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[638] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[639] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[640] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[641] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[642] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[643] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[644] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[645] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[646] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[647] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[648] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[649] = \BasicCounter_1:MODIN1_7\[650]
Removing Lhs of wire \BasicCounter_1:MODIN1_7\[650] = Net_11666_7[576]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[651] = \BasicCounter_1:MODIN1_6\[652]
Removing Lhs of wire \BasicCounter_1:MODIN1_6\[652] = Net_11666_6[579]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[653] = \BasicCounter_1:MODIN1_5\[654]
Removing Lhs of wire \BasicCounter_1:MODIN1_5\[654] = Net_11666_5[581]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[655] = \BasicCounter_1:MODIN1_4\[656]
Removing Lhs of wire \BasicCounter_1:MODIN1_4\[656] = Net_11666_4[583]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[657] = \BasicCounter_1:MODIN1_3\[658]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[658] = Net_11666_3[585]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[659] = \BasicCounter_1:MODIN1_2\[660]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[660] = Net_11666_2[587]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[661] = \BasicCounter_1:MODIN1_1\[662]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[662] = Net_11666_1[589]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[663] = \BasicCounter_1:MODIN1_0\[664]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[664] = Net_11666_0[591]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[790] = one[9]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[791] = one[9]
Removing Lhs of wire tmpOE__Pin_2_net_0[793] = one[9]
Removing Lhs of wire Net_11667_7[799] = zero[4]
Removing Lhs of wire Net_11667_6[800] = zero[4]
Removing Lhs of wire Net_11667_5[801] = zero[4]
Removing Lhs of wire Net_11667_4[802] = zero[4]
Removing Lhs of wire Net_11667_3[803] = one[9]
Removing Lhs of wire Net_11667_2[804] = one[9]
Removing Lhs of wire Net_11667_1[805] = zero[4]
Removing Lhs of wire Net_11667_0[806] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newa_7\[819] = Net_11666_7[576]
Removing Lhs of wire MODIN2_7[820] = Net_11666_7[576]
Removing Lhs of wire \MODULE_2:g1:a0:newa_6\[821] = Net_11666_6[579]
Removing Lhs of wire MODIN2_6[822] = Net_11666_6[579]
Removing Lhs of wire \MODULE_2:g1:a0:newa_5\[823] = Net_11666_5[581]
Removing Lhs of wire MODIN2_5[824] = Net_11666_5[581]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[825] = Net_11666_4[583]
Removing Lhs of wire MODIN2_4[826] = Net_11666_4[583]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[827] = Net_11666_3[585]
Removing Lhs of wire MODIN2_3[828] = Net_11666_3[585]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[829] = Net_11666_2[587]
Removing Lhs of wire MODIN2_2[830] = Net_11666_2[587]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[831] = Net_11666_1[589]
Removing Lhs of wire MODIN2_1[832] = Net_11666_1[589]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[833] = Net_11666_0[591]
Removing Lhs of wire MODIN2_0[834] = Net_11666_0[591]
Removing Lhs of wire \MODULE_2:g1:a0:newb_7\[835] = MODIN3_7[836]
Removing Lhs of wire MODIN3_7[836] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_6\[837] = MODIN3_6[838]
Removing Lhs of wire MODIN3_6[838] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_5\[839] = MODIN3_5[840]
Removing Lhs of wire MODIN3_5[840] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[841] = MODIN3_4[842]
Removing Lhs of wire MODIN3_4[842] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[843] = MODIN3_3[844]
Removing Lhs of wire MODIN3_3[844] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[845] = MODIN3_2[846]
Removing Lhs of wire MODIN3_2[846] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[847] = MODIN3_1[848]
Removing Lhs of wire MODIN3_1[848] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[849] = MODIN3_0[850]
Removing Lhs of wire MODIN3_0[850] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_7\[851] = Net_11666_7[576]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_6\[852] = Net_11666_6[579]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_5\[853] = Net_11666_5[581]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[854] = Net_11666_4[583]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[855] = Net_11666_3[585]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[856] = Net_11666_2[587]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[857] = Net_11666_1[589]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[858] = Net_11666_0[591]
Removing Lhs of wire \MODULE_2:g1:a0:datab_7\[859] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_6\[860] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_5\[861] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[862] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[863] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[864] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[865] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[866] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_7\[867] = Net_11666_7[576]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_6\[868] = Net_11666_6[579]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_5\[869] = Net_11666_5[581]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[870] = Net_11666_4[583]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[871] = Net_11666_3[585]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[872] = Net_11666_2[587]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[873] = Net_11666_1[589]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[874] = Net_11666_0[591]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_7\[875] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_6\[876] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_5\[877] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[878] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[879] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[880] = one[9]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[881] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[882] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:albi_3\[902] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:agbi_3\[903] = zero[4]
Removing Lhs of wire cydff_1D[949] = n124[132]
Removing Lhs of wire cydff_3D[951] = n123[127]
Removing Lhs of wire cydff_2D[952] = Net_5249[203]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCapture\\D\[953] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:overflow_reg_i\\D\[954] = \BitCounterDec:CounterUDB:overflow\[262]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow_reg_i\\D\[955] = \BitCounterDec:CounterUDB:underflow\[265]
Removing Lhs of wire \BitCounterDec:CounterUDB:tc_reg_i\\D\[956] = \BitCounterDec:CounterUDB:reload\[243]
Removing Lhs of wire \BitCounterDec:CounterUDB:prevCompare\\D\[957] = \BitCounterDec:CounterUDB:cmp_out_i\[270]
Removing Lhs of wire \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\[958] = \BitCounterDec:CounterUDB:cmp_out_i\[270]
Removing Lhs of wire \BitCounterDec:CounterUDB:count_stored_i\\D\[959] = mywire_2_0[276]
Removing Lhs of wire \RecieveShiftReg:bSR:load_reg\\D\[960] = zero[4]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:sample\\D\[969] = mywire_1_0[207]
Removing Lhs of wire \GlitchFilter_1:genblk1[1]:sample\\D\[971] = cydff_2[202]

------------------------------------------------------
Aliased 0 equations, 217 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'FrameRX_1' (cost = 4):
FrameRX_1 <= ((not n124 and n123)
	OR (not n123 and n124));

Note:  Expanding virtual equation for 'Net_10452' (cost = 2):
Net_10452 <= ((not Net_11635 and not Net_11633));

Note:  Expanding virtual equation for 'Net_11631' (cost = 2):
Net_11631 <= ((not Net_11633 and n124)
	OR (not n124 and Net_11633));

Note:  Expanding virtual equation for 'Net_11630' (cost = 4):
Net_11630 <= ((not Net_11635 and n123)
	OR (not n123 and Net_11635));

Note:  Expanding virtual equation for 'Net_11125' (cost = 0):
Net_11125 <= (not Frame_clear_1);

Note:  Expanding virtual equation for 'Net_10124' (cost = 0):
Net_10124 <= (Frame_clear_1);

Note:  Expanding virtual equation for 'Data_sync_0' (cost = 12):
Data_sync_0 <= ((not Net_11635 and not Net_11633 and n123 and n124)
	OR (not n123 and not Net_11633 and n124 and Net_11635)
	OR (not n124 and not Net_11635 and n123 and Net_11633)
	OR (not n123 and not n124 and Net_11635 and Net_11633));

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:capt_either_edge\' (cost = 0):
\BitCounterDec:CounterUDB:capt_either_edge\ <= (\BitCounterDec:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:overflow\' (cost = 0):
\BitCounterDec:CounterUDB:overflow\ <= (\BitCounterDec:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:underflow\' (cost = 0):
\BitCounterDec:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:final_enable\' (cost = 1):
\BitCounterDec:CounterUDB:final_enable\ <= ((Frame_clear_1 and \BitCounterDec:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\BitCounterDec:CounterUDB:cmp_out_i\' (cost = 0):
\BitCounterDec:CounterUDB:cmp_out_i\ <= (not \BitCounterDec:CounterUDB:cmp_less\);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_11666_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_11666_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[1]:or_term\' (cost = 2):
\GlitchFilter_1:genblk1[1]:or_term\ <= (\GlitchFilter_1:genblk1[1]:sample\
	OR cydff_2);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[1]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[1]:and_term\ <= ((cydff_2 and \GlitchFilter_1:genblk1[1]:sample\));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_7\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_7\ <= (not Net_11666_7);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= (not Net_11666_5);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= (not Net_11666_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (Net_11666_2);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (not Net_11666_1);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_6\ <= (Net_11666_6);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:albi_2\ <= (\MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:agbi_2\ <= (\MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_3\ <= (not Net_11666_3);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 1):
\MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not Net_11666_4 and not Net_11666_3));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_4\ <= (Net_11666_4);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_2:g1:a0:gx:u0:gti_2\ and \MODULE_2:g1:a0:gx:u0:lti_1\)
	OR \MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_2:g1:a0:gx:u0:lti_2\ and \MODULE_2:g1:a0:gx:u0:gti_1\)
	OR \MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:gt_0\ <= (Net_11666_0);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= (Net_11666_0
	OR Net_11666_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:albi_0\' (cost = 3):
\MODULE_2:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_2:g1:a0:gx:u0:gti_2\ and not \MODULE_2:g1:a0:gx:u0:gti_1\ and \MODULE_2:g1:a0:gx:u0:lti_0\)
	OR \MODULE_2:g1:a0:gx:u0:lti_2\
	OR (not \MODULE_2:g1:a0:gx:u0:gti_2\ and \MODULE_2:g1:a0:gx:u0:lti_1\));

Note:  Virtual signal mywire_1_0 with ( cost: 200 or cost_inv: -1)  > 90 or with size: 8 > 102 has been made a (soft) node.
mywire_1_0 <= ((n123 and Net_11635 and cydff_2)
	OR (n124 and Net_11633 and cydff_2)
	OR (not n124 and not Net_11633 and cydff_2)
	OR (not n123 and not Net_11635 and cydff_2)
	OR (not Net_11635 and not Net_11633 and not cydff_2 and n123 and n124)
	OR (not n123 and not Net_11633 and not cydff_2 and n124 and Net_11635)
	OR (not n124 and not Net_11635 and not cydff_2 and n123 and Net_11633)
	OR (not n123 and not n124 and not cydff_2 and Net_11635 and Net_11633));

Note:  Virtual signal Net_11718 with ( cost: 144 or cost_inv: 1)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_11718 <= (mywire_1_0
	OR not Frame_clear_1);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_11666_0 and Net_11666_1)
	OR (not Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 2):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:sample\
	OR mywire_1_0);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((mywire_1_0 and \GlitchFilter_1:genblk1[0]:sample\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_11666_1 and Net_11666_2)
	OR (not Net_11666_0 and Net_11666_2)
	OR (not Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_11666_2 and Net_11666_3)
	OR (not Net_11666_1 and Net_11666_3)
	OR (not Net_11666_0 and Net_11666_3)
	OR (not Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_11666_3 and Net_11666_4)
	OR (not Net_11666_2 and Net_11666_4)
	OR (not Net_11666_1 and Net_11666_4)
	OR (not Net_11666_0 and Net_11666_4)
	OR (not Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:s_5\ <= ((not Net_11666_4 and Net_11666_5)
	OR (not Net_11666_3 and Net_11666_5)
	OR (not Net_11666_2 and Net_11666_5)
	OR (not Net_11666_1 and Net_11666_5)
	OR (not Net_11666_0 and Net_11666_5)
	OR (not Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_11666_6 and Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:s_6\ <= ((not Net_11666_5 and Net_11666_6)
	OR (not Net_11666_4 and Net_11666_6)
	OR (not Net_11666_3 and Net_11666_6)
	OR (not Net_11666_2 and Net_11666_6)
	OR (not Net_11666_1 and Net_11666_6)
	OR (not Net_11666_0 and Net_11666_6)
	OR (not Net_11666_6 and Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_7\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:s_7\ <= ((not Net_11666_6 and Net_11666_7)
	OR (not Net_11666_5 and Net_11666_7)
	OR (not Net_11666_4 and Net_11666_7)
	OR (not Net_11666_3 and Net_11666_7)
	OR (not Net_11666_2 and Net_11666_7)
	OR (not Net_11666_1 and Net_11666_7)
	OR (not Net_11666_0 and Net_11666_7)
	OR (not Net_11666_7 and Net_11666_6 and Net_11666_5 and Net_11666_4 and Net_11666_3 and Net_11666_2 and Net_11666_1 and Net_11666_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 67 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BitCounterDec:CounterUDB:hwCapture\ to zero
Aliasing \BitCounterDec:CounterUDB:status_3\ to zero
Aliasing \BitCounterDec:CounterUDB:underflow\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MODULE_2:g1:a0:gx:u0:lt_7\ to zero
Removing Lhs of wire \BitCounterDec:CounterUDB:hwCapture\[242] = zero[4]
Removing Rhs of wire \BitCounterDec:CounterUDB:reload\[243] = \BitCounterDec:CounterUDB:per_equal\[264]
Removing Lhs of wire \BitCounterDec:CounterUDB:status_3\[253] = zero[4]
Removing Lhs of wire \BitCounterDec:CounterUDB:underflow\[265] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[761] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[771] = zero[4]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:lt_7\[906] = zero[4]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj" -dcpsoc3 "Manchester encoder-decoder.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.898ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 02 April 2021 16:00:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.cyprj -d CY8C5888LTI-LP097 Manchester encoder-decoder.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_2\ kept zero
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_2\ kept \MODULE_2:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_1\ kept \MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_1\ kept \MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \BitCounterDec:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BitCounterDec:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \RecieveShiftReg:bSR:load_reg\ from registered to combinatorial
Assigning clock Clock_6 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_7 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_8 to clock BUS_CLK because it is a pass-through
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_10'. Fanout=1, Signal=Net_11505
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GlitchFilter_6:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \BitCounterDec:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \RecieveShiftReg:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: mywire_2_0:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: mywire_2_0:macrocell.q
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_10449:macrocell.q
        Effective Clock: Net_10449:macrocell.q
        Enable Signal: True
    Routed Clock: Net_3003:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: Net_3003:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\, S1ms(0)

Info: plm.M0038: The pin named pin0_0(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = S1ms(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1ms(0)__PA ,
            pin_input => Start_1_MS ,
            pad => S1ms(0)_PAD );

    Pin : Name = DInN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DInN(0)__PA ,
            analog_term => Net_58 ,
            annotation => Net_53 ,
            pad => DInN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DInP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DInP(0)__PA ,
            analog_term => Net_10739 ,
            annotation => Net_54 ,
            pad => DInP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_1(0)__PA ,
            analog_term => Net_63 ,
            annotation => Net_70 ,
            pad => Vout_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = frame_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => frame_pin(0)__PA ,
            pin_input => Net_11125 ,
            pad => frame_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pin0_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pin0_0(0)__PA ,
            pin_input => mywire_2_0 ,
            pad => pin0_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin0_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin0_7(0)__PA ,
            pin_input => cydff_2 ,
            pad => Pin0_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_7164 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pin_input => Net_11718 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=FrameRX_1, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * n124
            + n123 * !n124
        );
        Output = FrameRX_1 (fanout=1)

    MacroCell: Name=Net_10449, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * n124 * !Net_11635 * !Net_11633
            + n123 * !n124 * !Net_11635 * !Net_11633
        );
        Output = Net_10449 (fanout=2)

    MacroCell: Name=Net_11125, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_11125 (fanout=3)

    MacroCell: Name=mywire_1_0, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !n123 * !n124 * Net_11635 * Net_11633 * !cydff_2
            + !n123 * n124 * Net_11635 * !Net_11633 * !cydff_2
            + !n123 * !Net_11635 * cydff_2
            + n123 * !n124 * !Net_11635 * Net_11633 * !cydff_2
            + n123 * n124 * !Net_11635 * !Net_11633 * !cydff_2
            + n123 * Net_11635 * cydff_2
            + !n124 * !Net_11633 * cydff_2
            + n124 * Net_11633 * cydff_2
        );
        Output = mywire_1_0 (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * mywire_2_0
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_11718, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Frame_clear_1 * !mywire_1_0
        );
        Output = Net_11718 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_3003, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_11666_2 * !\MODULE_2:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_2:g1:a0:gx:u0:gt_5\
            + !\MODULE_2:g1:a0:gx:u0:gt_7\ * \MODULE_2:g1:a0:gx:u0:lt_5\
        );
        Output = Net_3003 (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_11666_7 * !Net_11666_6
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11666_5 * !Net_11666_4 * !Net_11666_3
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_11666_5 * !Net_11666_4
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_11633, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10449)
            Reset  = (Net_11611)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_11633 (fanout=3)

    MacroCell: Name=Frame_clear_1, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !n123 * n124
            + n123 * !n124
            + !\GlitchFilter_6:counter_done_0\ * Frame_clear_1
        );
        Output = Frame_clear_1 (fanout=14)

    MacroCell: Name=Net_11635, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10449)
            Reset  = (Net_11611)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n123
        );
        Output = Net_11635 (fanout=3)

    MacroCell: Name=cydff_2, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(Net_3003)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_2 (fanout=5)

    MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              mywire_2_0
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_11666_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_6 * Net_11666_5 * 
              Net_11666_4 * Net_11666_3 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11666_7 * Net_11718
        );
        Output = Net_11666_7 (fanout=2)

    MacroCell: Name=Net_11666_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_5 * Net_11666_4 * 
              Net_11666_3 * Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_6
        );
        Output = Net_11666_6 (fanout=3)

    MacroCell: Name=Net_11666_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_4 * Net_11666_3 * 
              Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_5
        );
        Output = Net_11666_5 (fanout=5)

    MacroCell: Name=Net_11666_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_3 * Net_11666_2 * 
              Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_4
        );
        Output = Net_11666_4 (fanout=6)

    MacroCell: Name=Net_11666_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11718 * Net_11666_3
        );
        Output = Net_11666_3 (fanout=6)

    MacroCell: Name=Net_11666_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_2
        );
        Output = Net_11666_2 (fanout=7)

    MacroCell: Name=Net_11666_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_0
            + Net_11718 * Net_11666_1
        );
        Output = Net_11666_1 (fanout=7)

    MacroCell: Name=Net_11666_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Frame_clear_1 * !Net_11718 * Net_11666_0
            + Frame_clear_1 * !Net_11718 * !Net_11666_0
        );
        Output = Net_11666_0 (fanout=8)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !n123 * !n124 * Net_11635 * Net_11633 * !cydff_2
            + !n123 * n124 * Net_11635 * !Net_11633 * !cydff_2
            + !n123 * !Net_11635 * cydff_2
            + n123 * !n124 * !Net_11635 * Net_11633 * !cydff_2
            + n123 * n124 * !Net_11635 * !Net_11633 * !cydff_2
            + n123 * Net_11635 * cydff_2
            + !n124 * !Net_11633 * cydff_2
            + n124 * Net_11633 * cydff_2
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)

    MacroCell: Name=mywire_2_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              mywire_1_0 * mywire_2_0
            + mywire_1_0 * \GlitchFilter_1:genblk1[0]:sample\
        );
        Output = mywire_2_0 (fanout=10)

    MacroCell: Name=\GlitchFilter_1:genblk1[1]:sample\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_2
        );
        Output = \GlitchFilter_1:genblk1[1]:sample\ (fanout=1)

    MacroCell: Name=mywire_2_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_2 * mywire_2_1
            + cydff_2 * \GlitchFilter_1:genblk1[1]:sample\
        );
        Output = mywire_2_1 (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => FrameRX_1 ,
            cs_addr_0 => Frame_clear_1 ,
            z0_comb => \GlitchFilter_6:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
            cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
            ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
            z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
            cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
            f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => mywire_2_1 ,
            f1_load => Net_7164 ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => mywire_2_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(mywire_2_0)
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => mywire_2_1 ,
            f1_load => Net_7164 ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => mywire_2_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(mywire_2_0)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => mywire_2_1 ,
            f1_load => Net_7164 ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => mywire_2_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(mywire_2_0)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            route_si => mywire_2_1 ,
            f1_load => Net_7164 ,
            f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
            f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
            f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
            f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
            chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => mywire_2_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(mywire_2_0)
        Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StartButton_1:sts:sts_reg\
        PORT MAP (
            status_0 => Net_11125 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \BitCounterDec:CounterUDB:status_6\ ,
            status_5 => \BitCounterDec:CounterUDB:status_5\ ,
            status_2 => \BitCounterDec:CounterUDB:status_2\ ,
            status_1 => \BitCounterDec:CounterUDB:status_1\ ,
            status_0 => \BitCounterDec:CounterUDB:status_0\ ,
            interrupt => Net_7164 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RecieveShiftReg:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \RecieveShiftReg:bSR:status_6\ ,
            status_5 => \RecieveShiftReg:bSR:status_5\ ,
            status_4 => \RecieveShiftReg:bSR:status_4\ ,
            status_3 => \RecieveShiftReg:bSR:status_3\ ,
            status_1 => Net_7164 ,
            interrupt => Net_7168 ,
            clk_en => mywire_2_0 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(mywire_2_0)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \BitCounterDec:CounterUDB:control_7\ ,
            control_6 => \BitCounterDec:CounterUDB:control_6\ ,
            control_5 => \BitCounterDec:CounterUDB:control_5\ ,
            control_4 => \BitCounterDec:CounterUDB:control_4\ ,
            control_3 => \BitCounterDec:CounterUDB:control_3\ ,
            control_2 => \BitCounterDec:CounterUDB:control_2\ ,
            control_1 => \BitCounterDec:CounterUDB:control_1\ ,
            control_0 => \BitCounterDec:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \RecieveShiftReg:bSR:control_7\ ,
            control_6 => \RecieveShiftReg:bSR:control_6\ ,
            control_5 => \RecieveShiftReg:bSR:control_5\ ,
            control_4 => \RecieveShiftReg:bSR:control_4\ ,
            control_3 => \RecieveShiftReg:bSR:control_3\ ,
            control_2 => \RecieveShiftReg:bSR:control_2\ ,
            control_1 => \RecieveShiftReg:bSR:control_1\ ,
            control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
            clk_en => mywire_2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(mywire_2_0)

    controlcell: Name =\Polarity_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Polarity_Control:control_7\ ,
            control_6 => \Polarity_Control:control_6\ ,
            control_5 => \Polarity_Control:control_5\ ,
            control_4 => \Polarity_Control:control_4\ ,
            control_3 => \Polarity_Control:control_3\ ,
            control_2 => \Polarity_Control:control_2\ ,
            control_1 => \Polarity_Control:control_1\ ,
            control_0 => Net_11611 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_11478 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_update_time
        PORT MAP (
            interrupt => Net_11488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_11125 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   33 :  159 :  192 : 17.19 %
  Unique P-terms              :   49 :  335 :  384 : 12.76 %
  Total P-terms               :   59 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    1 :    3 :    4 : 25.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.100ms
Tech Mapping phase: Elapsed time ==> 0s.165ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : DInN(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DInP(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin0_7(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : frame_pin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pin0_0(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_1:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
Comparator[2]@[FFB(Comparator,2)] : \Comp_1:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \Comp_2:ctComp\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 30% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 86% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : DInN(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DInP(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin0_7(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Vout_1(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : frame_pin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : pin0_0(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \Opamp_1:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Comp_1:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \Comp_2:ctComp\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 1s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_58 {
    comp_0_vminus
    agl0_x_comp_0_vminus
    agl0
    agl0_x_p15_4
    p15_4
  }
  Net: Net_10739 {
    comp_2_vminus
    agl1_x_comp_2_vminus
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: Net_63 {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_73 {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_comp_0_vplus
    comp_0_vplus
    agl4_x_comp_2_vplus
    comp_2_vplus
  }
  Net: Net_43 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  comp_0_vminus                                    -> Net_58
  agl0_x_comp_0_vminus                             -> Net_58
  agl0                                             -> Net_58
  agl0_x_p15_4                                     -> Net_58
  p15_4                                            -> Net_58
  comp_2_vminus                                    -> Net_10739
  agl1_x_comp_2_vminus                             -> Net_10739
  agl1                                             -> Net_10739
  agl1_x_p15_5                                     -> Net_10739
  p15_5                                            -> Net_10739
  p0_1                                             -> Net_63
  opamp_0_vminus_x_p0_1                            -> Net_63
  opamp_0_vminus                                   -> Net_63
  vidac_2_vout                                     -> Net_73
  agl4_x_vidac_2_vout                              -> Net_73
  agl4                                             -> Net_73
  agl4_x_comp_0_vplus                              -> Net_73
  comp_0_vplus                                     -> Net_73
  agl4_x_comp_2_vplus                              -> Net_73
  comp_2_vplus                                     -> Net_73
  common_Vdda/2                                    -> Net_43
  common_Vdda/2_x_comp_vref_vdda                   -> Net_43
  comp_vref_vdda                                   -> Net_43
  abusl0_x_comp_vref_vdda                          -> Net_43
  abusl0                                           -> Net_43
  abusl0_x_opamp_0_vplus                           -> Net_43
  opamp_0_vplus                                    -> Net_43
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
Warning: sta.M0019: Manchester encoder-decoder.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_10449/main_2 --> Net_10449/q  (File=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.rpt)
Warning: sta.M0019: Manchester encoder-decoder.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_10449/main_3 --> Net_10449/q  (File=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.rpt)
<CYPRESSTAG name="Detailed placement messages">
Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_10449/main_2 --> Net_10449/q 
Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_10449/main_3 --> Net_10449/q 
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.88
                   Pterms :            3.69
               Macrocells :            2.06
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       7.10 :       3.30
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=mywire_2_1, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cydff_2 * mywire_2_1
            + cydff_2 * \GlitchFilter_1:genblk1[1]:sample\
        );
        Output = mywire_2_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_11666_3, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11718 * Net_11666_3
        );
        Output = Net_11666_3 (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[1]:sample\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_2
        );
        Output = \GlitchFilter_1:genblk1[1]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_11666_5, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_4 * Net_11666_3 * 
              Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_5
        );
        Output = Net_11666_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => mywire_2_1 ,
        f1_load => Net_7164 ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => mywire_2_0 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(mywire_2_0)
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_11666_6, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_5 * Net_11666_4 * 
              Net_11666_3 * Net_11666_2 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_6
        );
        Output = Net_11666_6 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_11666_2, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_2
        );
        Output = Net_11666_2 (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => mywire_2_1 ,
        f1_load => Net_7164 ,
        f0_bus_stat_comb => \RecieveShiftReg:bSR:status_4\ ,
        f0_blk_stat_comb => \RecieveShiftReg:bSR:status_3\ ,
        f1_bus_stat_comb => \RecieveShiftReg:bSR:status_6\ ,
        f1_blk_stat_comb => \RecieveShiftReg:bSR:status_5\ ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => mywire_2_0 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(mywire_2_0)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\RecieveShiftReg:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \RecieveShiftReg:bSR:status_6\ ,
        status_5 => \RecieveShiftReg:bSR:status_5\ ,
        status_4 => \RecieveShiftReg:bSR:status_4\ ,
        status_3 => \RecieveShiftReg:bSR:status_3\ ,
        status_1 => Net_7164 ,
        interrupt => Net_7168 ,
        clk_en => mywire_2_0 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(mywire_2_0)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=mywire_2_0, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              mywire_1_0 * mywire_2_0
            + mywire_1_0 * \GlitchFilter_1:genblk1[0]:sample\
        );
        Output = mywire_2_0 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11718, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Frame_clear_1 * !mywire_1_0
        );
        Output = Net_11718 (fanout=9)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\ * 
              !\BitCounterDec:CounterUDB:overflow_reg_i\
        );
        Output = \BitCounterDec:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BitCounterDec:CounterUDB:reload\
        );
        Output = \BitCounterDec:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BitCounterDec:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BitCounterDec:CounterUDB:count_enable\ ,
        cs_addr_0 => \BitCounterDec:CounterUDB:reload\ ,
        ce0_comb => \BitCounterDec:CounterUDB:reload\ ,
        z0_comb => \BitCounterDec:CounterUDB:status_1\ ,
        cl1_comb => \BitCounterDec:CounterUDB:cmp_less\ ,
        f0_bus_stat_comb => \BitCounterDec:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BitCounterDec:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\BitCounterDec:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \BitCounterDec:CounterUDB:status_6\ ,
        status_5 => \BitCounterDec:CounterUDB:status_5\ ,
        status_2 => \BitCounterDec:CounterUDB:status_2\ ,
        status_1 => \BitCounterDec:CounterUDB:status_1\ ,
        status_0 => \BitCounterDec:CounterUDB:status_0\ ,
        interrupt => Net_7164 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Frame_clear_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !n123 * n124
            + n123 * !n124
            + !\GlitchFilter_6:counter_done_0\ * Frame_clear_1
        );
        Output = Frame_clear_1 (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11666_1, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_0
            + Net_11718 * Net_11666_1
        );
        Output = Net_11666_1 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BitCounterDec:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\ * 
              !\BitCounterDec:CounterUDB:prevCompare\
        );
        Output = \BitCounterDec:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              mywire_2_0
        );
        Output = \BitCounterDec:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BitCounterDec:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Frame_clear_1 * \BitCounterDec:CounterUDB:control_7\ * 
              !\BitCounterDec:CounterUDB:count_stored_i\ * mywire_2_0
        );
        Output = \BitCounterDec:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BitCounterDec:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BitCounterDec:CounterUDB:cmp_less\
        );
        Output = \BitCounterDec:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=FrameRX_1, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * n124
            + n123 * !n124
        );
        Output = FrameRX_1 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\GlitchFilter_6:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => FrameRX_1 ,
        cs_addr_0 => Frame_clear_1 ,
        z0_comb => \GlitchFilter_6:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \BitCounterDec:CounterUDB:control_7\ ,
        control_6 => \BitCounterDec:CounterUDB:control_6\ ,
        control_5 => \BitCounterDec:CounterUDB:control_5\ ,
        control_4 => \BitCounterDec:CounterUDB:control_4\ ,
        control_3 => \BitCounterDec:CounterUDB:control_3\ ,
        control_2 => \BitCounterDec:CounterUDB:control_2\ ,
        control_1 => \BitCounterDec:CounterUDB:control_1\ ,
        control_0 => \BitCounterDec:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_11666_5 * !Net_11666_4 * !Net_11666_3
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11125, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Frame_clear_1
        );
        Output = Net_11125 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_11666_5 * !Net_11666_4
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_11666_4, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_3 * Net_11666_2 * 
              Net_11666_1 * Net_11666_0
            + Net_11718 * Net_11666_4
        );
        Output = Net_11666_4 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => mywire_2_1 ,
        f1_load => Net_7164 ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => mywire_2_0 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(mywire_2_0)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\

statuscell: Name =\StartButton_1:sts:sts_reg\
    PORT MAP (
        status_0 => Net_11125 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=10, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_11666_7, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Frame_clear_1 * !Net_11718 * Net_11666_6 * Net_11666_5 * 
              Net_11666_4 * Net_11666_3 * Net_11666_2 * Net_11666_1 * 
              Net_11666_0
            + Net_11666_7 * Net_11718
        );
        Output = Net_11666_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_11666_7 * !Net_11666_6
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3003, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_11666_2 * !\MODULE_2:g1:a0:gx:u0:gt_7\ * 
              !\MODULE_2:g1:a0:gx:u0:gt_5\
            + !\MODULE_2:g1:a0:gx:u0:gt_7\ * \MODULE_2:g1:a0:gx:u0:lt_5\
        );
        Output = Net_3003 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        route_si => mywire_2_1 ,
        f1_load => Net_7164 ,
        chain_in => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => mywire_2_0 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(mywire_2_0)
    Previous in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=mywire_1_0, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !n123 * !n124 * Net_11635 * Net_11633 * !cydff_2
            + !n123 * n124 * Net_11635 * !Net_11633 * !cydff_2
            + !n123 * !Net_11635 * cydff_2
            + n123 * !n124 * !Net_11635 * Net_11633 * !cydff_2
            + n123 * n124 * !Net_11635 * !Net_11633 * !cydff_2
            + n123 * Net_11635 * cydff_2
            + !n124 * !Net_11633 * cydff_2
            + n124 * Net_11633 * cydff_2
        );
        Output = mywire_1_0 (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cydff_2, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Preset = !(Frame_clear_1)
            Clock Enable: PosEdge(Net_3003)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_2 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=5, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:sample\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !n123 * !n124 * Net_11635 * Net_11633 * !cydff_2
            + !n123 * n124 * Net_11635 * !Net_11633 * !cydff_2
            + !n123 * !Net_11635 * cydff_2
            + n123 * !n124 * !Net_11635 * Net_11633 * !cydff_2
            + n123 * n124 * !Net_11635 * !Net_11633 * !cydff_2
            + n123 * Net_11635 * cydff_2
            + !n124 * !Net_11633 * cydff_2
            + n124 * Net_11633 * cydff_2
        );
        Output = \GlitchFilter_1:genblk1[0]:sample\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\RecieveShiftReg:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \RecieveShiftReg:bSR:control_7\ ,
        control_6 => \RecieveShiftReg:bSR:control_6\ ,
        control_5 => \RecieveShiftReg:bSR:control_5\ ,
        control_4 => \RecieveShiftReg:bSR:control_4\ ,
        control_3 => \RecieveShiftReg:bSR:control_3\ ,
        control_2 => \RecieveShiftReg:bSR:control_2\ ,
        control_1 => \RecieveShiftReg:bSR:control_1\ ,
        control_0 => \RecieveShiftReg:bSR:ctrl_clk_enable\ ,
        clk_en => mywire_2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(mywire_2_0)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_11666_0, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Frame_clear_1 * !Net_11718 * Net_11666_0
            + Frame_clear_1 * !Net_11718 * !Net_11666_0
        );
        Output = Net_11666_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_10449, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !n123 * n124 * !Net_11635 * !Net_11633
            + n123 * !n124 * !Net_11635 * !Net_11633
        );
        Output = Net_10449 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_11633, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10449)
            Reset  = (Net_11611)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n124
        );
        Output = Net_11633 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_11635, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10449)
            Reset  = (Net_11611)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              n123
        );
        Output = Net_11635 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Polarity_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Polarity_Control:control_7\ ,
        control_6 => \Polarity_Control:control_6\ ,
        control_5 => \Polarity_Control:control_5\ ,
        control_4 => \Polarity_Control:control_4\ ,
        control_3 => \Polarity_Control:control_3\ ,
        control_2 => \Polarity_Control:control_2\ ,
        control_1 => \Polarity_Control:control_1\ ,
        control_0 => Net_11611 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =EndFrame
        PORT MAP (
            interrupt => Net_11125 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =WordShifted
        PORT MAP (
            interrupt => Net_7168 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_update_time
        PORT MAP (
            interrupt => Net_11488 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_11478 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = pin0_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pin0_0(0)__PA ,
        pin_input => mywire_2_0 ,
        pad => pin0_0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Vout_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_1(0)__PA ,
        analog_term => Net_63 ,
        annotation => Net_70 ,
        pad => Vout_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S1ms(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1ms(0)__PA ,
        pin_input => Start_1_MS ,
        pad => S1ms(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pin_input => Net_11718 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_7164 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin0_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin0_7(0)__PA ,
        pin_input => cydff_2 ,
        pad => Pin0_7(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = frame_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => frame_pin(0)__PA ,
        pin_input => Net_11125 ,
        pad => frame_pin(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = DInN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DInN(0)__PA ,
        analog_term => Net_58 ,
        annotation => Net_53 ,
        pad => DInN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DInP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DInP(0)__PA ,
        analog_term => Net_10739 ,
        annotation => Net_54 ,
        pad => DInP(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_11505 ,
            dclk_0 => Net_11505_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_58 ,
            out => n123 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\Comp_2:ctComp\
        PORT MAP (
            vplus => Net_73 ,
            vminus => Net_10739 ,
            out => n124 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Counter_1:CounterHW\
        PORT MAP (
            clock => Net_11505 ,
            enable => __ZERO__ ,
            tc => Start_1_MS ,
            cmp => \Counter_1:Net_47\ ,
            irq => Net_11488 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_11478 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_73 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\Opamp_1:ABuf\
        PORT MAP (
            vplus => Net_43 ,
            vminus => Net_63 ,
            vout => Net_63 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_43 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       pin0_0(0) | In(mywire_2_0)
     |   1 |     * |      NONE |      HI_Z_ANALOG |       Vout_1(0) | Analog(Net_63)
     |   2 |       |      NONE |         CMOS_OUT |         S1ms(0) | In(Start_1_MS)
     |   5 |     * |      NONE |         CMOS_OUT |        Pin_2(0) | In(Net_11718)
     |   6 |     * |      NONE |         CMOS_OUT |        Pin_1(0) | In(Net_7164)
     |   7 |     * |      NONE |         CMOS_OUT |       Pin0_7(0) | In(cydff_2)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   5 |     * |      NONE |         CMOS_OUT |    frame_pin(0) | In(Net_11125)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   4 |     * |      NONE | RES_PULL_UP_DOWN |         DInN(0) | Analog(Net_58)
     |   5 |     * |      NONE | RES_PULL_UP_DOWN |         DInP(0) | Analog(Net_10739)
     |   6 |       |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.047ms
Digital Placement phase: Elapsed time ==> 1s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Manchester encoder-decoder_r.vh2" --pcf-path "Manchester encoder-decoder.pco" --des-name "Manchester encoder-decoder" --dsf-path "Manchester encoder-decoder.dsf" --sdc-path "Manchester encoder-decoder.sdc" --lib-path "Manchester encoder-decoder_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.373ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Manchester encoder-decoder.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_10449/main_3 --> Net_10449/q  (File=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.rpt)
Warning: sta.M0019: Manchester encoder-decoder.rpt: Warning-1361: The design contains a combinational loop. Check the design for unintentional latches. Breaking the loop at Net_10449/main_2 --> Net_10449/q  (File=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder.rpt)
Warning: sta.M0019: Manchester encoder-decoder_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\e.ivanov\Documents\GitHub\imit_com\Manchester encoder-decoder.cydsn\Manchester encoder-decoder_timing.html)
Timing report is in Manchester encoder-decoder_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.272ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.591ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.592ms
Info: fit.M0045: Generation of disabled sheet defines resulted in name collisions or name changes due to a sheet name not being a valid C identifier. The following names were changed to avoid the collision(s)/illegal names: Page 1, Page 2.
API generation phase: Elapsed time ==> 1s.428ms
Dependency generation phase: Elapsed time ==> 0s.008ms
Cleanup phase: Elapsed time ==> 0s.000ms
