/*!
 * \file tl/cuda/op/tma_layout.h
 * \brief Shared CUDA TMA layout analysis helpers.
 */

#ifndef TVM_TL_CUDA_OP_TMA_LAYOUT_H_
#define TVM_TL_CUDA_OP_TMA_LAYOUT_H_

#include "layout/cute_layout.h"
#include "op/operator.h"

#include <optional>
#include <string>

namespace tvm {
namespace tl {
namespace cuda {

struct TMASharedLayoutEncoding {
  cute::ComposedLayout composed;
  cute::ComposedLayout composed_bytes;
  SwizzleMode swizzle_mode;
};

struct TMASharedLayoutAnalysis {
  std::optional<TMASharedLayoutEncoding> encoding;
  std::string reason;
};

// Recover the affine layout and require its byte-address swizzle to be one of
// the four modes representable by a TensorMap descriptor.
TMASharedLayoutAnalysis AnalyzeTMASharedLayout(const Layout &layout,
                                               DataType dtype);

// Record the shared-memory base alignment required by the selected TensorMap
// swizzle so later allocation merging cannot shift the swizzle phase.
void RequireTMASmemAlignment(const LowerArgs &lower_args,
                             const tirx::Buffer &shared_tensor,
                             const SwizzleMode &swizzle_mode);

// A TensorMap box dimension holds at most 256 elements.
inline constexpr int64_t kTmaMaxBoxDim = 256;

// Every tile-mode TMA instruction requires a 128-byte-aligned SMEM address.
inline constexpr int64_t kTmaSmemAddrAlign = 128;

// An im2col TensorMap accesses up to 1024 pixels per column; its
// channels-per-pixel stays under the ordinary box limit.
inline constexpr int64_t kTmaMaxIm2ColPixelsPerColumn = 1024;

// Unswizzled shared-memory layout whose copied modes are tiled at the TMA box
// cap. Dimensions fixed by `region` stay outermost so a versioned slice
// remains contiguous.
Layout MakeTmaLinearLayout(const ffi::Array<PrimExpr> &shape,
                           const ffi::Array<Range> &region = {});

} // namespace cuda
} // namespace tl
} // namespace tvm

#endif // TVM_TL_CUDA_OP_TMA_LAYOUT_H_
