Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  9 14:13:08 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_place_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.175       -0.801                      8                14934       -0.450     -237.513                   1521                14934        3.000        0.000                       0                  5962  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0             -0.175       -0.801                      8                 8571       -0.402      -78.508                    462                 8571        3.750        0.000                       0                  4943  
  clkdv            13.020        0.000                      0                 6252       -0.303     -141.063                    980                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                4.078        0.000                      0                   71       -0.450       -9.188                     43                   71  
clk0          clkdv               4.439        0.000                      0                   94       -0.431       -8.754                     36                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            8  Failing Endpoints,  Worst Slack       -0.175ns,  Total Violation       -0.801ns
Hold  :          462  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation      -78.508ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 radio_inst_1/wt0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 6.797ns (74.033%)  route 2.384ns (25.967%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=4947, estimated)     1.808    -0.817    radio_inst_1/CLK
    DSP48_X2Y24          DSP48E1                                      r  radio_inst_1/wt0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.389 r  radio_inst_1/wt0__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.389    radio_inst_1/wt0__0_n_106
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     4.907 r  radio_inst_1/wt0__1/P[5]
                         net (fo=2, estimated)        1.463     6.370    radio_inst_1/wt0__1_n_100
    SLICE_X54Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.494 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_14/O
                         net (fo=1, estimated)        0.000     6.494    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_14_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.016 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.016    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_3_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.130 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.130    radio_inst_1/wt_reg_rep_bsel_rep_rep_i_2_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.443 r  radio_inst_1/wt_reg_rep_bsel_rep_rep_i_1/O[3]
                         net (fo=2, estimated)        0.921     8.364    radio_inst_1/sel[9]
    RAMB18_X1Y25         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=4947, estimated)     1.542     8.445    radio_inst_1/CLK
    RAMB18_X1Y25         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/CLKARDCLK
                         clock pessimism              0.552     8.997    
                         clock uncertainty           -0.059     8.938    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748     8.190    radio_inst_1/wt_reg_rep_bsel_rep
  -------------------------------------------------------------------
                         required time                          8.190    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 -0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.402ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_139935148058096/address_z_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.367ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -1.409ns
    Clock Pessimism Removal (CPR):    0.560ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171     2.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404    -4.821 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633    -3.188    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.097 r  BUFG_INST2/O
                         net (fo=4947, estimated)     1.688    -1.409    USER_DESIGN_INST_1/main_0_139935148058096/CLK
    SLICE_X26Y46         FDRE                                         r  USER_DESIGN_INST_1/main_0_139935148058096/address_z_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.042 r  USER_DESIGN_INST_1/main_0_139935148058096/address_z_3_reg[1]/Q
                         net (fo=98, estimated)       0.000    -1.042    USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/ADDRD1
    SLICE_X30Y47         RAMD32                                       r  USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=4947, estimated)     1.816    -0.808    USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/WCLK
    SLICE_X30Y47         RAMD32                                       r  USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.560    -1.368    
    SLICE_X30Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.728    -0.640    USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                 -0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y42     USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y47     USER_DESIGN_INST_1/main_0_139935148058096/registers_reg_r1_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       13.020ns,  Total Violation        0.000ns
Hold  :          980  Failing Endpoints,  Worst Slack       -0.303ns,  Total Violation     -141.063ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.020ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TX_CRC_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 3.152ns (46.326%)  route 3.652ns (53.674%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 18.411 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.666    -0.958    ethernet_inst_1/ETH_CLK_OBUF
    RAMB36_X1Y13         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.496 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[2]
                         net (fo=5, estimated)        1.899     3.395    ethernet_inst_1/p_18_in[0]
    SLICE_X40Y68         LUT2 (Prop_lut2_I1_O)        0.154     3.549 r  ethernet_inst_1/TX_CRC[28]_i_5/O
                         net (fo=5, estimated)        1.753     5.302    ethernet_inst_1/TX_CRC[28]_i_5_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.327     5.629 r  ethernet_inst_1/TX_CRC[13]_i_3/O
                         net (fo=1, routed)           0.000     5.629    ethernet_inst_1/TX_CRC[13]_i_3_n_0
    SLICE_X39Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     5.846 r  ethernet_inst_1/TX_CRC_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     5.846    ethernet_inst_1/TX_CRC_reg[13]_i_1_n_0
    SLICE_X39Y68         FDSE                                         r  ethernet_inst_1/TX_CRC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.508    18.411    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X39Y68         FDSE                                         r  ethernet_inst_1/TX_CRC_reg[13]/C
                         clock pessimism              0.480    18.891    
                         clock uncertainty           -0.089    18.802    
    SLICE_X39Y68         FDSE (Setup_fdse_C_D)        0.064    18.866    ethernet_inst_1/TX_CRC_reg[13]
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 13.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.303ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_960_1023_3_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.367ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171     2.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    -4.821 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    -3.188    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.097 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.591    -1.506    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X7Y78          FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.367    -1.139 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[2]_rep/Q
                         net (fo=482, estimated)      0.000    -1.139    ethernet_inst_1/RX_MEMORY_reg_960_1023_3_5/ADDRD2
    SLICE_X2Y57          RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_960_1023_3_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.724    -0.900    ethernet_inst_1/RX_MEMORY_reg_960_1023_3_5/WCLK
    SLICE_X2Y57          RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_960_1023_3_5/RAMA/CLK
                         clock pessimism             -0.552    -1.452    
    SLICE_X2Y57          RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.616    -0.836    ethernet_inst_1/RX_MEMORY_reg_960_1023_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 -0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y28     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y88      ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y94      ethernet_inst_1/RX_MEMORY_reg_0_63_15_15/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.078ns,  Total Violation        0.000ns
Hold  :           43  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation       -9.188ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_384_447_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.081ns (38.135%)  route 3.376ns (61.865%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 8.423 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.716    -0.908    ethernet_inst_1/RX_MEMORY_reg_384_447_9_11/WCLK
    SLICE_X6Y83          RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_384_447_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.409 r  ethernet_inst_1/RX_MEMORY_reg_384_447_9_11/RAMB/O
                         net (fo=1, estimated)        1.934     2.343    ethernet_inst_1/RX_MEMORY_reg_384_447_9_11_n_1
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     2.467 r  ethernet_inst_1/RX[10]_i_15/O
                         net (fo=1, routed)           0.000     2.467    ethernet_inst_1/RX[10]_i_15_n_0
    SLICE_X4Y82          MUXF7 (Prop_muxf7_I1_O)      0.217     2.684 r  ethernet_inst_1/RX_reg[10]_i_7/O
                         net (fo=1, estimated)        0.518     3.202    ethernet_inst_1/RX_reg[10]_i_7_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.299     3.501 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, estimated)        0.924     4.425    ethernet_inst_1/RX0[10]
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.549 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, routed)           0.000     4.549    ethernet_inst_1/RX[10]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=4947, estimated)     1.520     8.423    ethernet_inst_1/CLK
    SLICE_X11Y66         FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.382     8.805    
                         clock uncertainty           -0.209     8.596    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031     8.627    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -4.549    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.450ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.141ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.600    -0.528    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X7Y61          FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[11]/Q
                         net (fo=1, estimated)        0.000    -0.387    ethernet_inst_1/RX_BUFFER_BUSY[11]
    SLICE_X4Y61          FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=4947, estimated)     0.871    -0.781    ethernet_inst_1/CLK
    SLICE_X4Y61          FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[11]/C
                         clock pessimism              0.566    -0.216    
                         clock uncertainty            0.209    -0.007    
    SLICE_X4Y61          FDRE (Hold_fdre_C_D)         0.070     0.063    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 -0.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        4.439ns,  Total Violation        0.000ns
Hold  :           36  Failing Endpoints,  Worst Slack       -0.431ns,  Total Violation       -8.754ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        5.208ns  (logic 1.147ns (22.024%)  route 4.061ns (77.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 9.093 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154     5.561 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719     7.280    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.376 r  BUFG_INST2/O
                         net (fo=4947, estimated)     1.717     9.093    CLK
    SLICE_X88Y101        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.478     9.571 f  INTERNAL_RST_reg/Q
                         net (fo=289, estimated)      3.515    13.086    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X2Y142         LUT3 (Prop_lut3_I0_O)        0.321    13.407 f  CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1/O
                         net (fo=2, estimated)        0.546    13.953    CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1_n_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I5_O)        0.348    14.301 r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_i_1/O
                         net (fo=1, routed)           0.000    14.301    CHARSVGA_INST_1/TIMEING1/INTHSYNCH_i_1_n_0
    SLICE_X2Y141         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.587    18.490    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X2Y141         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/C
                         clock pessimism              0.382    18.872    
                         clock uncertainty           -0.209    18.663    
    SLICE_X2Y141         FDRE (Setup_fdre_C_D)        0.077    18.740    CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg
  -------------------------------------------------------------------
                         required time                         18.740    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  4.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.431ns  (arrival time - required time)
  Source:                 ethernet_inst_1/TX_PACKET_LENGTH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/TX_OUT_COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.209ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=4947, estimated)     0.558    -0.570    ethernet_inst_1/CLK
    SLICE_X54Y66         FDRE                                         r  ethernet_inst_1/TX_PACKET_LENGTH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  ethernet_inst_1/TX_PACKET_LENGTH_reg[4]/Q
                         net (fo=6, estimated)        0.000    -0.406    ethernet_inst_1/TX_PACKET_LENGTH[4]
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.045    -0.361 r  ethernet_inst_1/TX_OUT_COUNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    ethernet_inst_1/TX_OUT_COUNT0_in[4]
    SLICE_X46Y68         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.827    -0.825    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X46Y68         FDRE                                         r  ethernet_inst_1/TX_OUT_COUNT_reg[4]/C
                         clock pessimism              0.566    -0.260    
                         clock uncertainty            0.209    -0.051    
    SLICE_X46Y68         FDRE (Hold_fdre_C_D)         0.121     0.070    ethernet_inst_1/TX_OUT_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                 -0.431    





