/*
  config.h:  system dependent configs, defines and includes

  (C) Copyright 2009 - 2014 by OSB AG and developing partners

  See the repository-log for details on the authors and file-history.
  (Repository information can be found at <http://isoaglib.com/download>)

  Use, modification and distribution are subject to the GNU General
  Public License with exceptions for ISOAgLib. (See accompanying
  file LICENSE.txt or copy at <http://isoaglib.com/download/license>)
*/
#ifndef _HAL_ESX_CONFIG_H_
#define _HAL_ESX_CONFIG_H_


#define SYSTEM_ESX


#define HAL_CAN_BITRATE_LIST {10, 20, 40, 50, 100, 125, 250, 500, 1000}
#define HAL_CAN_BITRATE_CNT 9
/** index for "LastMsgObj" where all messages are stored, which map through the special lastMsgMask */
#define HAL_CAN_LAST_MSG_OBJ_NR 14
#define HAL_CAN_MIN_SEND_OBJ 0
#define HAL_CAN_MAX_SEND_OBJ 13
// the send msg objects take the lowest possible msg ob numbers
// ==> take 2 as min msg obj nr
#define HAL_CAN_MIN_REC_OBJ 1
#define HAL_CAN_MAX_REC_OBJ 14

/// define list of allowed speed settings
#define HAL_RS232_BAUDRATE_LIST {75, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
#define HAL_RS232_BITRATE_CNT 10



// IsoAgLib counting for BUS-NR and MsgObj starts both in C-Style with 0
// -> all needed offsets shall be added at the lowest possible layer
//    ( i.e. direct in the BIOS/OS call)
#define HAL_CAN_MAX_BUS_NR 1

/** decide if ESX has a babyboard, which should also be init at startup */
//#define _INIT_BABYBOARD_

#define FLOAT_WORD_ORDER WORD_HI_LO
#define OPTIMIZE_NUMBER_CONVERSIONS_FOR_LITTLE_ENDIAN
#define HAL_SIZEOF_INT 2

#define USE_HUGE_MEM
#define HUGE_MEM      huge
#define NEAR_MEM      _near
#define USE_NEAR_MEM  _near


#define MAX_EEPROM_SEGMENT_SIZE 40

/** define max number of write try-cycle to EEPROM
    ( one cycle: write value, re-read, compare )
  */
#define MAX_EEPROM_WRITE_TRY_CYCLE_CNT 5

/* WATCHDOG DISABLED */
#define WD_MAX_TIME   0
#define WD_MIN_TIME   0
/* 16.7 V                     */
#define UD_MAX        255
/* 7.2 V                      */
#define UD_MIN        85
/* Relais wird bei allen Fehlern abgeschaltet */
#define CONFIG_RELAIS 0x1F
//#define CONFIG_RELAIS 0x0F
/* (b 0001 0000) Reset bei WD Verzug      */
#define  CONFIG_RESET 0x10
//#define  CONFIG_RESET 0x00

/** limit of digit value from getAdc as feedback input from a digital output
  * which decides between interpretation as High or Low
  * (needed for interpretation of status BITS)
  */
#define PWM_ADC_HIGH_THRESHOLD 500

#endif
