
*** Running vivado
    with args -log TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TOP.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.160 ; gain = 9.930 ; free physical = 1538 ; free virtual = 7630
Command: link_design -top TOP -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.gen/sources_1/ip/DATA_MEM/DATA_MEM.dcp' for cell 'data_memory'
INFO: [Project 1-454] Reading design checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.gen/sources_1/ip/INST_MEM/INST_MEM.dcp' for cell 'instruction_memory'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1670.730 ; gain = 0.000 ; free physical = 1100 ; free virtual = 7215
INFO: [Netlist 29-17] Analyzing 424 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kuro/Principles_of_Computer_Organization/lab/lab4/constraints.xdc]
Finished Parsing XDC File [/home/kuro/Principles_of_Computer_Organization/lab/lab4/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.383 ; gain = 0.000 ; free physical = 969 ; free virtual = 7117
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 245 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 15 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 80 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 16 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.418 ; gain = 588.414 ; free physical = 968 ; free virtual = 7117
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1971.195 ; gain = 87.777 ; free physical = 935 ; free virtual = 7083

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1affe81a0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2475.055 ; gain = 503.859 ; free physical = 551 ; free virtual = 6683

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1affe81a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 254 ; free virtual = 6384

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1affe81a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 254 ; free virtual = 6384
Phase 1 Initialization | Checksum: 1affe81a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 254 ; free virtual = 6384

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1affe81a0

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 253 ; free virtual = 6383

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1affe81a0

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382
Phase 2 Timer Update And Timing Data Collection | Checksum: 1affe81a0

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 24 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15da5459e

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382
Retarget | Checksum: 15da5459e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b83ad9cc

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382
Constant propagation | Checksum: 1b83ad9cc
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d54d8892

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2779.805 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382
Sweep | Checksum: 1d54d8892
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 64 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d54d8892

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2811.820 ; gain = 32.016 ; free physical = 252 ; free virtual = 6382
BUFG optimization | Checksum: 1d54d8892
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d54d8892

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2811.820 ; gain = 32.016 ; free physical = 252 ; free virtual = 6382
Shift Register Optimization | Checksum: 1d54d8892
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d54d8892

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2811.820 ; gain = 32.016 ; free physical = 252 ; free virtual = 6382
Post Processing Netlist | Checksum: 1d54d8892
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15c1fe17b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2811.820 ; gain = 32.016 ; free physical = 252 ; free virtual = 6382

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.820 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15c1fe17b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2811.820 ; gain = 32.016 ; free physical = 252 ; free virtual = 6382
Phase 9 Finalization | Checksum: 15c1fe17b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2811.820 ; gain = 32.016 ; free physical = 252 ; free virtual = 6382
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              64  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15c1fe17b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2811.820 ; gain = 32.016 ; free physical = 252 ; free virtual = 6382
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.820 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15c1fe17b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.820 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15c1fe17b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.820 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.820 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382
Ending Netlist Obfuscation Task | Checksum: 15c1fe17b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.820 ; gain = 0.000 ; free physical = 252 ; free virtual = 6382
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2811.820 ; gain = 928.402 ; free physical = 252 ; free virtual = 6382
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
Command: report_drc -file TOP_drc_opted.rpt -pb TOP_drc_opted.pb -rpx TOP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.runs/impl_1/TOP_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 236 ; free virtual = 6365
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 236 ; free virtual = 6365
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 236 ; free virtual = 6365
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 235 ; free virtual = 6364
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 235 ; free virtual = 6364
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 235 ; free virtual = 6364
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 235 ; free virtual = 6364
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.runs/impl_1/TOP_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 223 ; free virtual = 6354
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 109eb2d0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 223 ; free virtual = 6354
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 223 ; free virtual = 6354

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c2e25a0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 228 ; free virtual = 6350

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b42eb205

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 221 ; free virtual = 6344

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b42eb205

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 221 ; free virtual = 6344
Phase 1 Placer Initialization | Checksum: 2b42eb205

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 220 ; free virtual = 6344

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f82a50ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 195 ; free virtual = 6327

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24dc0cb99

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 198 ; free virtual = 6331

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24dc0cb99

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 198 ; free virtual = 6331

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d953952f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 186 ; free virtual = 6320

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 50 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 0 LUT, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 188 ; free virtual = 6318

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             19  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             19  |                    19  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 108f4dce2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:10 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 188 ; free virtual = 6318
Phase 2.4 Global Placement Core | Checksum: 1549b1203

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 181 ; free virtual = 6317
Phase 2 Global Placement | Checksum: 1549b1203

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 181 ; free virtual = 6317

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13c814c9d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 179 ; free virtual = 6317

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8d460f1b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:12 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 178 ; free virtual = 6317

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3c733da5

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 196 ; free virtual = 6318

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9a95f887

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 196 ; free virtual = 6318

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 194a8f715

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 192 ; free virtual = 6314

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c2606d91

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 191 ; free virtual = 6313

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dd3630af

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 190 ; free virtual = 6312
Phase 3 Detail Placement | Checksum: dd3630af

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 186 ; free virtual = 6308

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 121c25000

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.759 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1311e4a80

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1311e4a80

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
Phase 4.1.1.1 BUFG Insertion | Checksum: 121c25000

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.759. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c98d1bd9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
Phase 4.1 Post Commit Optimization | Checksum: 1c98d1bd9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c98d1bd9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c98d1bd9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
Phase 4.3 Placer Reporting | Checksum: 1c98d1bd9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1af82d289

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
Ending Placer Task | Checksum: c4df4cc4

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 166 ; free virtual = 6300
INFO: [runtcl-4] Executing : report_io -file TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 171 ; free virtual = 6304
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_placed.rpt -pb TOP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 174 ; free virtual = 6304
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 169 ; free virtual = 6300
Wrote PlaceDB: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 161 ; free virtual = 6297
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 161 ; free virtual = 6297
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 160 ; free virtual = 6297
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 160 ; free virtual = 6297
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 160 ; free virtual = 6297
Write Physdb Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 160 ; free virtual = 6297
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.runs/impl_1/TOP_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 155 ; free virtual = 6290
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 154 ; free virtual = 6289
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 138 ; free virtual = 6277
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 138 ; free virtual = 6277
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 138 ; free virtual = 6278
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 137 ; free virtual = 6277
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 137 ; free virtual = 6277
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2891.859 ; gain = 0.000 ; free physical = 137 ; free virtual = 6277
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.runs/impl_1/TOP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1a9e0be5 ConstDB: 0 ShapeSum: aa4140df RouteDB: 0
Post Restoration Checksum: NetGraph: d051154c | NumContArr: 78775934 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ce1a63ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3016.121 ; gain = 85.945 ; free physical = 141 ; free virtual = 6076

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ce1a63ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3016.121 ; gain = 85.945 ; free physical = 169 ; free virtual = 6082

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ce1a63ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 3016.121 ; gain = 85.945 ; free physical = 171 ; free virtual = 6083
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 254f5aa03

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 3046.324 ; gain = 116.148 ; free physical = 171 ; free virtual = 6058
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.444 | TNS=0.000  | WHS=-0.224 | THS=-97.972|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0309875 %
  Global Horizontal Routing Utilization  = 0.0250781 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3610
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3517
  Number of Partially Routed Nets     = 93
  Number of Node Overlaps             = 97

Phase 2 Router Initialization | Checksum: 27728ac86

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 165 ; free virtual = 6049

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 27728ac86

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 165 ; free virtual = 6049

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2f2c52bdc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 165 ; free virtual = 6051
Phase 3 Initial Routing | Checksum: 2f2c52bdc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 165 ; free virtual = 6051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 658
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.936  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bd96ee68

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 225 ; free virtual = 6029

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.936  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2644925cc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 225 ; free virtual = 6030
Phase 4 Rip-up And Reroute | Checksum: 2644925cc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 225 ; free virtual = 6030

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2644925cc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 225 ; free virtual = 6030

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2644925cc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 225 ; free virtual = 6030
Phase 5 Delay and Skew Optimization | Checksum: 2644925cc

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 225 ; free virtual = 6030

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2158b578c

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6029
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.016  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21b8a97e1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6029
Phase 6 Post Hold Fix | Checksum: 21b8a97e1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6029

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.897811 %
  Global Horizontal Routing Utilization  = 1.23053 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21b8a97e1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6029

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21b8a97e1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6028

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13595ee06

Time (s): cpu = 00:01:06 ; elapsed = 00:00:40 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6025

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.016  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13595ee06

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6025
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 19311f21a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 224 ; free virtual = 6025
Ending Routing Task | Checksum: 19311f21a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3052.949 ; gain = 122.773 ; free physical = 222 ; free virtual = 6024

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 3052.949 ; gain = 161.090 ; free physical = 222 ; free virtual = 6024
INFO: [runtcl-4] Executing : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
Command: report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.runs/impl_1/TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
Command: report_methodology -file TOP_methodology_drc_routed.rpt -pb TOP_methodology_drc_routed.pb -rpx TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.runs/impl_1/TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
Command: report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TOP_route_status.rpt -pb TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_bus_skew_routed.rpt -pb TOP_bus_skew_routed.pb -rpx TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3152.727 ; gain = 0.000 ; free physical = 182 ; free virtual = 5984
Wrote PlaceDB: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3152.727 ; gain = 0.000 ; free physical = 176 ; free virtual = 5984
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3152.727 ; gain = 0.000 ; free physical = 176 ; free virtual = 5984
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3152.727 ; gain = 0.000 ; free physical = 175 ; free virtual = 5984
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3152.727 ; gain = 0.000 ; free physical = 175 ; free virtual = 5983
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3152.727 ; gain = 0.000 ; free physical = 174 ; free virtual = 5983
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3152.727 ; gain = 0.000 ; free physical = 174 ; free virtual = 5983
INFO: [Common 17-1381] The checkpoint '/home/kuro/Principles_of_Computer_Organization/lab/lab4/lab4_vivado/lab4_vivado.runs/impl_1/TOP_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 14:54:56 2024...
