<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>5.000</TargetClockPeriod>
    <AchievedClockPeriod>2.628</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.628</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>2.628</CP_SYNTH>
    <CP_TARGET>5.000</CP_TARGET>
    <SLACK_FINAL>2.372</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.372</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.372</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.372</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>8272</FF>
      <LATCH>0</LATCH>
      <LUT>7401</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>624</BRAM>
      <CLB>0</CLB>
      <DSP>1728</DSP>
      <FF>460800</FF>
      <LUT>230400</LUT>
      <URAM>96</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="simulation_top" DISPNAME="inst" RTLNAME="simulation_top">
      <SubModules count="2">lpcore_kernel_0_U0 lpcore_kernel_1_U0</SubModules>
      <Resources FF="8272" LUT="7401"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0" DEPTH="1" TYPE="function" MODULENAME="lpcore_kernel_0_s" DISPNAME="lpcore_kernel_0_U0" RTLNAME="simulation_top_lpcore_kernel_0_s">
      <SubModules count="15">cancellation_unit_commit_time_stream_U cancellation_unit_input_stream_U cancellation_unit_rollback_info_stream_U cancellation_unit_top_0_U0 causality_violation_stream_U event_processor_input_stream_U event_processor_top_0_U0 event_queue_commit_time_stream_U event_queue_rollback_info_stream_U event_queue_top_0_U0 issued_event_stream_U state_buffer_commit_time_stream_U state_buffer_input_stream_U state_buffer_rollback_info_stream_U state_buffer_top_0_U0</SubModules>
      <Resources FF="4136" LUT="3701"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_commit_time_stream_U" BINDMODULE="simulation_top_fifo_w32_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w32_d2_S" DISPNAME="cancellation_unit_commit_time_stream_U" RTLNAME="simulation_top_fifo_w32_d2_S">
      <Resources FF="68" LUT="41"/>
      <LocalResources FF="4" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:91" URAM="0" VARIABLE="cancellation_unit_commit_time_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:91" URAM="0" VARIABLE="cancellation_unit_commit_time_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_input_stream_U" BINDMODULE="simulation_top_fifo_w129_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w129_d2_S" DISPNAME="cancellation_unit_input_stream_U" RTLNAME="simulation_top_fifo_w129_d2_S">
      <Resources FF="168" LUT="88"/>
      <LocalResources FF="4" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_input_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_input_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_input_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_input_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_rollback_info_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S" DISPNAME="cancellation_unit_rollback_info_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S">
      <Resources FF="72" LUT="43"/>
      <LocalResources FF="4" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_rollback_info_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_rollback_info_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0" DEPTH="2" TYPE="function" MODULENAME="cancellation_unit_top_0_s" DISPNAME="cancellation_unit_top_0_U0" RTLNAME="simulation_top_cancellation_unit_top_0_s">
      <SubModules count="8">cancellation_unit_buffer_event_receiver_id_V_1_U cancellation_unit_buffer_event_recv_time_V_1_U cancellation_unit_buffer_event_send_time_V_1_U cancellation_unit_buffer_event_sender_id_V_1_U cancellation_unit_buffer_next_V_1_U cancellation_unit_lp_heads_V_1_U grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303 grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285</SubModules>
      <Resources FF="489" LUT="457"/>
      <LocalResources FF="155" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_event_receiver_id_V_1_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DISPNAME="cancellation_unit_buffer_event_receiver_id_V_1_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud">
      <Resources FF="2" LUT="2"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_receiver_id_V_1_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_receiver_id_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_event_recv_time_V_1_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb" DISPNAME="cancellation_unit_buffer_event_recv_time_V_1_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb">
      <Resources FF="32" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_recv_time_V_1_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_recv_time_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_event_send_time_V_1_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W" DISPNAME="cancellation_unit_buffer_event_send_time_V_1_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="65"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_send_time_V_1_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_send_time_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_event_sender_id_V_1_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DISPNAME="cancellation_unit_buffer_event_sender_id_V_1_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud">
      <Resources FF="16" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_sender_id_V_1_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_sender_id_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_buffer_next_V_1_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W" DISPNAME="cancellation_unit_buffer_next_V_1_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="37"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_next_V_1_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_next_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/cancellation_unit_lp_heads_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DISPNAME="cancellation_unit_lp_heads_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="36"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_lp_heads_V_1_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_lp_heads_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303" DEPTH="3" TYPE="function" MODULENAME="cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1" DISPNAME="grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303" RTLNAME="simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="141" LUT="171"/>
      <LocalResources FF="139" LUT="122"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_58_1_fu_303/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="49"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285" DEPTH="3" TYPE="function" MODULENAME="cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2" DISPNAME="grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285" RTLNAME="simulation_top_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="79" LUT="69"/>
      <LocalResources FF="77" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/cancellation_unit_top_0_U0/grp_cancellation_unit_top_0_Pipeline_VITIS_LOOP_93_2_fu_285/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/causality_violation_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S" DISPNAME="causality_violation_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S">
      <Resources FF="72" LUT="37"/>
      <LocalResources FF="4" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="causality_violation_stream_U" SOURCE="" URAM="0" VARIABLE="causality_violation_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="causality_violation_stream_U" SOURCE="" URAM="0" VARIABLE="causality_violation_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_processor_input_stream_U" BINDMODULE="simulation_top_fifo_w209_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w209_d2_S" DISPNAME="event_processor_input_stream_U" RTLNAME="simulation_top_fifo_w209_d2_S">
      <Resources FF="134" LUT="68"/>
      <LocalResources FF="4" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_processor_input_stream_U" SOURCE="" URAM="0" VARIABLE="event_processor_input_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_processor_input_stream_U" SOURCE="" URAM="0" VARIABLE="event_processor_input_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_processor_top_0_U0" DEPTH="2" TYPE="function" MODULENAME="event_processor_top_0_s" DISPNAME="event_processor_top_0_U0" RTLNAME="simulation_top_event_processor_top_0_s">
      <SubModules count="2">event_processor_prng_generators_state_V_1_U grp_process_event_fu_66</SubModules>
      <Resources FF="106" LUT="77"/>
      <LocalResources FF="70" LUT="3"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_processor_top_0_U0/event_processor_prng_generators_state_V_1_U" BINDMODULE="simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W" DISPNAME="event_processor_prng_generators_state_V_1_U" RTLNAME="simulation_top_event_processor_top_0_s_event_processor_prng_generators_state_V_1_RAM_AUTO_1R1W">
      <Resources FF="8" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_processor_prng_generators_state_V_1_U" SOURCE="" URAM="0" VARIABLE="event_processor_prng_generators_state_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_processor_top_0_U0/grp_process_event_fu_66" DEPTH="3" TYPE="function" MODULENAME="process_event" DISPNAME="grp_process_event_fu_66" RTLNAME="simulation_top_process_event">
      <Resources FF="28" LUT="65"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_commit_time_stream_U" BINDMODULE="simulation_top_fifo_w32_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w32_d2_S" DISPNAME="event_queue_commit_time_stream_U" RTLNAME="simulation_top_fifo_w32_d2_S">
      <Resources FF="68" LUT="40"/>
      <LocalResources FF="4" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:89" URAM="0" VARIABLE="event_queue_commit_time_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:89" URAM="0" VARIABLE="event_queue_commit_time_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_rollback_info_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S" DISPNAME="event_queue_rollback_info_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S">
      <Resources FF="72" LUT="76"/>
      <LocalResources FF="4" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="event_queue_rollback_info_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="event_queue_rollback_info_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0" DEPTH="2" TYPE="function" MODULENAME="event_queue_top_0_s" DISPNAME="event_queue_top_0_U0" RTLNAME="simulation_top_event_queue_top_0_s">
      <SubModules count="16">event_queue_buffer_event_data_V_1_U event_queue_buffer_event_is_anti_message_V_1_U event_queue_buffer_event_receiver_id_V_1_U event_queue_buffer_event_recv_time_V_1_U event_queue_buffer_event_send_time_V_1_U event_queue_buffer_event_sender_id_V_1_U event_queue_buffer_is_issued_V_1_U event_queue_buffer_next_V_1_U event_queue_lp_heads_V_1_U event_queue_lp_oldest_unissued_V_1_U event_queue_lp_youngest_issued_V_1_U event_queue_lvt_V_1_U grp_commit_fu_513 grp_enqueue_fu_540 grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531 grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580</SubModules>
      <Resources FF="2038" LUT="2031"/>
      <LocalResources FF="695" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_event_data_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_data_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="107"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_data_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_data_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_event_is_anti_message_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_is_anti_message_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W">
      <Resources FF="1" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_is_anti_message_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_is_anti_message_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_event_receiver_id_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_receiver_id_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="63"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_receiver_id_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_receiver_id_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_event_recv_time_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_recv_time_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="299"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="event_queue_buffer_event_recv_time_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_recv_time_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_event_send_time_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_send_time_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="107"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_send_time_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_send_time_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_event_sender_id_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_sender_id_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="55"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_sender_id_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_sender_id_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_is_issued_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_is_issued_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W">
      <Resources FF="1" LUT="2"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_is_issued_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_is_issued_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_buffer_next_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_next_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="88"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_next_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_next_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_lp_heads_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lp_heads_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="67"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="event_queue_lp_heads_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_lp_heads_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_lp_oldest_unissued_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lp_oldest_unissued_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="104"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_lp_oldest_unissued_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_lp_oldest_unissued_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_lp_youngest_issued_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lp_youngest_issued_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="21"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_lp_youngest_issued_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_lp_youngest_issued_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/event_queue_lvt_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lvt_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="78"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_lvt_V_1_U" SOURCE="" URAM="0" VARIABLE="event_queue_lvt_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513" DEPTH="3" TYPE="function" MODULENAME="commit" DISPNAME="grp_commit_fu_513" RTLNAME="simulation_top_commit">
      <SubModules count="4">grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104 grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123 grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142 grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82</SubModules>
      <Resources FF="693" LUT="612"/>
      <LocalResources FF="141" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_21" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_21">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="147"/>
      <LocalResources FF="136" LUT="111"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_22" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_22">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="147"/>
      <LocalResources FF="136" LUT="110"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_23" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_23">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="124"/>
      <LocalResources FF="136" LUT="88"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_2" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="146"/>
      <LocalResources FF="136" LUT="109"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_enqueue_fu_540" DEPTH="3" TYPE="function" MODULENAME="enqueue" DISPNAME="grp_enqueue_fu_540" RTLNAME="simulation_top_enqueue">
      <Resources FF="202" LUT="277"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531" DEPTH="3" TYPE="function" MODULENAME="event_queue_top_0_Pipeline_VITIS_LOOP_205_1" DISPNAME="grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531" RTLNAME="simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_205_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="65" LUT="30"/>
      <LocalResources FF="63" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_event_queue_top_0_Pipeline_VITIS_LOOP_205_1_fu_531/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580" DEPTH="3" TYPE="function" MODULENAME="event_queue_top_0_Pipeline_VITIS_LOOP_271_1" DISPNAME="grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580" RTLNAME="simulation_top_event_queue_top_0_Pipeline_VITIS_LOOP_271_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="109" LUT="98"/>
      <LocalResources FF="107" LUT="59"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/event_queue_top_0_U0/grp_event_queue_top_0_Pipeline_VITIS_LOOP_271_1_fu_580/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/issued_event_stream_U" BINDMODULE="simulation_top_fifo_w129_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w129_d2_S" DISPNAME="issued_event_stream_U" RTLNAME="simulation_top_fifo_w129_d2_S">
      <Resources FF="102" LUT="53"/>
      <LocalResources FF="4" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="issued_event_stream_U" SOURCE="" URAM="0" VARIABLE="issued_event_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="issued_event_stream_U" SOURCE="" URAM="0" VARIABLE="issued_event_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_commit_time_stream_U" BINDMODULE="simulation_top_fifo_w32_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w32_d2_S" DISPNAME="state_buffer_commit_time_stream_U" RTLNAME="simulation_top_fifo_w32_d2_S">
      <Resources FF="68" LUT="40"/>
      <LocalResources FF="4" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:90" URAM="0" VARIABLE="state_buffer_commit_time_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:90" URAM="0" VARIABLE="state_buffer_commit_time_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_input_stream_U" BINDMODULE="simulation_top_fifo_w80_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w80_d2_S" DISPNAME="state_buffer_input_stream_U" RTLNAME="simulation_top_fifo_w80_d2_S">
      <Resources FF="100" LUT="53"/>
      <LocalResources FF="4" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_input_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_input_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_input_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_input_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_rollback_info_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S" DISPNAME="state_buffer_rollback_info_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S">
      <Resources FF="70" LUT="41"/>
      <LocalResources FF="4" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_rollback_info_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_rollback_info_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0" DEPTH="2" TYPE="function" MODULENAME="state_buffer_top_0_s" DISPNAME="state_buffer_top_0_U0" RTLNAME="simulation_top_state_buffer_top_0_s">
      <SubModules count="6">grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342 grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324 state_buffer_buffer_next_V_1_U state_buffer_buffer_state_lp_id_V_1_U state_buffer_buffer_state_lvt_V_1_U state_buffer_lp_heads_V_1_U</SubModules>
      <Resources FF="509" LUT="556"/>
      <LocalResources FF="241" LUT="90"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342" DEPTH="3" TYPE="function" MODULENAME="state_buffer_top_0_Pipeline_VITIS_LOOP_131_1" DISPNAME="grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342" RTLNAME="simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="122" LUT="126"/>
      <LocalResources FF="120" LUT="73"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_342/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="53"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324" DEPTH="3" TYPE="function" MODULENAME="state_buffer_top_0_Pipeline_VITIS_LOOP_81_2" DISPNAME="grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324" RTLNAME="simulation_top_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="66" LUT="137"/>
      <LocalResources FF="64" LUT="70"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/grp_state_buffer_top_0_Pipeline_VITIS_LOOP_81_2_fu_324/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="67"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/state_buffer_buffer_next_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_buffer_next_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="46"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_buffer_next_V_1_U" SOURCE="" URAM="0" VARIABLE="state_buffer_buffer_next_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/state_buffer_buffer_state_lp_id_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_buffer_state_lp_id_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="34"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_buffer_state_lp_id_V_1_U" SOURCE="" URAM="0" VARIABLE="state_buffer_buffer_state_lp_id_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/state_buffer_buffer_state_lvt_V_1_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_buffer_state_lvt_V_1_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="98"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_buffer_state_lvt_V_1_U" SOURCE="" URAM="0" VARIABLE="state_buffer_buffer_state_lvt_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_0_U0/state_buffer_top_0_U0/state_buffer_lp_heads_V_1_U" BINDMODULE="simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_lp_heads_V_1_U" RTLNAME="simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_lp_heads_V_1_U" SOURCE="" URAM="0" VARIABLE="state_buffer_lp_heads_V_1"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0" DEPTH="1" TYPE="function" MODULENAME="lpcore_kernel_1_s" DISPNAME="lpcore_kernel_1_U0" RTLNAME="simulation_top_lpcore_kernel_1_s">
      <SubModules count="15">cancellation_unit_commit_time_stream_U cancellation_unit_input_stream_U cancellation_unit_rollback_info_stream_U cancellation_unit_top_1_U0 causality_violation_stream_U event_processor_input_stream_U event_processor_top_1_U0 event_queue_commit_time_stream_U event_queue_rollback_info_stream_U event_queue_top_1_U0 issued_event_stream_U state_buffer_commit_time_stream_U state_buffer_input_stream_U state_buffer_rollback_info_stream_U state_buffer_top_1_U0</SubModules>
      <Resources FF="4136" LUT="3700"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_commit_time_stream_U" BINDMODULE="simulation_top_fifo_w32_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w32_d2_S_x" DISPNAME="cancellation_unit_commit_time_stream_U" RTLNAME="simulation_top_fifo_w32_d2_S_x">
      <Resources FF="68" LUT="41"/>
      <LocalResources FF="4" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:91" URAM="0" VARIABLE="cancellation_unit_commit_time_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:91" URAM="0" VARIABLE="cancellation_unit_commit_time_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_input_stream_U" BINDMODULE="simulation_top_fifo_w129_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w129_d2_S_x" DISPNAME="cancellation_unit_input_stream_U" RTLNAME="simulation_top_fifo_w129_d2_S_x">
      <Resources FF="168" LUT="88"/>
      <LocalResources FF="4" LUT="6"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_input_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_input_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_input_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_input_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_rollback_info_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S_x" DISPNAME="cancellation_unit_rollback_info_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S_x">
      <Resources FF="72" LUT="43"/>
      <LocalResources FF="4" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_rollback_info_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cancellation_unit_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_rollback_info_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0" DEPTH="2" TYPE="function" MODULENAME="cancellation_unit_top_1_s" DISPNAME="cancellation_unit_top_1_U0" RTLNAME="simulation_top_cancellation_unit_top_1_s">
      <SubModules count="8">cancellation_unit_buffer_event_receiver_id_V_U cancellation_unit_buffer_event_recv_time_V_U cancellation_unit_buffer_event_send_time_V_U cancellation_unit_buffer_event_sender_id_V_U cancellation_unit_buffer_next_V_U cancellation_unit_lp_heads_V_U grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303 grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285</SubModules>
      <Resources FF="489" LUT="457"/>
      <LocalResources FF="155" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/cancellation_unit_buffer_event_receiver_id_V_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DISPNAME="cancellation_unit_buffer_event_receiver_id_V_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud">
      <Resources FF="2" LUT="2"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_receiver_id_V_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_receiver_id_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/cancellation_unit_buffer_event_recv_time_V_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb" DISPNAME="cancellation_unit_buffer_event_recv_time_V_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_recv_time_V_1_RAM_AUbkb">
      <Resources FF="32" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_recv_time_V_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_recv_time_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/cancellation_unit_buffer_event_send_time_V_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W" DISPNAME="cancellation_unit_buffer_event_send_time_V_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_data_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="65"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_send_time_V_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_send_time_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/cancellation_unit_buffer_event_sender_id_V_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud" DISPNAME="cancellation_unit_buffer_event_sender_id_V_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_event_sender_id_V_1_RAM_AUcud">
      <Resources FF="16" LUT="16"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_event_sender_id_V_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_event_sender_id_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/cancellation_unit_buffer_next_V_U" BINDMODULE="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W" DISPNAME="cancellation_unit_buffer_next_V_U" RTLNAME="simulation_top_cancellation_unit_top_0_s_cancellation_unit_buffer_next_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="37"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_buffer_next_V_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_buffer_next_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/cancellation_unit_lp_heads_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DISPNAME="cancellation_unit_lp_heads_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="36"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="cancellation_unit_lp_heads_V_U" SOURCE="" URAM="0" VARIABLE="cancellation_unit_lp_heads_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303" DEPTH="3" TYPE="function" MODULENAME="cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1" DISPNAME="grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303" RTLNAME="simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="141" LUT="171"/>
      <LocalResources FF="139" LUT="122"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_58_1_fu_303/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="49"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285" DEPTH="3" TYPE="function" MODULENAME="cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2" DISPNAME="grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285" RTLNAME="simulation_top_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="79" LUT="69"/>
      <LocalResources FF="77" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/cancellation_unit_top_1_U0/grp_cancellation_unit_top_1_Pipeline_VITIS_LOOP_93_2_fu_285/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/causality_violation_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S_x" DISPNAME="causality_violation_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S_x">
      <Resources FF="72" LUT="37"/>
      <LocalResources FF="4" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="causality_violation_stream_U" SOURCE="" URAM="0" VARIABLE="causality_violation_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="causality_violation_stream_U" SOURCE="" URAM="0" VARIABLE="causality_violation_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_processor_input_stream_U" BINDMODULE="simulation_top_fifo_w209_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w209_d2_S_x" DISPNAME="event_processor_input_stream_U" RTLNAME="simulation_top_fifo_w209_d2_S_x">
      <Resources FF="134" LUT="68"/>
      <LocalResources FF="4" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_processor_input_stream_U" SOURCE="" URAM="0" VARIABLE="event_processor_input_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_processor_input_stream_U" SOURCE="" URAM="0" VARIABLE="event_processor_input_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_processor_top_1_U0" DEPTH="2" TYPE="function" MODULENAME="event_processor_top_1_s" DISPNAME="event_processor_top_1_U0" RTLNAME="simulation_top_event_processor_top_1_s">
      <SubModules count="2">event_processor_prng_generators_state_V_U grp_process_event_fu_66</SubModules>
      <Resources FF="106" LUT="77"/>
      <LocalResources FF="70" LUT="3"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_processor_top_1_U0/event_processor_prng_generators_state_V_U" BINDMODULE="simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W" DISPNAME="event_processor_prng_generators_state_V_U" RTLNAME="simulation_top_event_processor_top_1_s_event_processor_prng_generators_state_V_RAM_AUTO_1R1W">
      <Resources FF="8" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_processor_prng_generators_state_V_U" SOURCE="" URAM="0" VARIABLE="event_processor_prng_generators_state_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_processor_top_1_U0/grp_process_event_fu_66" DEPTH="3" TYPE="function" MODULENAME="process_event" DISPNAME="grp_process_event_fu_66" RTLNAME="simulation_top_process_event">
      <Resources FF="28" LUT="65"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_commit_time_stream_U" BINDMODULE="simulation_top_fifo_w32_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w32_d2_S_x" DISPNAME="event_queue_commit_time_stream_U" RTLNAME="simulation_top_fifo_w32_d2_S_x">
      <Resources FF="68" LUT="40"/>
      <LocalResources FF="4" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:89" URAM="0" VARIABLE="event_queue_commit_time_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:89" URAM="0" VARIABLE="event_queue_commit_time_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_rollback_info_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S_x" DISPNAME="event_queue_rollback_info_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S_x">
      <Resources FF="72" LUT="76"/>
      <LocalResources FF="4" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="event_queue_rollback_info_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="event_queue_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="event_queue_rollback_info_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0" DEPTH="2" TYPE="function" MODULENAME="event_queue_top_1_s" DISPNAME="event_queue_top_1_U0" RTLNAME="simulation_top_event_queue_top_1_s">
      <SubModules count="16">event_queue_buffer_event_data_V_U event_queue_buffer_event_is_anti_message_V_U event_queue_buffer_event_receiver_id_V_U event_queue_buffer_event_recv_time_V_U event_queue_buffer_event_send_time_V_U event_queue_buffer_event_sender_id_V_U event_queue_buffer_is_issued_V_U event_queue_buffer_next_V_U event_queue_lp_heads_V_U event_queue_lp_oldest_unissued_V_U event_queue_lp_youngest_issued_V_U event_queue_lvt_V_U grp_commit_fu_513 grp_enqueue_fu_540 grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531 grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580</SubModules>
      <Resources FF="2038" LUT="2030"/>
      <LocalResources FF="695" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_data_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_data_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="107"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_data_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_data_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_is_anti_message_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_is_anti_message_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W">
      <Resources FF="1" LUT="5"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_is_anti_message_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_is_anti_message_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_receiver_id_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="65"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_receiver_id_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_receiver_id_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_recv_time_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_recv_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="64" LUT="283"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="event_queue_buffer_event_recv_time_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_recv_time_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_send_time_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_send_time_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="107"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_send_time_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_send_time_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_sender_id_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_event_sender_id_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="55"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_event_sender_id_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_event_sender_id_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_is_issued_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_is_issued_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_is_anti_message_V_1_RAM_AUTO_1R1W">
      <Resources FF="1" LUT="2"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_is_issued_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_is_issued_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_buffer_next_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="103"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_buffer_next_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_buffer_next_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_lp_heads_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lp_heads_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_heads_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="69"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="event_queue_lp_heads_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_lp_heads_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_lp_oldest_unissued_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lp_oldest_unissued_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="106"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_lp_oldest_unissued_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_lp_oldest_unissued_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_lp_youngest_issued_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lp_youngest_issued_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lp_tails_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="21"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_lp_youngest_issued_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_lp_youngest_issued_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_lvt_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W" DISPNAME="event_queue_lvt_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_lvt_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="77"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="event_queue_lvt_V_U" SOURCE="" URAM="0" VARIABLE="event_queue_lvt_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513" DEPTH="3" TYPE="function" MODULENAME="commit" DISPNAME="grp_commit_fu_513" RTLNAME="simulation_top_commit">
      <SubModules count="4">grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104 grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123 grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142 grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82</SubModules>
      <Resources FF="693" LUT="611"/>
      <LocalResources FF="141" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_21" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_21">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="146"/>
      <LocalResources FF="136" LUT="110"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_21_fu_104/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_22" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_22">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="147"/>
      <LocalResources FF="136" LUT="110"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_22_fu_123/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_23" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_23">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="124"/>
      <LocalResources FF="136" LUT="88"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_23_fu_142/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="36"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82" DEPTH="4" TYPE="function" MODULENAME="commit_Pipeline_VITIS_LOOP_237_2" DISPNAME="grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82" RTLNAME="simulation_top_commit_Pipeline_VITIS_LOOP_237_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="138" LUT="146"/>
      <LocalResources FF="136" LUT="109"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_commit_fu_513/grp_commit_Pipeline_VITIS_LOOP_237_2_fu_82/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="5" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="37"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540" DEPTH="3" TYPE="function" MODULENAME="enqueue" DISPNAME="grp_enqueue_fu_540" RTLNAME="simulation_top_enqueue">
      <Resources FF="202" LUT="274"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531" DEPTH="3" TYPE="function" MODULENAME="event_queue_top_1_Pipeline_VITIS_LOOP_205_1" DISPNAME="grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531" RTLNAME="simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_205_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="65" LUT="30"/>
      <LocalResources FF="63" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_event_queue_top_1_Pipeline_VITIS_LOOP_205_1_fu_531/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580" DEPTH="3" TYPE="function" MODULENAME="event_queue_top_1_Pipeline_VITIS_LOOP_271_1" DISPNAME="grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580" RTLNAME="simulation_top_event_queue_top_1_Pipeline_VITIS_LOOP_271_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="109" LUT="98"/>
      <LocalResources FF="107" LUT="59"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/event_queue_top_1_U0/grp_event_queue_top_1_Pipeline_VITIS_LOOP_271_1_fu_580/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/issued_event_stream_U" BINDMODULE="simulation_top_fifo_w129_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w129_d2_S_x" DISPNAME="issued_event_stream_U" RTLNAME="simulation_top_fifo_w129_d2_S_x">
      <Resources FF="102" LUT="53"/>
      <LocalResources FF="4" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="issued_event_stream_U" SOURCE="" URAM="0" VARIABLE="issued_event_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="issued_event_stream_U" SOURCE="" URAM="0" VARIABLE="issued_event_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_commit_time_stream_U" BINDMODULE="simulation_top_fifo_w32_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w32_d2_S_x" DISPNAME="state_buffer_commit_time_stream_U" RTLNAME="simulation_top_fifo_w32_d2_S_x">
      <Resources FF="68" LUT="40"/>
      <LocalResources FF="4" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:90" URAM="0" VARIABLE="state_buffer_commit_time_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_commit_time_stream_U" SOURCE="cpp/LPCore.hpp:90" URAM="0" VARIABLE="state_buffer_commit_time_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_input_stream_U" BINDMODULE="simulation_top_fifo_w80_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w80_d2_S_x" DISPNAME="state_buffer_input_stream_U" RTLNAME="simulation_top_fifo_w80_d2_S_x">
      <Resources FF="100" LUT="53"/>
      <LocalResources FF="4" LUT="4"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_input_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_input_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_input_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_input_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_rollback_info_stream_U" BINDMODULE="simulation_top_fifo_w48_d2_S" DEPTH="2" TYPE="resource" MODULENAME="fifo_w48_d2_S_x" DISPNAME="state_buffer_rollback_info_stream_U" RTLNAME="simulation_top_fifo_w48_d2_S_x">
      <Resources FF="70" LUT="41"/>
      <LocalResources FF="4" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_rollback_info_stream"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="state_buffer_rollback_info_stream_U" SOURCE="" URAM="0" VARIABLE="state_buffer_rollback_info_stream"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0" DEPTH="2" TYPE="function" MODULENAME="state_buffer_top_1_s" DISPNAME="state_buffer_top_1_U0" RTLNAME="simulation_top_state_buffer_top_1_s">
      <SubModules count="6">grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342 grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324 state_buffer_buffer_next_V_U state_buffer_buffer_state_lp_id_V_U state_buffer_buffer_state_lvt_V_U state_buffer_lp_heads_V_U</SubModules>
      <Resources FF="509" LUT="556"/>
      <LocalResources FF="241" LUT="90"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342" DEPTH="3" TYPE="function" MODULENAME="state_buffer_top_1_Pipeline_VITIS_LOOP_131_1" DISPNAME="grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342" RTLNAME="simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="122" LUT="126"/>
      <LocalResources FF="120" LUT="73"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/grp_state_buffer_top_1_Pipeline_VITIS_LOOP_131_1_fu_342/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="53"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324" DEPTH="3" TYPE="function" MODULENAME="state_buffer_top_1_Pipeline_VITIS_LOOP_81_2" DISPNAME="grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324" RTLNAME="simulation_top_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="66" LUT="137"/>
      <LocalResources FF="64" LUT="70"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/grp_state_buffer_top_1_Pipeline_VITIS_LOOP_81_2_fu_324/flow_control_loop_pipe_sequential_init_U" BINDMODULE="simulation_top_flow_control_loop_pipe_sequential_init" DEPTH="4" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="simulation_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="67"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/state_buffer_buffer_next_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_buffer_next_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_next_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="46"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_buffer_next_V_U" SOURCE="" URAM="0" VARIABLE="state_buffer_buffer_next_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/state_buffer_buffer_state_lp_id_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_buffer_state_lp_id_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_sender_id_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="34"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_buffer_state_lp_id_V_U" SOURCE="" URAM="0" VARIABLE="state_buffer_buffer_state_lp_id_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/state_buffer_buffer_state_lvt_V_U" BINDMODULE="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_buffer_state_lvt_V_U" RTLNAME="simulation_top_event_queue_top_0_s_event_queue_buffer_event_send_time_V_1_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="98"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_buffer_state_lvt_V_U" SOURCE="" URAM="0" VARIABLE="state_buffer_buffer_state_lvt_V"/>
    </RtlModule>
    <RtlModule CELL="inst/lpcore_kernel_1_U0/state_buffer_top_1_U0/state_buffer_lp_heads_V_U" BINDMODULE="simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W" DEPTH="3" TYPE="resource" MODULENAME="state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W" DISPNAME="state_buffer_lp_heads_V_U" RTLNAME="simulation_top_state_buffer_top_0_s_state_buffer_lp_heads_V_1_RAM_AUTO_1R1W">
      <Resources FF="16" LUT="25"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="state_buffer_lp_heads_V_U" SOURCE="" URAM="0" VARIABLE="state_buffer_lp_heads_V"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="2.609" DATAPATH_LOGIC_DELAY="0.731" DATAPATH_NET_DELAY="1.878" ENDPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[0]/D" LOGIC_LEVELS="10" MAX_FANOUT="103" SLACK="2.372" STARTPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/C">
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="842"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_1_1_i_1__8" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm[8]_i_30__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_4" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_69__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_48__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_14__8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U/ram_reg_0_127_0_0_i_3__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_0_0/HIGH" PRIMITIVE_TYPE="CLB.LUTRAM.RAM128X1S" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_0_0/F7" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="34"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.609" DATAPATH_LOGIC_DELAY="0.731" DATAPATH_NET_DELAY="1.878" ENDPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[10]/D" LOGIC_LEVELS="10" MAX_FANOUT="103" SLACK="2.372" STARTPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/C">
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="842"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_1_1_i_1__8" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm[8]_i_30__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_4" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_69__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_48__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_14__8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U/ram_reg_0_127_0_0_i_3__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_10_10/HIGH" PRIMITIVE_TYPE="CLB.LUTRAM.RAM128X1S" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_10_10/F7" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[10]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="34"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.609" DATAPATH_LOGIC_DELAY="0.731" DATAPATH_NET_DELAY="1.878" ENDPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[11]/D" LOGIC_LEVELS="10" MAX_FANOUT="103" SLACK="2.372" STARTPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/C">
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="842"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_1_1_i_1__8" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm[8]_i_30__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_4" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_69__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_48__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_14__8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U/ram_reg_0_127_0_0_i_3__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_11_11/HIGH" PRIMITIVE_TYPE="CLB.LUTRAM.RAM128X1S" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_11_11/F7" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="34"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.609" DATAPATH_LOGIC_DELAY="0.731" DATAPATH_NET_DELAY="1.878" ENDPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[12]/D" LOGIC_LEVELS="10" MAX_FANOUT="103" SLACK="2.372" STARTPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/C">
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="842"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_1_1_i_1__8" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm[8]_i_30__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_4" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_69__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_48__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_14__8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U/ram_reg_0_127_0_0_i_3__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_12_12/HIGH" PRIMITIVE_TYPE="CLB.LUTRAM.RAM128X1S" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_12_12/F7" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="34"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="2.609" DATAPATH_LOGIC_DELAY="0.731" DATAPATH_NET_DELAY="1.878" ENDPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[13]/D" LOGIC_LEVELS="10" MAX_FANOUT="103" SLACK="2.372" STARTPOINT_PIN="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep/C">
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/ap_CS_fsm_reg[7]_rep" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="842"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_1_1_i_1__8" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm[8]_i_30__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_4" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_recv_time_V_U/ap_CS_fsm_reg[8]_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="349"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_69__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_48__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="331"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/grp_enqueue_fu_540/ram_reg_0_127_0_0_i_14__8" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="10"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_event_receiver_id_V_U/ram_reg_0_127_0_0_i_3__11" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="864"/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_13_13/HIGH" PRIMITIVE_TYPE="CLB.LUTRAM.RAM128X1S" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/ram_reg_0_127_13_13/F7" PRIMITIVE_TYPE="CLB.MUXF.MUXF7" LINE_NUMBER=""/>
      <CELL NAME="lpcore_kernel_1_U0/event_queue_top_1_U0/event_queue_buffer_next_V_U/q0_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="34"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/simulation_top_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/simulation_top_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/simulation_top_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/simulation_top_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/simulation_top_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/simulation_top_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Aug 15 18:05:59 EDT 2024"/>
    <item NAME="Version" VALUE="2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)"/>
    <item NAME="Project" VALUE="pdes_fpga_vitis"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu7ev-ffvc1156-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

