|ALU
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Mult0.IN31
A[0] => Div0.IN31
A[0] => ShiftLeft0.IN32
A[0] => ShiftRight0.IN32
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => ALUOut.IN0
A[0] => LessThan0.IN32
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Mult0.IN30
A[1] => Div0.IN30
A[1] => ShiftLeft0.IN31
A[1] => ShiftRight0.IN31
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => ALUOut.IN0
A[1] => LessThan0.IN31
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Mult0.IN29
A[2] => Div0.IN29
A[2] => ShiftLeft0.IN30
A[2] => ShiftRight0.IN30
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => ALUOut.IN0
A[2] => LessThan0.IN30
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Mult0.IN28
A[3] => Div0.IN28
A[3] => ShiftLeft0.IN29
A[3] => ShiftRight0.IN29
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => ALUOut.IN0
A[3] => LessThan0.IN29
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Mult0.IN27
A[4] => Div0.IN27
A[4] => ShiftLeft0.IN28
A[4] => ShiftRight0.IN28
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => ALUOut.IN0
A[4] => LessThan0.IN28
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Mult0.IN26
A[5] => Div0.IN26
A[5] => ShiftLeft0.IN27
A[5] => ShiftRight0.IN27
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => ALUOut.IN0
A[5] => LessThan0.IN27
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Mult0.IN25
A[6] => Div0.IN25
A[6] => ShiftLeft0.IN26
A[6] => ShiftRight0.IN26
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => ALUOut.IN0
A[6] => LessThan0.IN26
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Mult0.IN24
A[7] => Div0.IN24
A[7] => ShiftLeft0.IN25
A[7] => ShiftRight0.IN25
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => ALUOut.IN0
A[7] => LessThan0.IN25
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Mult0.IN23
A[8] => Div0.IN23
A[8] => ShiftLeft0.IN24
A[8] => ShiftRight0.IN24
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => ALUOut.IN0
A[8] => LessThan0.IN24
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Mult0.IN22
A[9] => Div0.IN22
A[9] => ShiftLeft0.IN23
A[9] => ShiftRight0.IN23
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => ALUOut.IN0
A[9] => LessThan0.IN23
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Mult0.IN21
A[10] => Div0.IN21
A[10] => ShiftLeft0.IN22
A[10] => ShiftRight0.IN22
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => ALUOut.IN0
A[10] => LessThan0.IN22
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Mult0.IN20
A[11] => Div0.IN20
A[11] => ShiftLeft0.IN21
A[11] => ShiftRight0.IN21
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => ALUOut.IN0
A[11] => LessThan0.IN21
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Mult0.IN19
A[12] => Div0.IN19
A[12] => ShiftLeft0.IN20
A[12] => ShiftRight0.IN20
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => ALUOut.IN0
A[12] => LessThan0.IN20
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Mult0.IN18
A[13] => Div0.IN18
A[13] => ShiftLeft0.IN19
A[13] => ShiftRight0.IN19
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => ALUOut.IN0
A[13] => LessThan0.IN19
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Mult0.IN17
A[14] => Div0.IN17
A[14] => ShiftLeft0.IN18
A[14] => ShiftRight0.IN18
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => ALUOut.IN0
A[14] => LessThan0.IN18
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Mult0.IN16
A[15] => Div0.IN16
A[15] => ShiftLeft0.IN17
A[15] => ShiftRight0.IN17
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => ALUOut.IN0
A[15] => LessThan0.IN17
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Mult0.IN15
A[16] => Div0.IN15
A[16] => ShiftLeft0.IN16
A[16] => ShiftRight0.IN16
A[16] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => ALUOut.IN0
A[16] => LessThan0.IN16
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Mult0.IN14
A[17] => Div0.IN14
A[17] => ShiftLeft0.IN15
A[17] => ShiftRight0.IN15
A[17] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => ALUOut.IN0
A[17] => LessThan0.IN15
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Mult0.IN13
A[18] => Div0.IN13
A[18] => ShiftLeft0.IN14
A[18] => ShiftRight0.IN14
A[18] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => ALUOut.IN0
A[18] => LessThan0.IN14
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Mult0.IN12
A[19] => Div0.IN12
A[19] => ShiftLeft0.IN13
A[19] => ShiftRight0.IN13
A[19] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => ALUOut.IN0
A[19] => LessThan0.IN13
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Mult0.IN11
A[20] => Div0.IN11
A[20] => ShiftLeft0.IN12
A[20] => ShiftRight0.IN12
A[20] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => ALUOut.IN0
A[20] => LessThan0.IN12
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Mult0.IN10
A[21] => Div0.IN10
A[21] => ShiftLeft0.IN11
A[21] => ShiftRight0.IN11
A[21] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => ALUOut.IN0
A[21] => LessThan0.IN11
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Mult0.IN9
A[22] => Div0.IN9
A[22] => ShiftLeft0.IN10
A[22] => ShiftRight0.IN10
A[22] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => ALUOut.IN0
A[22] => LessThan0.IN10
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Mult0.IN8
A[23] => Div0.IN8
A[23] => ShiftLeft0.IN9
A[23] => ShiftRight0.IN9
A[23] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => ALUOut.IN0
A[23] => LessThan0.IN9
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Mult0.IN7
A[24] => Div0.IN7
A[24] => ShiftLeft0.IN8
A[24] => ShiftRight0.IN8
A[24] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => ALUOut.IN0
A[24] => LessThan0.IN8
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Mult0.IN6
A[25] => Div0.IN6
A[25] => ShiftLeft0.IN7
A[25] => ShiftRight0.IN7
A[25] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => ALUOut.IN0
A[25] => LessThan0.IN7
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Mult0.IN5
A[26] => Div0.IN5
A[26] => ShiftLeft0.IN6
A[26] => ShiftRight0.IN6
A[26] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => ALUOut.IN0
A[26] => LessThan0.IN6
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Mult0.IN4
A[27] => Div0.IN4
A[27] => ShiftLeft0.IN5
A[27] => ShiftRight0.IN5
A[27] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => ALUOut.IN0
A[27] => LessThan0.IN5
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Mult0.IN3
A[28] => Div0.IN3
A[28] => ShiftLeft0.IN4
A[28] => ShiftRight0.IN4
A[28] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => ALUOut.IN0
A[28] => LessThan0.IN4
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Mult0.IN2
A[29] => Div0.IN2
A[29] => ShiftLeft0.IN3
A[29] => ShiftRight0.IN3
A[29] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => ALUOut.IN0
A[29] => LessThan0.IN3
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Mult0.IN1
A[30] => Div0.IN1
A[30] => ShiftLeft0.IN2
A[30] => ShiftRight0.IN2
A[30] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => ALUOut.IN0
A[30] => LessThan0.IN2
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Mult0.IN0
A[31] => Div0.IN0
A[31] => ShiftLeft0.IN1
A[31] => ShiftRight0.IN1
A[31] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => ALUOut.IN0
A[31] => LessThan0.IN1
A[31] => CarryOut.IN1
A[31] => Overflow.IN1
B[0] => Add0.IN64
B[0] => Mult0.IN63
B[0] => Div0.IN63
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => ALUOut.IN1
B[0] => LessThan0.IN64
B[0] => Add1.IN32
B[0] => Equal4.IN31
B[1] => Add0.IN63
B[1] => Mult0.IN62
B[1] => Div0.IN62
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => ALUOut.IN1
B[1] => LessThan0.IN63
B[1] => Add1.IN31
B[1] => Equal4.IN30
B[2] => Add0.IN62
B[2] => Mult0.IN61
B[2] => Div0.IN61
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => ALUOut.IN1
B[2] => LessThan0.IN62
B[2] => Add1.IN30
B[2] => Equal4.IN29
B[3] => Add0.IN61
B[3] => Mult0.IN60
B[3] => Div0.IN60
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => ALUOut.IN1
B[3] => LessThan0.IN61
B[3] => Add1.IN29
B[3] => Equal4.IN28
B[4] => Add0.IN60
B[4] => Mult0.IN59
B[4] => Div0.IN59
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => ALUOut.IN1
B[4] => LessThan0.IN60
B[4] => Add1.IN28
B[4] => Equal4.IN27
B[5] => Add0.IN59
B[5] => Mult0.IN58
B[5] => Div0.IN58
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => ALUOut.IN1
B[5] => LessThan0.IN59
B[5] => Add1.IN27
B[5] => Equal4.IN26
B[6] => Add0.IN58
B[6] => Mult0.IN57
B[6] => Div0.IN57
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => ALUOut.IN1
B[6] => LessThan0.IN58
B[6] => Add1.IN26
B[6] => Equal4.IN25
B[7] => Add0.IN57
B[7] => Mult0.IN56
B[7] => Div0.IN56
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => ALUOut.IN1
B[7] => LessThan0.IN57
B[7] => Add1.IN25
B[7] => Equal4.IN24
B[8] => Add0.IN56
B[8] => Mult0.IN55
B[8] => Div0.IN55
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => ALUOut.IN1
B[8] => LessThan0.IN56
B[8] => Add1.IN24
B[8] => Equal4.IN23
B[9] => Add0.IN55
B[9] => Mult0.IN54
B[9] => Div0.IN54
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => ALUOut.IN1
B[9] => LessThan0.IN55
B[9] => Add1.IN23
B[9] => Equal4.IN22
B[10] => Add0.IN54
B[10] => Mult0.IN53
B[10] => Div0.IN53
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => ALUOut.IN1
B[10] => LessThan0.IN54
B[10] => Add1.IN22
B[10] => Equal4.IN21
B[11] => Add0.IN53
B[11] => Mult0.IN52
B[11] => Div0.IN52
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => ALUOut.IN1
B[11] => LessThan0.IN53
B[11] => Add1.IN21
B[11] => Equal4.IN20
B[12] => Add0.IN52
B[12] => Mult0.IN51
B[12] => Div0.IN51
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => ALUOut.IN1
B[12] => LessThan0.IN52
B[12] => Add1.IN20
B[12] => Equal4.IN19
B[13] => Add0.IN51
B[13] => Mult0.IN50
B[13] => Div0.IN50
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => ALUOut.IN1
B[13] => LessThan0.IN51
B[13] => Add1.IN19
B[13] => Equal4.IN18
B[14] => Add0.IN50
B[14] => Mult0.IN49
B[14] => Div0.IN49
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => ALUOut.IN1
B[14] => LessThan0.IN50
B[14] => Add1.IN18
B[14] => Equal4.IN17
B[15] => Add0.IN49
B[15] => Mult0.IN48
B[15] => Div0.IN48
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => ALUOut.IN1
B[15] => LessThan0.IN49
B[15] => Add1.IN17
B[15] => Equal4.IN16
B[16] => Add0.IN48
B[16] => Mult0.IN47
B[16] => Div0.IN47
B[16] => ALUOut.IN1
B[16] => ALUOut.IN1
B[16] => ALUOut.IN1
B[16] => LessThan0.IN48
B[16] => Add1.IN16
B[16] => Equal4.IN15
B[17] => Add0.IN47
B[17] => Mult0.IN46
B[17] => Div0.IN46
B[17] => ALUOut.IN1
B[17] => ALUOut.IN1
B[17] => ALUOut.IN1
B[17] => LessThan0.IN47
B[17] => Add1.IN15
B[17] => Equal4.IN14
B[18] => Add0.IN46
B[18] => Mult0.IN45
B[18] => Div0.IN45
B[18] => ALUOut.IN1
B[18] => ALUOut.IN1
B[18] => ALUOut.IN1
B[18] => LessThan0.IN46
B[18] => Add1.IN14
B[18] => Equal4.IN13
B[19] => Add0.IN45
B[19] => Mult0.IN44
B[19] => Div0.IN44
B[19] => ALUOut.IN1
B[19] => ALUOut.IN1
B[19] => ALUOut.IN1
B[19] => LessThan0.IN45
B[19] => Add1.IN13
B[19] => Equal4.IN12
B[20] => Add0.IN44
B[20] => Mult0.IN43
B[20] => Div0.IN43
B[20] => ALUOut.IN1
B[20] => ALUOut.IN1
B[20] => ALUOut.IN1
B[20] => LessThan0.IN44
B[20] => Add1.IN12
B[20] => Equal4.IN11
B[21] => Add0.IN43
B[21] => Mult0.IN42
B[21] => Div0.IN42
B[21] => ALUOut.IN1
B[21] => ALUOut.IN1
B[21] => ALUOut.IN1
B[21] => LessThan0.IN43
B[21] => Add1.IN11
B[21] => Equal4.IN10
B[22] => Add0.IN42
B[22] => Mult0.IN41
B[22] => Div0.IN41
B[22] => ALUOut.IN1
B[22] => ALUOut.IN1
B[22] => ALUOut.IN1
B[22] => LessThan0.IN42
B[22] => Add1.IN10
B[22] => Equal4.IN9
B[23] => Add0.IN41
B[23] => Mult0.IN40
B[23] => Div0.IN40
B[23] => ALUOut.IN1
B[23] => ALUOut.IN1
B[23] => ALUOut.IN1
B[23] => LessThan0.IN41
B[23] => Add1.IN9
B[23] => Equal4.IN8
B[24] => Add0.IN40
B[24] => Mult0.IN39
B[24] => Div0.IN39
B[24] => ALUOut.IN1
B[24] => ALUOut.IN1
B[24] => ALUOut.IN1
B[24] => LessThan0.IN40
B[24] => Add1.IN8
B[24] => Equal4.IN7
B[25] => Add0.IN39
B[25] => Mult0.IN38
B[25] => Div0.IN38
B[25] => ALUOut.IN1
B[25] => ALUOut.IN1
B[25] => ALUOut.IN1
B[25] => LessThan0.IN39
B[25] => Add1.IN7
B[25] => Equal4.IN6
B[26] => Add0.IN38
B[26] => Mult0.IN37
B[26] => Div0.IN37
B[26] => ALUOut.IN1
B[26] => ALUOut.IN1
B[26] => ALUOut.IN1
B[26] => LessThan0.IN38
B[26] => Add1.IN6
B[26] => Equal4.IN5
B[27] => Add0.IN37
B[27] => Mult0.IN36
B[27] => Div0.IN36
B[27] => ALUOut.IN1
B[27] => ALUOut.IN1
B[27] => ALUOut.IN1
B[27] => LessThan0.IN37
B[27] => Add1.IN5
B[27] => Equal4.IN4
B[28] => Add0.IN36
B[28] => Mult0.IN35
B[28] => Div0.IN35
B[28] => ALUOut.IN1
B[28] => ALUOut.IN1
B[28] => ALUOut.IN1
B[28] => LessThan0.IN36
B[28] => Add1.IN4
B[28] => Equal4.IN3
B[29] => Add0.IN35
B[29] => Mult0.IN34
B[29] => Div0.IN34
B[29] => ALUOut.IN1
B[29] => ALUOut.IN1
B[29] => ALUOut.IN1
B[29] => LessThan0.IN35
B[29] => Add1.IN3
B[29] => Equal4.IN2
B[30] => Add0.IN34
B[30] => Mult0.IN33
B[30] => Div0.IN33
B[30] => ALUOut.IN1
B[30] => ALUOut.IN1
B[30] => ALUOut.IN1
B[30] => LessThan0.IN34
B[30] => Add1.IN2
B[30] => Equal4.IN1
B[31] => Add0.IN33
B[31] => Mult0.IN32
B[31] => Div0.IN32
B[31] => ALUOut.IN1
B[31] => ALUOut.IN1
B[31] => ALUOut.IN1
B[31] => LessThan0.IN33
B[31] => CarryOut.IN1
B[31] => Add1.IN1
B[31] => Equal4.IN0
ALUControl[0] => Mux0.IN19
ALUControl[0] => Mux1.IN19
ALUControl[0] => Mux2.IN19
ALUControl[0] => Mux3.IN19
ALUControl[0] => Mux4.IN19
ALUControl[0] => Mux5.IN19
ALUControl[0] => Mux6.IN19
ALUControl[0] => Mux7.IN19
ALUControl[0] => Mux8.IN19
ALUControl[0] => Mux9.IN19
ALUControl[0] => Mux10.IN19
ALUControl[0] => Mux11.IN19
ALUControl[0] => Mux12.IN19
ALUControl[0] => Mux13.IN19
ALUControl[0] => Mux14.IN19
ALUControl[0] => Mux15.IN19
ALUControl[0] => Mux16.IN19
ALUControl[0] => Mux17.IN19
ALUControl[0] => Mux18.IN19
ALUControl[0] => Mux19.IN19
ALUControl[0] => Mux20.IN19
ALUControl[0] => Mux21.IN19
ALUControl[0] => Mux22.IN19
ALUControl[0] => Mux23.IN19
ALUControl[0] => Mux24.IN19
ALUControl[0] => Mux25.IN19
ALUControl[0] => Mux26.IN19
ALUControl[0] => Mux27.IN19
ALUControl[0] => Mux28.IN19
ALUControl[0] => Mux29.IN19
ALUControl[0] => Mux30.IN19
ALUControl[0] => Mux31.IN19
ALUControl[0] => Equal0.IN3
ALUControl[0] => Equal1.IN0
ALUControl[0] => Equal2.IN3
ALUControl[0] => Equal3.IN1
ALUControl[1] => Mux0.IN18
ALUControl[1] => Mux1.IN18
ALUControl[1] => Mux2.IN18
ALUControl[1] => Mux3.IN18
ALUControl[1] => Mux4.IN18
ALUControl[1] => Mux5.IN18
ALUControl[1] => Mux6.IN18
ALUControl[1] => Mux7.IN18
ALUControl[1] => Mux8.IN18
ALUControl[1] => Mux9.IN18
ALUControl[1] => Mux10.IN18
ALUControl[1] => Mux11.IN18
ALUControl[1] => Mux12.IN18
ALUControl[1] => Mux13.IN18
ALUControl[1] => Mux14.IN18
ALUControl[1] => Mux15.IN18
ALUControl[1] => Mux16.IN18
ALUControl[1] => Mux17.IN18
ALUControl[1] => Mux18.IN18
ALUControl[1] => Mux19.IN18
ALUControl[1] => Mux20.IN18
ALUControl[1] => Mux21.IN18
ALUControl[1] => Mux22.IN18
ALUControl[1] => Mux23.IN18
ALUControl[1] => Mux24.IN18
ALUControl[1] => Mux25.IN18
ALUControl[1] => Mux26.IN18
ALUControl[1] => Mux27.IN18
ALUControl[1] => Mux28.IN18
ALUControl[1] => Mux29.IN18
ALUControl[1] => Mux30.IN18
ALUControl[1] => Mux31.IN18
ALUControl[1] => Equal0.IN2
ALUControl[1] => Equal1.IN3
ALUControl[1] => Equal2.IN0
ALUControl[1] => Equal3.IN0
ALUControl[2] => Mux0.IN17
ALUControl[2] => Mux1.IN17
ALUControl[2] => Mux2.IN17
ALUControl[2] => Mux3.IN17
ALUControl[2] => Mux4.IN17
ALUControl[2] => Mux5.IN17
ALUControl[2] => Mux6.IN17
ALUControl[2] => Mux7.IN17
ALUControl[2] => Mux8.IN17
ALUControl[2] => Mux9.IN17
ALUControl[2] => Mux10.IN17
ALUControl[2] => Mux11.IN17
ALUControl[2] => Mux12.IN17
ALUControl[2] => Mux13.IN17
ALUControl[2] => Mux14.IN17
ALUControl[2] => Mux15.IN17
ALUControl[2] => Mux16.IN17
ALUControl[2] => Mux17.IN17
ALUControl[2] => Mux18.IN17
ALUControl[2] => Mux19.IN17
ALUControl[2] => Mux20.IN17
ALUControl[2] => Mux21.IN17
ALUControl[2] => Mux22.IN17
ALUControl[2] => Mux23.IN17
ALUControl[2] => Mux24.IN17
ALUControl[2] => Mux25.IN17
ALUControl[2] => Mux26.IN17
ALUControl[2] => Mux27.IN17
ALUControl[2] => Mux28.IN17
ALUControl[2] => Mux29.IN17
ALUControl[2] => Mux30.IN17
ALUControl[2] => Mux31.IN17
ALUControl[2] => Equal0.IN1
ALUControl[2] => Equal1.IN2
ALUControl[2] => Equal2.IN2
ALUControl[2] => Equal3.IN3
ALUControl[3] => Mux0.IN16
ALUControl[3] => Mux1.IN16
ALUControl[3] => Mux2.IN16
ALUControl[3] => Mux3.IN16
ALUControl[3] => Mux4.IN16
ALUControl[3] => Mux5.IN16
ALUControl[3] => Mux6.IN16
ALUControl[3] => Mux7.IN16
ALUControl[3] => Mux8.IN16
ALUControl[3] => Mux9.IN16
ALUControl[3] => Mux10.IN16
ALUControl[3] => Mux11.IN16
ALUControl[3] => Mux12.IN16
ALUControl[3] => Mux13.IN16
ALUControl[3] => Mux14.IN16
ALUControl[3] => Mux15.IN16
ALUControl[3] => Mux16.IN16
ALUControl[3] => Mux17.IN16
ALUControl[3] => Mux18.IN16
ALUControl[3] => Mux19.IN16
ALUControl[3] => Mux20.IN16
ALUControl[3] => Mux21.IN16
ALUControl[3] => Mux22.IN16
ALUControl[3] => Mux23.IN16
ALUControl[3] => Mux24.IN16
ALUControl[3] => Mux25.IN16
ALUControl[3] => Mux26.IN16
ALUControl[3] => Mux27.IN16
ALUControl[3] => Mux28.IN16
ALUControl[3] => Mux29.IN16
ALUControl[3] => Mux30.IN16
ALUControl[3] => Mux31.IN16
ALUControl[3] => Equal0.IN0
ALUControl[3] => Equal1.IN1
ALUControl[3] => Equal2.IN1
ALUControl[3] => Equal3.IN2
ShiftAmount[0] => ShiftLeft0.IN37
ShiftAmount[0] => ShiftRight0.IN37
ShiftAmount[1] => ShiftLeft0.IN36
ShiftAmount[1] => ShiftRight0.IN36
ShiftAmount[2] => ShiftLeft0.IN35
ShiftAmount[2] => ShiftRight0.IN35
ShiftAmount[3] => ShiftLeft0.IN34
ShiftAmount[3] => ShiftRight0.IN34
ShiftAmount[4] => ShiftLeft0.IN33
ShiftAmount[4] => ShiftRight0.IN33
ALUOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Zero <= <GND>
Overflow <= Overflow.DB_MAX_OUTPUT_PORT_TYPE
CarryOut <= CarryOut.DB_MAX_OUTPUT_PORT_TYPE


