 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 01:50:13 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[6] (Register_file)                      0.00       0.48 f
  U0_ALU/B[6] (ALU_16B)                                   0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_26/b[6] (ALU_16B_DW_div_uns_0)               0.00       0.70 f
  U0_ALU/div_26/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_26/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_26/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_26/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_26/U41/Y (CLKMX2X2M)                         0.24       1.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_26/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_26/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_26/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_26/U52/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.03 f
  U0_ALU/div_26/U67/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_26/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.00 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_26/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_26/U59/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.35 f
  U0_ALU/div_26/U70/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_26/U61/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.38 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.00 f
  U0_ALU/div_26/U72/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_26/U62/Y (CLKMX2X2M)                         0.24      12.59 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.45      13.04 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)     0.33      13.36 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)     0.33      13.69 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)     0.33      14.02 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)     0.33      14.35 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.33      14.68 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)     0.32      14.99 f
  U0_ALU/div_26/quotient[0] (ALU_16B_DW_div_uns_0)        0.00      14.99 f
  U0_ALU/U47/Y (AOI222X1M)                                0.41      15.40 r
  U0_ALU/U85/Y (NAND4X2M)                                 0.15      15.55 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      15.55 f
  data arrival time                                                 15.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U0_RegFile/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[6] (Register_file)                      0.00       0.48 f
  U0_ALU/B[6] (ALU_16B)                                   0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_26/b[6] (ALU_16B_DW_div_uns_0)               0.00       0.70 f
  U0_ALU/div_26/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_26/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_26/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_26/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_26/U41/Y (CLKMX2X2M)                         0.24       1.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_26/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_26/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_26/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_26/U52/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.03 f
  U0_ALU/div_26/U67/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_26/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.00 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_26/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_26/U59/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.35 f
  U0_ALU/div_26/U70/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_26/U61/Y (CLKMX2X2M)                         0.25       9.93 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)     0.46      10.38 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)     0.33      10.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.33      11.04 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.33      11.37 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)     0.33      11.70 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)     0.31      12.00 f
  U0_ALU/div_26/U72/Y (AND2X1M)                           0.34      12.35 f
  U0_ALU/div_26/quotient[1] (ALU_16B_DW_div_uns_0)        0.00      12.35 f
  U0_ALU/U48/Y (AOI222X1M)                                0.45      12.80 r
  U0_ALU/U92/Y (NAND4X2M)                                 0.15      12.94 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00      12.94 f
  data arrival time                                                 12.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -12.94
  --------------------------------------------------------------------------
  slack (MET)                                                        6.68


  Startpoint: U0_RegFile/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[6] (Register_file)                      0.00       0.48 f
  U0_ALU/B[6] (ALU_16B)                                   0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_26/b[6] (ALU_16B_DW_div_uns_0)               0.00       0.70 f
  U0_ALU/div_26/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_26/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_26/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_26/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_26/U41/Y (CLKMX2X2M)                         0.24       1.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_26/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_26/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_26/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_26/U52/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.03 f
  U0_ALU/div_26/U67/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_26/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.00 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_26/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_26/U59/Y (CLKMX2X2M)                         0.25       7.61 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)     0.46       8.06 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)     0.33       8.39 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)     0.33       8.72 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)     0.33       9.05 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)     0.31       9.35 f
  U0_ALU/div_26/U70/Y (AND2X1M)                           0.32       9.67 f
  U0_ALU/div_26/quotient[2] (ALU_16B_DW_div_uns_0)        0.00       9.67 f
  U0_ALU/U21/Y (AOI222X1M)                                0.37      10.04 r
  U0_ALU/U97/Y (NAND4BX1M)                                0.17      10.22 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      10.22 f
  data arrival time                                                 10.22

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                -10.22
  --------------------------------------------------------------------------
  slack (MET)                                                        9.40


  Startpoint: U0_RegFile/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[6] (Register_file)                      0.00       0.48 f
  U0_ALU/B[6] (ALU_16B)                                   0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_26/b[6] (ALU_16B_DW_div_uns_0)               0.00       0.70 f
  U0_ALU/div_26/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_26/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_26/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_26/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_26/U41/Y (CLKMX2X2M)                         0.24       1.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_26/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_26/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_26/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_26/U52/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.03 f
  U0_ALU/div_26/U67/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_26/U56/Y (CLKMX2X2M)                         0.24       5.55 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.46       6.00 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)     0.33       6.33 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)     0.33       6.66 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)     0.31       6.97 f
  U0_ALU/div_26/U69/Y (AND3X1M)                           0.39       7.36 f
  U0_ALU/div_26/quotient[3] (ALU_16B_DW_div_uns_0)        0.00       7.36 f
  U0_ALU/U22/Y (AOI222X1M)                                0.36       7.72 r
  U0_ALU/U103/Y (NAND4BX1M)                               0.17       7.90 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       7.90 f
  data arrival time                                                  7.90

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                       11.72


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U108/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U3/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_2/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_2/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_2/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_2/S (ADDFX2M)                         0.58       4.54 f
  U0_ALU/mult_25/U11/Y (CLKXOR2X2M)                       0.31       4.85 r
  U0_ALU/mult_25/FS_1/A[7] (ALU_16B_DW01_add_1)           0.00       4.85 r
  U0_ALU/mult_25/FS_1/U2/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_25/FS_1/U31/Y (OA21X1M)                     0.37       5.29 f
  U0_ALU/mult_25/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.55 f
  U0_ALU/mult_25/FS_1/U26/Y (OA21X1M)                     0.40       5.95 f
  U0_ALU/mult_25/FS_1/U21/Y (OAI21BX1M)                   0.25       6.20 r
  U0_ALU/mult_25/FS_1/U19/Y (OAI21X1M)                    0.13       6.33 f
  U0_ALU/mult_25/FS_1/U3/Y (AOI21BX2M)                    0.17       6.50 f
  U0_ALU/mult_25/FS_1/U5/Y (XNOR2X2M)                     0.13       6.63 r
  U0_ALU/mult_25/FS_1/SUM[13] (ALU_16B_DW01_add_1)        0.00       6.63 r
  U0_ALU/mult_25/PRODUCT[15] (ALU_16B_DW02_mult_0)        0.00       6.63 r
  U0_ALU/U111/Y (AOI22X1M)                                0.12       6.75 f
  U0_ALU/U110/Y (NAND2X2M)                                0.08       6.83 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.83 r
  data arrival time                                                  6.83

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.83
  --------------------------------------------------------------------------
  slack (MET)                                                       12.67


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U108/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U3/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_2/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_2/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_2/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_2/S (ADDFX2M)                         0.58       4.54 f
  U0_ALU/mult_25/U11/Y (CLKXOR2X2M)                       0.31       4.85 r
  U0_ALU/mult_25/FS_1/A[7] (ALU_16B_DW01_add_1)           0.00       4.85 r
  U0_ALU/mult_25/FS_1/U2/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_25/FS_1/U31/Y (OA21X1M)                     0.37       5.29 f
  U0_ALU/mult_25/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.55 f
  U0_ALU/mult_25/FS_1/U26/Y (OA21X1M)                     0.40       5.95 f
  U0_ALU/mult_25/FS_1/U21/Y (OAI21BX1M)                   0.25       6.20 r
  U0_ALU/mult_25/FS_1/U20/Y (XOR3XLM)                     0.17       6.37 r
  U0_ALU/mult_25/FS_1/SUM[12] (ALU_16B_DW01_add_1)        0.00       6.37 r
  U0_ALU/mult_25/PRODUCT[14] (ALU_16B_DW02_mult_0)        0.00       6.37 r
  U0_ALU/U109/Y (AOI22X1M)                                0.10       6.47 f
  U0_ALU/U108/Y (NAND2X2M)                                0.08       6.55 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.55 r
  data arrival time                                                  6.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.55
  --------------------------------------------------------------------------
  slack (MET)                                                       12.94


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U108/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U3/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_2/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_2/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_2/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_2/S (ADDFX2M)                         0.58       4.54 f
  U0_ALU/mult_25/U11/Y (CLKXOR2X2M)                       0.31       4.85 r
  U0_ALU/mult_25/FS_1/A[7] (ALU_16B_DW01_add_1)           0.00       4.85 r
  U0_ALU/mult_25/FS_1/U2/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_25/FS_1/U31/Y (OA21X1M)                     0.37       5.29 f
  U0_ALU/mult_25/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.55 f
  U0_ALU/mult_25/FS_1/U26/Y (OA21X1M)                     0.40       5.95 f
  U0_ALU/mult_25/FS_1/U22/Y (XNOR2X1M)                    0.12       6.07 r
  U0_ALU/mult_25/FS_1/SUM[11] (ALU_16B_DW01_add_1)        0.00       6.07 r
  U0_ALU/mult_25/PRODUCT[13] (ALU_16B_DW02_mult_0)        0.00       6.07 r
  U0_ALU/U124/Y (AOI22X1M)                                0.12       6.19 f
  U0_ALU/U123/Y (NAND2X2M)                                0.08       6.27 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.27 r
  data arrival time                                                  6.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                       13.22


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U108/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U3/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_2/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_2/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_2/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_2/S (ADDFX2M)                         0.58       4.54 f
  U0_ALU/mult_25/U11/Y (CLKXOR2X2M)                       0.31       4.85 r
  U0_ALU/mult_25/FS_1/A[7] (ALU_16B_DW01_add_1)           0.00       4.85 r
  U0_ALU/mult_25/FS_1/U2/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_25/FS_1/U31/Y (OA21X1M)                     0.37       5.29 f
  U0_ALU/mult_25/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.55 f
  U0_ALU/mult_25/FS_1/U27/Y (CLKXOR2X2M)                  0.27       5.82 r
  U0_ALU/mult_25/FS_1/SUM[10] (ALU_16B_DW01_add_1)        0.00       5.82 r
  U0_ALU/mult_25/PRODUCT[12] (ALU_16B_DW02_mult_0)        0.00       5.82 r
  U0_ALU/U122/Y (AOI22X1M)                                0.08       5.91 f
  U0_ALU/U121/Y (NAND2X2M)                                0.08       5.99 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.99 r
  data arrival time                                                  5.99

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.99
  --------------------------------------------------------------------------
  slack (MET)                                                       13.51


  Startpoint: U0_RegFile/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[6] (Register_file)                      0.00       0.48 f
  U0_ALU/B[6] (ALU_16B)                                   0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_26/b[6] (ALU_16B_DW_div_uns_0)               0.00       0.70 f
  U0_ALU/div_26/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_26/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_26/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_26/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_26/U41/Y (CLKMX2X2M)                         0.24       1.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_26/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_26/U47/Y (CLKMX2X2M)                         0.24       2.71 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.49       3.20 r
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.24       3.43 r
  U0_ALU/div_26/U65/Y (AND2X1M)                           0.24       3.68 r
  U0_ALU/div_26/U52/Y (CLKMX2X2M)                         0.27       3.94 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.46       4.40 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.33       4.73 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.31       5.03 f
  U0_ALU/div_26/U67/Y (AND2X1M)                           0.28       5.31 f
  U0_ALU/div_26/quotient[4] (ALU_16B_DW_div_uns_0)        0.00       5.31 f
  U0_ALU/U23/Y (AOI222X1M)                                0.35       5.67 r
  U0_ALU/U112/Y (NAND4BX1M)                               0.17       5.84 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       5.84 f
  data arrival time                                                  5.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -5.84
  --------------------------------------------------------------------------
  slack (MET)                                                       13.78


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U108/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U3/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_2/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_2/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_2/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_2/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_2/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_2/S (ADDFX2M)                         0.58       4.54 f
  U0_ALU/mult_25/U11/Y (CLKXOR2X2M)                       0.31       4.85 r
  U0_ALU/mult_25/FS_1/A[7] (ALU_16B_DW01_add_1)           0.00       4.85 r
  U0_ALU/mult_25/FS_1/U2/Y (NAND2X2M)                     0.07       4.92 f
  U0_ALU/mult_25/FS_1/U31/Y (OA21X1M)                     0.37       5.29 f
  U0_ALU/mult_25/FS_1/U15/Y (XNOR2X1M)                    0.12       5.41 r
  U0_ALU/mult_25/FS_1/SUM[9] (ALU_16B_DW01_add_1)         0.00       5.41 r
  U0_ALU/mult_25/PRODUCT[11] (ALU_16B_DW02_mult_0)        0.00       5.41 r
  U0_ALU/U120/Y (AOI22X1M)                                0.12       5.53 f
  U0_ALU/U119/Y (NAND2X2M)                                0.08       5.61 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.61 r
  data arrival time                                                  5.61

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.61
  --------------------------------------------------------------------------
  slack (MET)                                                       13.88


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U107/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U4/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_3/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_3/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_3/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_3/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_3/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_3/S (ADDFX2M)                         0.58       4.54 f
  U0_ALU/mult_25/U13/Y (CLKXOR2X2M)                       0.30       4.84 r
  U0_ALU/mult_25/FS_1/A[8] (ALU_16B_DW01_add_1)           0.00       4.84 r
  U0_ALU/mult_25/FS_1/U33/Y (NOR2X1M)                     0.06       4.91 f
  U0_ALU/mult_25/FS_1/U18/Y (NAND2BX1M)                   0.20       5.11 f
  U0_ALU/mult_25/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.30 r
  U0_ALU/mult_25/FS_1/SUM[8] (ALU_16B_DW01_add_1)         0.00       5.30 r
  U0_ALU/mult_25/PRODUCT[10] (ALU_16B_DW02_mult_0)        0.00       5.30 r
  U0_ALU/U118/Y (AOI22X1M)                                0.08       5.39 f
  U0_ALU/U117/Y (NAND2X2M)                                0.08       5.47 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.47 r
  data arrival time                                                  5.47

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.47
  --------------------------------------------------------------------------
  slack (MET)                                                       14.03


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U109/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U2/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_1/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_1/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_1/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_1/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_1/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_1/S (ADDFX2M)                         0.59       4.55 f
  U0_ALU/mult_25/U29/Y (INVX2M)                           0.08       4.63 r
  U0_ALU/mult_25/U28/Y (XNOR2X2M)                         0.09       4.72 f
  U0_ALU/mult_25/FS_1/A[6] (ALU_16B_DW01_add_1)           0.00       4.72 f
  U0_ALU/mult_25/FS_1/U4/Y (INVX2M)                       0.07       4.79 r
  U0_ALU/mult_25/FS_1/U6/Y (INVX2M)                       0.03       4.82 f
  U0_ALU/mult_25/FS_1/SUM[6] (ALU_16B_DW01_add_1)         0.00       4.82 f
  U0_ALU/mult_25/PRODUCT[8] (ALU_16B_DW02_mult_0)         0.00       4.82 f
  U0_ALU/U126/Y (AOI221XLM)                               0.37       5.20 r
  U0_ALU/U125/Y (OAI2B11X2M)                              0.16       5.35 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.35 f
  data arrival time                                                  5.35

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -5.35
  --------------------------------------------------------------------------
  slack (MET)                                                       14.27


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U109/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U2/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S2_2_1/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S2_3_1/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S2_4_1/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S2_5_1/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S2_6_1/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_1/S (ADDFX2M)                         0.59       4.55 f
  U0_ALU/mult_25/U19/Y (AND2X2M)                          0.20       4.76 f
  U0_ALU/mult_25/FS_1/B[7] (ALU_16B_DW01_add_1)           0.00       4.76 f
  U0_ALU/mult_25/FS_1/U8/Y (INVX2M)                       0.06       4.81 r
  U0_ALU/mult_25/FS_1/U7/Y (XNOR2X2M)                     0.16       4.97 r
  U0_ALU/mult_25/FS_1/SUM[7] (ALU_16B_DW01_add_1)         0.00       4.97 r
  U0_ALU/mult_25/PRODUCT[9] (ALU_16B_DW02_mult_0)         0.00       4.97 r
  U0_ALU/U129/Y (AOI22X1M)                                0.12       5.09 f
  U0_ALU/U128/Y (NAND2X2M)                                0.08       5.17 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.17 r
  data arrival time                                                  5.17

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -5.17
  --------------------------------------------------------------------------
  slack (MET)                                                       14.33


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U110/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U6/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S1_2_0/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S1_3_0/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S1_4_0/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S1_5_0/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S1_6_0/CO (ADDFX2M)                      0.55       3.96 r
  U0_ALU/mult_25/S4_0/S (ADDFX2M)                         0.56       4.52 f
  U0_ALU/mult_25/FS_1/A[5] (ALU_16B_DW01_add_1)           0.00       4.52 f
  U0_ALU/mult_25/FS_1/U14/Y (BUFX2M)                      0.15       4.67 f
  U0_ALU/mult_25/FS_1/SUM[5] (ALU_16B_DW01_add_1)         0.00       4.67 f
  U0_ALU/mult_25/PRODUCT[7] (ALU_16B_DW02_mult_0)         0.00       4.67 f
  U0_ALU/U26/Y (AOI222X1M)                                0.37       5.04 r
  U0_ALU/U138/Y (NAND4BX1M)                               0.17       5.21 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.21 f
  data arrival time                                                  5.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -5.21
  --------------------------------------------------------------------------
  slack (MET)                                                       14.41


  Startpoint: U0_RegFile/Reg_file_reg[0][1]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[0][1]/Q (DFFRQX2M)              0.39       0.39 r
  U0_RegFile/REG0[1] (Register_file)                      0.00       0.39 r
  U0_ALU/A[1] (ALU_16B)                                   0.00       0.39 r
  U0_ALU/U4/Y (BUFX2M)                                    0.33       0.72 r
  U0_ALU/mult_25/A[1] (ALU_16B_DW02_mult_0)               0.00       0.72 r
  U0_ALU/mult_25/U37/Y (INVX2M)                           0.16       0.88 f
  U0_ALU/mult_25/U110/Y (NOR2X1M)                         0.18       1.06 r
  U0_ALU/mult_25/U6/Y (AND2X2M)                           0.16       1.22 r
  U0_ALU/mult_25/S1_2_0/CO (ADDFX2M)                      0.54       1.76 r
  U0_ALU/mult_25/S1_3_0/CO (ADDFX2M)                      0.55       2.31 r
  U0_ALU/mult_25/S1_4_0/CO (ADDFX2M)                      0.55       2.86 r
  U0_ALU/mult_25/S1_5_0/CO (ADDFX2M)                      0.55       3.41 r
  U0_ALU/mult_25/S1_6_0/S (ADDFX2M)                       0.56       3.97 f
  U0_ALU/mult_25/FS_1/A[4] (ALU_16B_DW01_add_1)           0.00       3.97 f
  U0_ALU/mult_25/FS_1/U13/Y (BUFX2M)                      0.15       4.12 f
  U0_ALU/mult_25/FS_1/SUM[4] (ALU_16B_DW01_add_1)         0.00       4.12 f
  U0_ALU/mult_25/PRODUCT[6] (ALU_16B_DW02_mult_0)         0.00       4.12 f
  U0_ALU/U25/Y (AOI222X1M)                                0.37       4.49 r
  U0_ALU/U134/Y (NAND4BX1M)                               0.17       4.66 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.66 f
  data arrival time                                                  4.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -4.66
  --------------------------------------------------------------------------
  slack (MET)                                                       14.96


  Startpoint: U0_RegFile/Reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[1][6]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[1][6]/Q (DFFRQX2M)              0.48       0.48 f
  U0_RegFile/REG1[6] (Register_file)                      0.00       0.48 f
  U0_ALU/B[6] (ALU_16B)                                   0.00       0.48 f
  U0_ALU/U90/Y (BUFX2M)                                   0.21       0.70 f
  U0_ALU/div_26/b[6] (ALU_16B_DW_div_uns_0)               0.00       0.70 f
  U0_ALU/div_26/U71/Y (NOR2X1M)                           0.16       0.86 r
  U0_ALU/div_26/U68/Y (AND3X1M)                           0.20       1.06 r
  U0_ALU/div_26/U66/Y (AND2X1M)                           0.16       1.22 r
  U0_ALU/div_26/U63/Y (AND4X1M)                           0.25       1.47 r
  U0_ALU/div_26/U41/Y (CLKMX2X2M)                         0.24       1.71 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.44       2.15 f
  U0_ALU/div_26/U64/Y (AND3X1M)                           0.32       2.47 f
  U0_ALU/div_26/U47/Y (CLKMX2X2M)                         0.22       2.69 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.46       3.15 f
  U0_ALU/div_26/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.31       3.46 f
  U0_ALU/div_26/U65/Y (AND2X1M)                           0.26       3.71 f
  U0_ALU/div_26/quotient[5] (ALU_16B_DW_div_uns_0)        0.00       3.71 f
  U0_ALU/U24/Y (AOI222X1M)                                0.35       4.06 r
  U0_ALU/U130/Y (NAND4BX1M)                               0.17       4.23 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       4.23 f
  data arrival time                                                  4.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.18      19.62
  data required time                                                19.62
  --------------------------------------------------------------------------
  data required time                                                19.62
  data arrival time                                                 -4.23
  --------------------------------------------------------------------------
  slack (MET)                                                       15.39


  Startpoint: U0_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)           0.36       0.36 r
  U0_SYS_CTRL/U72/Y (BUFX2M)                              0.24       0.60 r
  U0_SYS_CTRL/U24/Y (INVX2M)                              0.10       0.70 f
  U0_SYS_CTRL/U66/Y (NOR3X2M)                             0.28       0.99 r
  U0_SYS_CTRL/U23/Y (INVX2M)                              0.10       1.09 f
  U0_SYS_CTRL/U170/Y (NAND2X2M)                           0.16       1.24 r
  U0_SYS_CTRL/EN (SYS_CTRL)                               0.00       1.24 r
  U0_ALU/EN (ALU_16B)                                     0.00       1.24 r
  U0_ALU/U11/Y (INVX2M)                                   0.22       1.46 f
  U0_ALU/U146/Y (NAND2BX2M)                               0.11       1.57 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.57 r
  data arrival time                                                  1.57

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                       17.93


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U69/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U77/Y (MX4X1M)                               0.34       3.92 f
  U0_RegFile/U76/Y (AO22X1M)                              0.38       4.30 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U75/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U105/Y (MX4X1M)                              0.34       3.92 f
  U0_RegFile/U104/Y (AO22X1M)                             0.38       4.30 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U74/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U101/Y (MX4X1M)                              0.34       3.92 f
  U0_RegFile/U100/Y (AO22X1M)                             0.38       4.30 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U7/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U73/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U97/Y (MX4X1M)                               0.34       3.92 f
  U0_RegFile/U96/Y (AO22X1M)                              0.38       4.30 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U5/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U72/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U93/Y (MX4X1M)                               0.34       3.92 f
  U0_RegFile/U92/Y (AO22X1M)                              0.38       4.30 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U5/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U71/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U89/Y (MX4X1M)                               0.34       3.92 f
  U0_RegFile/U88/Y (AO22X1M)                              0.38       4.30 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U5/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U70/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U85/Y (MX4X1M)                               0.34       3.92 f
  U0_RegFile/U84/Y (AO22X1M)                              0.38       4.30 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U8/Y (BUFX2M)                                0.16       2.32 f
  U0_RegFile/U5/Y (INVX2M)                                0.77       3.09 r
  U0_RegFile/U83/Y (MX4X1M)                               0.49       3.58 f
  U0_RegFile/U81/Y (MX4X1M)                               0.34       3.92 f
  U0_RegFile/U80/Y (AO22X1M)                              0.38       4.30 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.30 f
  data arrival time                                                  4.30

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -4.30
  --------------------------------------------------------------------------
  slack (MET)                                                       15.35


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U111/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][1]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U110/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][0]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U112/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][2]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U113/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][3]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U114/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][4]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U115/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][5]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U116/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][6]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U27/Y (NAND2X2M)                             0.25       3.03 f
  U0_RegFile/U117/Y (OAI2BB2X1M)                          0.18       3.20 r
  U0_RegFile/Reg_file_reg[0][7]/D (DFFRQX2M)              0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[0][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.29


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U234/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][7]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U233/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][6]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U232/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][5]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U231/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][4]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U230/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][3]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U229/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][2]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U228/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][1]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[15][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U26/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U227/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[15][0]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[15][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U226/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][7]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U225/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][6]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U224/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][5]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U223/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][4]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U222/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][3]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U221/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][2]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U220/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][1]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[14][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U25/Y (NAND2X2M)                             0.22       3.01 r
  U0_RegFile/U219/Y (OAI2BB2X1M)                          0.19       3.20 r
  U0_RegFile/Reg_file_reg[14][0]/D (DFFRQX2M)             0.00       3.20 r
  data arrival time                                                  3.20

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[14][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U154/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U153/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U152/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U151/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U150/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U149/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U148/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[9][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U14/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U147/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[9][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[9][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U146/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U145/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U144/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U143/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U142/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U141/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U140/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[8][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U13/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U139/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[8][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[8][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U137/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U132/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U136/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U135/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U138/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U134/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U133/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[1][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U4/Y (NOR2X2M)                               0.28       2.78 r
  U0_RegFile/U12/Y (NAND2X2M)                             0.23       3.01 f
  U0_RegFile/U131/Y (OAI2BB2X1M)                          0.18       3.19 r
  U0_RegFile/Reg_file_reg[1][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[1][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U202/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U201/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U200/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U199/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U198/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U197/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U196/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[7][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U22/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U195/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[7][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[7][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U194/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][7]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U193/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][6]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U192/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][5]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U191/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][4]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U190/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][3]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U189/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][2]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U188/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][1]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[6][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U77/Y (NOR2X2M)                             0.07       1.40 f
  U0_SYS_CTRL/U76/Y (MX2X2M)                              0.22       1.61 f
  U0_SYS_CTRL/Address[1] (SYS_CTRL)                       0.00       1.61 f
  U4/Y (BUFX2M)                                           0.37       1.98 f
  U0_RegFile/Address[1] (Register_file)                   0.00       1.98 f
  U0_RegFile/U108/Y (INVX2M)                              0.16       2.14 r
  U0_RegFile/U9/Y (BUFX2M)                                0.12       2.26 r
  U0_RegFile/U6/Y (INVX2M)                                0.23       2.50 f
  U0_RegFile/U51/Y (AND2X2M)                              0.29       2.79 f
  U0_RegFile/U21/Y (NAND2X2M)                             0.21       3.00 r
  U0_RegFile/U187/Y (OAI2BB2X1M)                          0.19       3.19 r
  U0_RegFile/Reg_file_reg[6][0]/D (DFFRQX2M)              0.00       3.19 r
  data arrival time                                                  3.19

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[6][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -3.19
  --------------------------------------------------------------------------
  slack (MET)                                                       16.30


  Startpoint: U0_RegFile/Reg_file_reg[2][3]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_ref_sync/sync_reg_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/Reg_file_reg[2][3]/CK (DFFRQX2M)             0.00       0.00 r
  U0_RegFile/Reg_file_reg[2][3]/Q (DFFRQX2M)              0.58       0.58 f
  U0_RegFile/REG2[3] (Register_file)                      0.00       0.58 f
  U0_UART/prescale[1] (UART)                              0.00       0.58 f
  U0_UART/uart_rx/prescale[1] (UART_RX)                   0.00       0.58 f
  U0_UART/uart_rx/FSM_dut/prescale[1] (FSM)               0.00       0.58 f
  U0_UART/uart_rx/FSM_dut/U13/Y (OR2X2M)                  0.21       0.79 f
  U0_UART/uart_rx/FSM_dut/U37/Y (OR2X1M)                  0.24       1.03 f
  U0_UART/uart_rx/FSM_dut/U39/Y (OR2X1M)                  0.25       1.27 f
  U0_UART/uart_rx/FSM_dut/U41/Y (OR2X1M)                  0.25       1.52 f
  U0_UART/uart_rx/FSM_dut/U44/Y (AO21XLM)                 0.28       1.80 f
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.30       2.10 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       2.52 r
  U0_UART/uart_rx/FSM_dut/U11/Y (NAND3BX2M)               0.18       2.70 f
  U0_UART/uart_rx/FSM_dut/U12/Y (NOR2X2M)                 0.12       2.81 r
  U0_UART/uart_rx/FSM_dut/data_valid (FSM)                0.00       2.81 r
  U0_UART/uart_rx/data_valid (UART_RX)                    0.00       2.81 r
  U0_UART/RX_OUT_V (UART)                                 0.00       2.81 r
  U0_ref_sync/bus_enable (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       2.81 r
  U0_ref_sync/sync_reg_reg[0]/D (DFFRQX2M)                0.00       2.81 r
  data arrival time                                                  2.81

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ref_sync/sync_reg_reg[0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.30      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                       16.69


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[2][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U17/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U118/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[2][1]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[2][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[2][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U17/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U122/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[2][5]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[2][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[2][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U17/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U123/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[2][6]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[2][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[2][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U17/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U121/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[2][4]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[2][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[2][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U17/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U120/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[2][3]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[2][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[2][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U17/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U119/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[2][2]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[2][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U178/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][7]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U177/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][6]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U176/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][5]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U175/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][4]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U174/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][3]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U173/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][2]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U172/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][1]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[4][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U52/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U19/Y (NAND2X2M)                             0.22       2.59 r
  U0_RegFile/U171/Y (OAI2BB2X1M)                          0.19       2.78 r
  U0_RegFile/Reg_file_reg[4][0]/D (DFFRQX2M)              0.00       2.78 r
  data arrival time                                                  2.78

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[4][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                       16.71


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][7]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U162/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][7]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][7]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][6]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U161/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][6]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][6]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][5]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U160/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][5]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][5]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U159/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][4]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U158/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][3]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U157/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][2]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U156/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][1]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[10][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U15/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U155/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[10][0]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[10][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[12][4]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U207/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[12][4]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[12][4]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[12][3]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U206/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[12][3]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[12][3]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[12][2]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U205/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[12][2]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[12][2]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[12][1]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U204/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[12][1]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[12][1]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_SYS_CTRL/cmd_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_REF)
  Endpoint: U0_RegFile/Reg_file_reg[12][0]
            (rising edge-triggered flip-flop clocked by CLK_REF)
  Path Group: CLK_REF
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_REF (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/cmd_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_SYS_CTRL/cmd_reg[5]/Q (DFFRQX2M)                     0.48       0.48 f
  U0_SYS_CTRL/U9/Y (NOR4X1M)                              0.41       0.89 r
  U0_SYS_CTRL/U19/Y (NAND2X2M)                            0.19       1.08 f
  U0_SYS_CTRL/U17/Y (NOR2X2M)                             0.25       1.33 r
  U0_SYS_CTRL/U70/Y (OAI2BB2X1M)                          0.20       1.53 r
  U0_SYS_CTRL/U78/Y (MX2X2M)                              0.18       1.71 r
  U0_SYS_CTRL/Address[0] (SYS_CTRL)                       0.00       1.71 r
  U5/Y (BUFX2M)                                           0.34       2.05 r
  U0_RegFile/Address[0] (Register_file)                   0.00       2.05 r
  U0_RegFile/U109/Y (INVX2M)                              0.10       2.15 f
  U0_RegFile/U53/Y (AND2X2M)                              0.22       2.37 f
  U0_RegFile/U23/Y (NAND2X2M)                             0.21       2.59 r
  U0_RegFile/U203/Y (OAI2BB2X1M)                          0.19       2.77 r
  U0_RegFile/Reg_file_reg[12][0]/D (DFFRQX2M)             0.00       2.77 r
  data arrival time                                                  2.77

  clock CLK_REF (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/Reg_file_reg[12][0]/CK (DFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                       16.72


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/toggle_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.51       0.51 f
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.07       0.58 r
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.19       0.77 r
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.08       0.85 f
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.31       1.16 r
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.11       1.27 f
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.29       1.56 r
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.17       1.73 f
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.09       1.82 r
  U0_ClkDiv/U50/Y (OA21X1M)                               0.21       2.03 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.16       2.19 f
  U0_ClkDiv/U44/Y (OR2X1M)                                0.27       2.45 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.19       2.64 f
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.90 f
  U0_ClkDiv/U21/Y (MXI2X1M)                               0.14       3.04 r
  U0_ClkDiv/U20/Y (NAND4X1M)                              0.13       3.18 f
  U0_ClkDiv/toggle_reg/D (DFFSQX2M)                       0.00       3.18 f
  data arrival time                                                  3.18

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/toggle_reg/CK (DFFSQX2M)                      0.00     271.00 r
  library setup time                                     -0.26     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.57


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/toggle_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.51       0.51 f
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.07       0.58 r
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.19       0.77 r
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.08       0.85 f
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.31       1.16 r
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.11       1.27 f
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.29       1.56 r
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.17       1.73 f
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.09       1.82 r
  U1_ClkDiv/U50/Y (OA21X1M)                               0.21       2.03 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.16       2.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       2.45 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.19       2.64 f
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.90 f
  U1_ClkDiv/U21/Y (MXI2X1M)                               0.14       3.04 r
  U1_ClkDiv/U20/Y (NAND4X1M)                              0.13       3.18 f
  U1_ClkDiv/toggle_reg/D (DFFSQX2M)                       0.00       3.18 f
  data arrival time                                                  3.18

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/toggle_reg/CK (DFFSQX2M)                      0.00     271.00 r
  library setup time                                     -0.26     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.57


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U26/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U25/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U23/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U24/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U27/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U28/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U22/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.22       0.75 f
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.01 r
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.14 f
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.35 r
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.45 f
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.62 r
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.77 f
  U1_ClkDiv/U50/Y (OA21X1M)                               0.23       2.00 f
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.11 r
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.21 f
  U1_ClkDiv/U31/Y (AND2X1M)                               0.20       2.41 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.57 r
  U1_ClkDiv/U4/Y (AND3X2M)                                0.26       2.84 r
  U1_ClkDiv/U29/Y (AND2X1M)                               0.15       2.98 r
  U1_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       2.98 r
  data arrival time                                                  2.98

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.73


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U26/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U25/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U23/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U24/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U27/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U28/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[7]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U22/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[7]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[7]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.43       0.43 r
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.10       0.53 f
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.20       0.73 f
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.26       1.00 r
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.13       1.13 f
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.21       1.33 r
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.10       1.44 f
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.16       1.60 r
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.15       1.76 f
  U0_ClkDiv/U50/Y (OA21X1M)                               0.23       1.99 f
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.11       2.10 r
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.10       2.20 f
  U0_ClkDiv/U31/Y (AND2X1M)                               0.20       2.40 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.16       2.56 r
  U0_ClkDiv/U4/Y (AND3X2M)                                0.26       2.82 r
  U0_ClkDiv/U29/Y (AND2X1M)                               0.15       2.97 r
  U0_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       2.97 r
  data arrival time                                                  2.97

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                      267.74


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U0_ClkDiv/clk_reg_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.51       0.51 f
  U0_ClkDiv/U63/Y (CLKNAND2X2M)                           0.07       0.58 r
  U0_ClkDiv/U60/Y (AOI2B1X1M)                             0.19       0.77 r
  U0_ClkDiv/U59/Y (AOI221XLM)                             0.08       0.85 f
  U0_ClkDiv/U58/Y (AOI221XLM)                             0.31       1.16 r
  U0_ClkDiv/U56/Y (NOR3X1M)                               0.11       1.27 f
  U0_ClkDiv/U55/Y (AOI221XLM)                             0.29       1.56 r
  U0_ClkDiv/U53/Y (OAI22X1M)                              0.17       1.73 f
  U0_ClkDiv/U51/Y (OAI2B11X1M)                            0.09       1.82 r
  U0_ClkDiv/U50/Y (OA21X1M)                               0.21       2.03 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.16       2.19 f
  U0_ClkDiv/U44/Y (OR2X1M)                                0.27       2.45 f
  U0_ClkDiv/U30/Y (NOR2BX1M)                              0.19       2.64 f
  U0_ClkDiv/U19/Y (NOR2X1M)                               0.11       2.74 r
  U0_ClkDiv/U18/Y (CLKXOR2X2M)                            0.22       2.96 r
  U0_ClkDiv/clk_reg_reg/D (DFFRQX2M)                      0.00       2.96 r
  data arrival time                                                  2.96

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/clk_reg_reg/CK (DFFRQX2M)                     0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.75


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by CLK_UART)
  Endpoint: U1_ClkDiv/clk_reg_reg
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.51       0.51 f
  U1_ClkDiv/U63/Y (CLKNAND2X2M)                           0.07       0.58 r
  U1_ClkDiv/U60/Y (AOI2B1X1M)                             0.19       0.77 r
  U1_ClkDiv/U59/Y (AOI221XLM)                             0.08       0.85 f
  U1_ClkDiv/U58/Y (AOI221XLM)                             0.31       1.16 r
  U1_ClkDiv/U56/Y (NOR3X1M)                               0.11       1.27 f
  U1_ClkDiv/U55/Y (AOI221XLM)                             0.29       1.56 r
  U1_ClkDiv/U53/Y (OAI22X1M)                              0.17       1.73 f
  U1_ClkDiv/U51/Y (OAI2B11X1M)                            0.09       1.82 r
  U1_ClkDiv/U50/Y (OA21X1M)                               0.21       2.03 r
  U1_ClkDiv/U45/Y (NAND4X1M)                              0.16       2.19 f
  U1_ClkDiv/U44/Y (OR2X1M)                                0.27       2.45 f
  U1_ClkDiv/U30/Y (NOR2BX1M)                              0.19       2.64 f
  U1_ClkDiv/U19/Y (NOR2X1M)                               0.11       2.74 r
  U1_ClkDiv/U18/Y (CLKXOR2X2M)                            0.22       2.96 r
  U1_ClkDiv/clk_reg_reg/D (DFFRQX2M)                      0.00       2.96 r
  data arrival time                                                  2.96

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/clk_reg_reg/CK (DFFRQX2M)                     0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.75


  Startpoint: U0_RST_SYNC/rst_reg_reg[0]/CK
              (internal path startpoint clocked by CLK_UART)
  Endpoint: U0_RST_SYNC/rst_reg_reg[1]
            (rising edge-triggered flip-flop clocked by CLK_UART)
  Path Group: CLK_UART
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_UART (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/rst_reg_reg[0]/Q (DFFRQX2M)                 0.36       0.36 r
  U0_RST_SYNC/rst_reg_reg[1]/D (DFFRQX2M)                 0.00       0.36 r
  data arrival time                                                  0.36

  clock CLK_UART (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_RST_SYNC/rst_reg_reg[1]/CK (DFFRQX2M)                0.00     271.00 r
  library setup time                                     -0.29     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.35


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: RX_Error (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/error_happened (FSM)            0.00       1.34 r
  U0_UART/uart_rx/error_happened (UART_RX)                0.00       1.34 r
  U0_UART/RX_Error (UART)                                 0.00       1.34 r
  RX_Error (out)                                          0.00       1.34 r
  data arrival time                                                  1.34

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  output external delay                                 -54.24     216.76
  data required time                                               216.76
  --------------------------------------------------------------------------
  data required time                                               216.76
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                      215.42


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/start_frame_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.24      54.24 r
  UART_RX_IN (in)                                         0.01      54.25 r
  U6/Y (BUFX2M)                                           0.15      54.40 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.40 r
  U0_UART/uart_rx/RX_IN (UART_RX)                         0.00      54.40 r
  U0_UART/uart_rx/FSM_dut/RX_IN (FSM)                     0.00      54.40 r
  U0_UART/uart_rx/FSM_dut/U16/Y (OAI32X1M)                0.12      54.52 f
  U0_UART/uart_rx/FSM_dut/U15/Y (OAI2BB2X1M)              0.25      54.76 f
  U0_UART/uart_rx/FSM_dut/U4/Y (AOI221XLM)                0.47      55.23 r
  U0_UART/uart_rx/FSM_dut/U5/Y (NOR3X2M)                  0.12      55.35 f
  U0_UART/uart_rx/FSM_dut/start_frame_reg/D (DFFRQX2M)
                                                          0.00      55.35 f
  data arrival time                                                 55.35

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/FSM_dut/start_frame_reg/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.18     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.47


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.24      54.24 r
  UART_RX_IN (in)                                         0.01      54.25 r
  U6/Y (BUFX2M)                                           0.15      54.40 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.40 r
  U0_UART/uart_rx/RX_IN (UART_RX)                         0.00      54.40 r
  U0_UART/uart_rx/FSM_dut/RX_IN (FSM)                     0.00      54.40 r
  U0_UART/uart_rx/FSM_dut/U16/Y (OAI32X1M)                0.12      54.52 f
  U0_UART/uart_rx/FSM_dut/U15/Y (OAI2BB2X1M)              0.25      54.76 f
  U0_UART/uart_rx/FSM_dut/U4/Y (AOI221XLM)                0.47      55.23 r
  U0_UART/uart_rx/FSM_dut/U6/Y (INVX2M)                   0.07      55.30 f
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      55.30 f
  data arrival time                                                 55.30

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.17     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                -55.30
  --------------------------------------------------------------------------
  slack (MET)                                                      215.53


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.24      54.24 r
  UART_RX_IN (in)                                         0.01      54.25 r
  U6/Y (BUFX2M)                                           0.15      54.40 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.40 r
  U0_UART/uart_rx/RX_IN (UART_RX)                         0.00      54.40 r
  U0_UART/uart_rx/dat_samp_dut/RX_IN (data_sampling)      0.00      54.40 r
  U0_UART/uart_rx/dat_samp_dut/U6/Y (INVX2M)              0.06      54.47 f
  U0_UART/uart_rx/dat_samp_dut/U16/Y (OAI21X2M)           0.13      54.60 r
  U0_UART/uart_rx/dat_samp_dut/U15/Y (AOI22X1M)           0.11      54.70 f
  U0_UART/uart_rx/dat_samp_dut/U14/Y (NOR2X2M)            0.10      54.80 r
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00      54.80 r
  data arrival time                                                 54.80

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/dat_samp_dut/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.31     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                -54.80
  --------------------------------------------------------------------------
  slack (MET)                                                      215.89


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.24      54.24 r
  UART_RX_IN (in)                                         0.01      54.25 r
  U6/Y (BUFX2M)                                           0.15      54.40 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.40 r
  U0_UART/uart_rx/RX_IN (UART_RX)                         0.00      54.40 r
  U0_UART/uart_rx/dat_samp_dut/RX_IN (data_sampling)      0.00      54.40 r
  U0_UART/uart_rx/dat_samp_dut/U6/Y (INVX2M)              0.06      54.47 f
  U0_UART/uart_rx/dat_samp_dut/U11/Y (OAI32X1M)           0.28      54.75 r
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/D (DFFRQX2M)
                                                          0.00      54.75 r
  data arrival time                                                 54.75

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/dat_samp_dut/data_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.35     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -54.75
  --------------------------------------------------------------------------
  slack (MET)                                                      215.91


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.24      54.24 r
  UART_RX_IN (in)                                         0.01      54.25 r
  U6/Y (BUFX2M)                                           0.15      54.40 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.40 r
  U0_UART/uart_rx/RX_IN (UART_RX)                         0.00      54.40 r
  U0_UART/uart_rx/dat_samp_dut/RX_IN (data_sampling)      0.00      54.40 r
  U0_UART/uart_rx/dat_samp_dut/U19/Y (AOI32X1M)           0.18      54.58 f
  U0_UART/uart_rx/dat_samp_dut/U18/Y (INVX2M)             0.08      54.66 r
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/D (DFFRQX2M)
                                                          0.00      54.66 r
  data arrival time                                                 54.66

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/dat_samp_dut/data_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                -54.66
  --------------------------------------------------------------------------
  slack (MET)                                                      216.04


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U4/Y (INVX2M)          0.12       2.28 r
  U0_UART/uart_rx/deserializer_dut/U33/Y (NAND3X2M)       0.11       2.39 f
  U0_UART/uart_rx/deserializer_dut/U32/Y (AOI2B1X1M)      0.23       2.62 f
  U0_UART/uart_rx/deserializer_dut/U31/Y (OAI2BB2X1M)     0.17       2.80 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       2.80 r
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      267.89


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U4/Y (INVX2M)          0.12       2.28 r
  U0_UART/uart_rx/deserializer_dut/U33/Y (NAND3X2M)       0.11       2.39 f
  U0_UART/uart_rx/deserializer_dut/U30/Y (AOI2B1X1M)      0.23       2.62 f
  U0_UART/uart_rx/deserializer_dut/U29/Y (OAI2BB2X1M)     0.17       2.80 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       2.80 r
  data arrival time                                                  2.80

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.80
  --------------------------------------------------------------------------
  slack (MET)                                                      267.89


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U15/Y (NOR2X2M)        0.28       2.44 r
  U0_UART/uart_rx/deserializer_dut/U26/Y (AOI31X2M)       0.16       2.60 f
  U0_UART/uart_rx/deserializer_dut/U25/Y (OAI2BB2X1M)     0.18       2.77 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       2.77 r
  data arrival time                                                  2.77

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      267.91


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U15/Y (NOR2X2M)        0.28       2.44 r
  U0_UART/uart_rx/deserializer_dut/U24/Y (AOI31X2M)       0.16       2.60 f
  U0_UART/uart_rx/deserializer_dut/U23/Y (OAI2BB2X1M)     0.18       2.77 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       2.77 r
  data arrival time                                                  2.77

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      267.91


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U15/Y (NOR2X2M)        0.28       2.44 r
  U0_UART/uart_rx/deserializer_dut/U22/Y (AOI31X2M)       0.16       2.60 f
  U0_UART/uart_rx/deserializer_dut/U21/Y (OAI2BB2X1M)     0.18       2.77 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       2.77 r
  data arrival time                                                  2.77

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      267.91


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U15/Y (NOR2X2M)        0.28       2.44 r
  U0_UART/uart_rx/deserializer_dut/U20/Y (AOI31X2M)       0.16       2.60 f
  U0_UART/uart_rx/deserializer_dut/U19/Y (OAI2BB2X1M)     0.18       2.77 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       2.77 r
  data arrival time                                                  2.77

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.77
  --------------------------------------------------------------------------
  slack (MET)                                                      267.91


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U15/Y (NOR2X2M)        0.28       2.44 r
  U0_UART/uart_rx/deserializer_dut/U6/Y (NOR2BX2M)        0.11       2.55 f
  U0_UART/uart_rx/deserializer_dut/U8/Y (OAI21X2M)        0.13       2.68 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.31     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                      268.01


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U15/Y (NOR2X2M)        0.28       2.44 r
  U0_UART/uart_rx/deserializer_dut/U6/Y (NOR2BX2M)        0.11       2.55 f
  U0_UART/uart_rx/deserializer_dut/U17/Y (OAI22X1M)       0.11       2.66 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.33     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.01


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U4/Y (INVX2M)          0.12       2.28 r
  U0_UART/uart_rx/deserializer_dut/U16/Y (NAND2X2M)       0.13       2.41 f
  U0_UART/uart_rx/deserializer_dut/U11/Y (OAI31X1M)       0.25       2.66 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.33     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.01


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U15/Y (NOR2X2M)        0.28       2.44 r
  U0_UART/uart_rx/deserializer_dut/U7/Y (OAI21BX1M)       0.16       2.61 r
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       2.61 r
  data arrival time                                                  2.61

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.31     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U7/Y (INVX2M)                   0.18       1.75 f
  U0_UART/uart_rx/FSM_dut/U23/Y (NOR3X2M)                 0.25       2.00 r
  U0_UART/uart_rx/FSM_dut/deser_en (FSM)                  0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/deser_en (deserializer)
                                                          0.00       2.00 r
  U0_UART/uart_rx/deserializer_dut/U5/Y (NAND2X2M)        0.16       2.16 f
  U0_UART/uart_rx/deserializer_dut/U4/Y (INVX2M)          0.12       2.28 r
  U0_UART/uart_rx/deserializer_dut/U28/Y (AOI31X2M)       0.12       2.40 f
  U0_UART/uart_rx/deserializer_dut/U27/Y (OAI2BB2X1M)     0.18       2.57 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       2.57 r
  data arrival time                                                  2.57

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.32     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      268.11


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U5/Y (AOI21X2M)                0.09       2.24 f
  U0_UART/uart_rx/edge_dut/U13/Y (OA21X2M)                0.17       2.41 f
  U0_UART/uart_rx/edge_dut/U11/Y (OAI32X1M)               0.11       2.52 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.52 r
  data arrival time                                                  2.52

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.35     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                      268.14


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U3/Y (INVX2M)                  0.10       2.25 f
  U0_UART/uart_rx/edge_dut/U10/Y (OAI32X1M)               0.13       2.38 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.38 r
  data arrival time                                                  2.38

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.35     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                      268.28


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U5/Y (AOI21X2M)                0.09       2.24 f
  U0_UART/uart_rx/edge_dut/U15/Y (OAI22X1M)               0.11       2.36 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.36 r
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.33     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.32


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U20/Y (AND2X2M)                0.17       2.32 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U9/Y (AND2X2M)                 0.17       2.32 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U8/Y (AND2X2M)                 0.17       2.32 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U21/Y (AND2X2M)                0.17       2.32 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U4/Y (NOR2X2M)                 0.27       2.15 r
  U0_UART/uart_rx/edge_dut/U7/Y (AND2X2M)                 0.17       2.32 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.32 r
  data arrival time                                                  2.32

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                      268.38


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U22/Y (AOI31XLM)                0.22       1.79 f
  U0_UART/uart_rx/FSM_dut/U20/Y (AOI31XLM)                0.20       1.99 r
  U0_UART/uart_rx/FSM_dut/U19/Y (OAI21XLM)                0.17       2.16 f
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       2.16 f
  data arrival time                                                  2.16

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.19     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[1]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U14/Y (NOR3X8M)                 0.80       1.34 r
  U0_UART/uart_rx/FSM_dut/U28/Y (OR2X2M)                  0.22       1.55 r
  U0_UART/uart_rx/FSM_dut/enable (FSM)                    0.00       1.55 r
  U0_UART/uart_rx/edge_dut/enable (edge_bit_counter)      0.00       1.55 r
  U0_UART/uart_rx/edge_dut/U14/Y (NOR2BX2M)               0.22       1.77 r
  U0_UART/uart_rx/edge_dut/U6/Y (INVX2M)                  0.10       1.88 f
  U0_UART/uart_rx/edge_dut/U17/Y (NOR2X2M)                0.10       1.98 r
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       1.98 r
  data arrival time                                                  1.98

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/edge_dut/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.30     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.72


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/edge_cnt[0] (FSM)               0.00       0.54 f
  U0_UART/uart_rx/FSM_dut/U45/Y (NOR2BX1M)                0.21       0.74 f
  U0_UART/uart_rx/FSM_dut/U46/Y (OAI2B2X1M)               0.20       0.95 r
  U0_UART/uart_rx/FSM_dut/U49/Y (NAND4BBX1M)              0.21       1.16 f
  U0_UART/uart_rx/FSM_dut/U53/Y (NOR4X1M)                 0.42       1.58 r
  U0_UART/uart_rx/FSM_dut/U26/Y (NAND4BXLM)               0.23       1.81 f
  U0_UART/uart_rx/FSM_dut/U24/Y (NAND4BX1M)               0.13       1.94 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.94 r
  data arrival time                                                  1.94

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.31     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                      268.75


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/dat_samp_dut/edge_cnt[0] (data_sampling)
                                                          0.00       0.54 f
  U0_UART/uart_rx/dat_samp_dut/U63/Y (NOR2BX1M)           0.21       0.74 f
  U0_UART/uart_rx/dat_samp_dut/U64/Y (OAI2B2X1M)          0.22       0.96 r
  U0_UART/uart_rx/dat_samp_dut/U65/Y (CLKNAND2X2M)        0.12       1.08 f
  U0_UART/uart_rx/dat_samp_dut/U68/Y (NOR4X1M)            0.24       1.33 r
  U0_UART/uart_rx/dat_samp_dut/U7/Y (NOR3X2M)             0.11       1.43 f
  U0_UART/uart_rx/dat_samp_dut/U4/Y (NAND3X2M)            0.12       1.56 r
  U0_UART/uart_rx/dat_samp_dut/U9/Y (NAND3X2M)            0.10       1.66 f
  U0_UART/uart_rx/dat_samp_dut/U8/Y (OAI22X1M)            0.19       1.85 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.85 r
  data arrival time                                                  1.85

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.33     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/dat_samp_dut/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/edge_dut/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/edge_dut/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.54 f
  U0_UART/uart_rx/dat_samp_dut/edge_cnt[0] (data_sampling)
                                                          0.00       0.54 f
  U0_UART/uart_rx/dat_samp_dut/U63/Y (NOR2BX1M)           0.21       0.74 f
  U0_UART/uart_rx/dat_samp_dut/U64/Y (OAI2B2X1M)          0.22       0.96 r
  U0_UART/uart_rx/dat_samp_dut/U65/Y (CLKNAND2X2M)        0.12       1.08 f
  U0_UART/uart_rx/dat_samp_dut/U68/Y (NOR4X1M)            0.24       1.33 r
  U0_UART/uart_rx/dat_samp_dut/U7/Y (NOR3X2M)             0.11       1.43 f
  U0_UART/uart_rx/dat_samp_dut/U4/Y (NAND3X2M)            0.12       1.56 r
  U0_UART/uart_rx/dat_samp_dut/U9/Y (NAND3X2M)            0.10       1.66 f
  U0_UART/uart_rx/dat_samp_dut/U22/Y (OAI22X1M)           0.19       1.85 r
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.85 r
  data arrival time                                                  1.85

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/dat_samp_dut/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.33     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/parity_chk_dut/par_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/deserializer_dut/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/uart_rx/deserializer_dut/P_DATA[5] (deserializer)
                                                          0.00       0.47 f
  U0_UART/uart_rx/parity_chk_dut/P_DATA[5] (parity_check)
                                                          0.00       0.47 f
  U0_UART/uart_rx/parity_chk_dut/U5/Y (XOR3XLM)           0.50       0.97 f
  U0_UART/uart_rx/parity_chk_dut/U10/Y (XOR3XLM)          0.42       1.39 r
  U0_UART/uart_rx/parity_chk_dut/U8/Y (AOI22X1M)          0.10       1.49 f
  U0_UART/uart_rx/parity_chk_dut/U7/Y (NOR2BX2M)          0.11       1.60 r
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/D (DFFRQX2M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/parity_chk_dut/par_err_reg/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.31     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                      269.10


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/stop_dut/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.54       0.54 f
  U0_UART/uart_rx/FSM_dut/U3/Y (NOR3BX2M)                 0.43       0.97 r
  U0_UART/uart_rx/FSM_dut/stp_chk_en (FSM)                0.00       0.97 r
  U0_UART/uart_rx/stop_dut/stp_chk_en (stop_check)        0.00       0.97 r
  U0_UART/uart_rx/stop_dut/U3/Y (INVX2M)                  0.09       1.06 f
  U0_UART/uart_rx/stop_dut/U2/Y (OAI2BB2X1M)              0.15       1.21 r
  U0_UART/uart_rx/stop_dut/stp_err_reg/D (DFFRQX2M)       0.00       1.21 r
  data arrival time                                                  1.21

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/stop_dut/stp_err_reg/CK (DFFRQX2M)      0.00     271.00 r
  library setup time                                     -0.31     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                      269.47


  Startpoint: U0_UART/uart_rx/FSM_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/uart_rx/strt_dut/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/uart_rx/FSM_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/uart_rx/FSM_dut/U18/Y (INVX2M)                  0.18       0.66 r
  U0_UART/uart_rx/FSM_dut/U31/Y (NAND2X2M)                0.13       0.79 f
  U0_UART/uart_rx/FSM_dut/U32/Y (NOR2X2M)                 0.16       0.94 r
  U0_UART/uart_rx/FSM_dut/strt_chk_en (FSM)               0.00       0.94 r
  U0_UART/uart_rx/strt_dut/strt_chk_en (start_check)      0.00       0.94 r
  U0_UART/uart_rx/strt_dut/U2/Y (AO2B2X2M)                0.34       1.29 f
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock RX_CLK (rise edge)                              271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/uart_rx/strt_dut/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.16     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                      269.55


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/Uart_tx/fsm_dut/U9/Y (NAND2X2M)                 0.11       0.60 r
  U0_UART/Uart_tx/fsm_dut/U7/Y (INVX2M)                   0.06       0.66 f
  U0_UART/Uart_tx/fsm_dut/mux_sel[1] (FSM_tx)             0.00       0.66 f
  U0_UART/Uart_tx/mux_dut/mux_sel[1] (MUX)                0.00       0.66 f
  U0_UART/Uart_tx/mux_dut/U6/Y (NOR2BX2M)                 0.15       0.81 f
  U0_UART/Uart_tx/mux_dut/U4/Y (OAI21X4M)                 0.67       1.48 r
  U0_UART/Uart_tx/mux_dut/TX_OUT (MUX)                    0.00       1.48 r
  U0_UART/Uart_tx/TX_OUT (UART_tx)                        0.00       1.48 r
  U0_UART/TX_OUT_S (UART)                                 0.00       1.48 r
  UART_TX_O (out)                                         0.00       1.48 r
  data arrival time                                                  1.48

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  output external delay                               -1735.68    6942.52
  data required time                                              6942.52
  --------------------------------------------------------------------------
  data required time                                              6942.52
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                     6941.04


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/parity_dut/PAR_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U103/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U102/Y (MX2X2M)                       0.24       1.66 f
  U0_UART_FIFO/FIFO/rdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[5] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[5] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/parity_dut/P_DATA[5] (Parity_Calc)      0.00       1.66 f
  U0_UART/Uart_tx/parity_dut/U6/Y (XOR3XLM)               0.50       2.15 f
  U0_UART/Uart_tx/parity_dut/U4/Y (XOR3XLM)               0.49       2.65 f
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/D (EDFFHQX2M)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/CK (EDFFHQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.38    8677.83
  data required time                                              8677.83
  --------------------------------------------------------------------------
  data required time                                              8677.83
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.18


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U108/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U107/Y (MX2X2M)                       0.26       1.67 f
  U0_UART_FIFO/FIFO/rdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.67 f
  U0_UART_FIFO/rdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.67 f
  U0_UART/TX_IN_P[0] (UART)                               0.00       1.67 f
  U0_UART/Uart_tx/P_DATA[0] (UART_tx)                     0.00       1.67 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[0] (serializer)
                                                          0.00       1.67 f
  U0_UART/Uart_tx/serializer_dut/U23/Y (AO22X1M)          0.32       1.99 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/D (DFFRQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[0]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.04


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U94/Y (MX4X1M)                        0.45       1.42 f
  U0_UART_FIFO/FIFO/U93/Y (MX2X2M)                        0.25       1.66 f
  U0_UART_FIFO/FIFO/rdata[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[6] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[6] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[6] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[6] (serializer)
                                                          0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/U29/Y (AO22X1M)          0.32       1.98 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/D (DFFRQX2M)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[6]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.05


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U111/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U110/Y (MX2X2M)                       0.25       1.66 f
  U0_UART_FIFO/FIFO/rdata[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[2] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[2] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[2] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[2] (serializer)
                                                          0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/U25/Y (AO22X1M)          0.32       1.98 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/D (DFFRQX2M)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[2]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.05


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U97/Y (MX4X1M)                        0.45       1.42 f
  U0_UART_FIFO/FIFO/U96/Y (MX2X2M)                        0.25       1.66 f
  U0_UART_FIFO/FIFO/rdata[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[7] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[7] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[7] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[7] (serializer)
                                                          0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/U30/Y (AO22X1M)          0.32       1.98 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/D (DFFRQX2M)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[7]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.06


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U114/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U113/Y (MX2X2M)                       0.25       1.66 f
  U0_UART_FIFO/FIFO/rdata[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[3] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[3] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[3] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[3] (serializer)
                                                          0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/U26/Y (AO22X1M)          0.32       1.98 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/D (DFFRQX2M)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[3]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.06


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U100/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U99/Y (MX2X2M)                        0.24       1.66 f
  U0_UART_FIFO/FIFO/rdata[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[4] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[4] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[4] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[4] (serializer)
                                                          0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/U27/Y (AO22X1M)          0.32       1.98 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/D (DFFRQX2M)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[4]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.06


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U103/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U102/Y (MX2X2M)                       0.24       1.66 f
  U0_UART_FIFO/FIFO/rdata[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[5] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[5] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[5] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[5] (serializer)
                                                          0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/U28/Y (AO22X1M)          0.32       1.97 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/D (DFFRQX2M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[5]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.06


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Register_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U117/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U116/Y (MX2X2M)                       0.24       1.66 f
  U0_UART_FIFO/FIFO/rdata[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.66 f
  U0_UART_FIFO/rdata[1] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.66 f
  U0_UART/TX_IN_P[1] (UART)                               0.00       1.66 f
  U0_UART/Uart_tx/P_DATA[1] (UART_tx)                     0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[1] (serializer)
                                                          0.00       1.66 f
  U0_UART/Uart_tx/serializer_dut/U24/Y (AO22X1M)          0.32       1.97 f
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/D (DFFRQX2M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Register_reg[1]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.06


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/Q (DFFRQX2M)       0.42       0.42 r
  U0_UART_FIFO/fifo_rd/raddr[0] (FIFO_RD_addr3)           0.00       0.42 r
  U0_UART_FIFO/FIFO/raddr[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       0.42 r
  U0_UART_FIFO/FIFO/U106/Y (BUFX2M)                       0.55       0.97 r
  U0_UART_FIFO/FIFO/U108/Y (MX4X1M)                       0.45       1.42 f
  U0_UART_FIFO/FIFO/U107/Y (MX2X2M)                       0.26       1.67 f
  U0_UART_FIFO/FIFO/rdata[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_addr3_FIFO_DEPTH8)
                                                          0.00       1.67 f
  U0_UART_FIFO/rdata[0] (ASYNC_FIFO_DATA_WIDTH8_addr3)
                                                          0.00       1.67 f
  U0_UART/TX_IN_P[0] (UART)                               0.00       1.67 f
  U0_UART/Uart_tx/P_DATA[0] (UART_tx)                     0.00       1.67 f
  U0_UART/Uart_tx/serializer_dut/P_DATA[0] (serializer)
                                                          0.00       1.67 f
  U0_UART/Uart_tx/serializer_dut/U20/Y (MXI2X1M)          0.13       1.80 r
  U0_UART/Uart_tx/serializer_dut/U19/Y (NAND2X2M)         0.07       1.87 f
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/D (DFFSQX2M)
                                                          0.00       1.87 f
  data arrival time                                                  1.87

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/ser_data_reg/CK (DFFSQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.25    8677.95
  data required time                                              8677.95
  --------------------------------------------------------------------------
  data required time                                              8677.95
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.07


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/Q (DFFRQX2M)       0.79       0.79 r
  U0_UART_FIFO/fifo_rd/U16/Y (NAND2X2M)                   0.18       0.97 f
  U0_UART_FIFO/fifo_rd/U25/Y (CLKXOR2X2M)                 0.25       1.22 r
  U0_UART_FIFO/fifo_rd/U4/Y (INVX2M)                      0.06       1.28 f
  U0_UART_FIFO/fifo_rd/U23/Y (XNOR2X2M)                   0.15       1.43 f
  U0_UART_FIFO/fifo_rd/U22/Y (OAI2BB2X1M)                 0.13       1.56 r
  U0_UART_FIFO/fifo_rd/rptr_reg[2]/D (DFFRQX2M)           0.00       1.56 r
  data arrival time                                                  1.56

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_reg[2]/CK (DFFRQX2M)          0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.33


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/Q (DFFRQX2M)       0.79       0.79 r
  U0_UART_FIFO/fifo_rd/U16/Y (NAND2X2M)                   0.18       0.97 f
  U0_UART_FIFO/fifo_rd/U25/Y (CLKXOR2X2M)                 0.23       1.20 f
  U0_UART_FIFO/fifo_rd/U20/Y (XNOR2X2M)                   0.13       1.33 f
  U0_UART_FIFO/fifo_rd/U19/Y (OAI2BB2X1M)                 0.13       1.46 r
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/D (DFFRQX2M)           0.00       1.46 r
  data arrival time                                                  1.46

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_reg[1]/CK (DFFRQX2M)          0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.42


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/Q (DFFRQX2M)       0.79       0.79 r
  U0_UART_FIFO/fifo_rd/U16/Y (NAND2X2M)                   0.18       0.97 f
  U0_UART_FIFO/fifo_rd/U25/Y (CLKXOR2X2M)                 0.25       1.22 r
  U0_UART_FIFO/fifo_rd/U4/Y (INVX2M)                      0.06       1.28 f
  U0_UART_FIFO/fifo_rd/U11/Y (OAI22X1M)                   0.16       1.44 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/D (DFFRX1M)        0.00       1.44 r
  data arrival time                                                  1.44

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[2]/CK (DFFRX1M)       0.00    8678.20 r
  library setup time                                     -0.27    8677.93
  data required time                                              8677.93
  --------------------------------------------------------------------------
  data required time                                              8677.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.49


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/Q (DFFRQX2M)       0.79       0.79 r
  U0_UART_FIFO/fifo_rd/U16/Y (NAND2X2M)                   0.18       0.97 f
  U0_UART_FIFO/fifo_rd/U7/Y (NOR2X2M)                     0.14       1.11 r
  U0_UART_FIFO/fifo_rd/U6/Y (XNOR2X2M)                    0.13       1.24 f
  U0_UART_FIFO/fifo_rd/U21/Y (OAI2BB2X1M)                 0.14       1.38 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/D (DFFRQX2M)       0.00       1.38 r
  data arrival time                                                  1.38

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[3]/CK (DFFRQX2M)      0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.51


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/Q (DFFRQX2M)       0.79       0.79 r
  U0_UART_FIFO/fifo_rd/U16/Y (NAND2X2M)                   0.18       0.97 f
  U0_UART_FIFO/fifo_rd/U7/Y (NOR2X2M)                     0.14       1.11 r
  U0_UART_FIFO/fifo_rd/U6/Y (XNOR2X2M)                    0.13       1.24 f
  U0_UART_FIFO/fifo_rd/U24/Y (OAI2BB2X1M)                 0.14       1.38 r
  U0_UART_FIFO/fifo_rd/rptr_reg[3]/D (DFFRQX2M)           0.00       1.38 r
  data arrival time                                                  1.38

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_reg[3]/CK (DFFRQX2M)          0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.51


  Startpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/Q (DFFRQX2M)       0.79       0.79 r
  U0_UART_FIFO/fifo_rd/U8/Y (XNOR2X2M)                    0.27       1.06 r
  U0_UART_FIFO/fifo_rd/U18/Y (XNOR2X2M)                   0.14       1.20 f
  U0_UART_FIFO/fifo_rd/U17/Y (OAI2BB2X1M)                 0.15       1.35 r
  U0_UART_FIFO/fifo_rd/rptr_reg[0]/D (DFFRQX2M)           0.00       1.35 r
  data arrival time                                                  1.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_reg[0]/CK (DFFRQX2M)          0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.54


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/Q (DFFRQX2M)      0.46       0.46 f
  U0_UART_FIFO/fifo_rd/U14/Y (XNOR2X2M)                   0.14       0.60 r
  U0_UART_FIFO/fifo_rd/U12/Y (NAND4X2M)                   0.18       0.78 f
  U0_UART_FIFO/fifo_rd/U9/Y (NAND2X2M)                    0.24       1.02 r
  U0_UART_FIFO/fifo_rd/U3/Y (INVX2M)                      0.08       1.09 f
  U0_UART_FIFO/fifo_rd/U26/Y (AO22X1M)                    0.34       1.43 f
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/D (DFFRQX2M)       0.00       1.43 f
  data arrival time                                                  1.43

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[1]/CK (DFFRQX2M)      0.00    8678.20 r
  library setup time                                     -0.17    8678.03
  data required time                                              8678.03
  --------------------------------------------------------------------------
  data required time                                              8678.03
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.60


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/Q (DFFRQX2M)      0.46       0.46 f
  U0_UART_FIFO/fifo_rd/U14/Y (XNOR2X2M)                   0.14       0.60 r
  U0_UART_FIFO/fifo_rd/U12/Y (NAND4X2M)                   0.18       0.78 f
  U0_UART_FIFO/fifo_rd/U9/Y (NAND2X2M)                    0.24       1.02 r
  U0_UART_FIFO/fifo_rd/U27/Y (XNOR2X2M)                   0.20       1.22 r
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/D (DFFRQX2M)       0.00       1.22 r
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/rptr_bin_reg[0]/CK (DFFRQX2M)      0.00    8678.20 r
  library setup time                                     -0.32    8677.88
  data required time                                              8677.88
  --------------------------------------------------------------------------
  data required time                                              8677.88
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.66


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U8/Y (NAND2X2M)                 0.13       0.69 f
  U0_UART/Uart_tx/fsm_dut/U3/Y (INVX2M)                   0.13       0.82 r
  U0_UART/Uart_tx/fsm_dut/ser_en (FSM_tx)                 0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/ser_en (serializer)      0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/U9/Y (NAND2X2M)          0.11       0.93 f
  U0_UART/Uart_tx/serializer_dut/U12/Y (OAI32X1M)         0.24       1.17 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.17 r
  data arrival time                                                  1.17

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Counter_reg[1]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.35    8677.85
  data required time                                              8677.85
  --------------------------------------------------------------------------
  data required time                                              8677.85
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.68


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/parity_dut/PAR_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/Q (DFFRQX2M)      0.46       0.46 f
  U0_UART_FIFO/fifo_rd/U14/Y (XNOR2X2M)                   0.14       0.60 r
  U0_UART_FIFO/fifo_rd/U12/Y (NAND4X2M)                   0.18       0.78 f
  U0_UART_FIFO/fifo_rd/U5/Y (INVX2M)                      0.09       0.87 r
  U0_UART_FIFO/fifo_rd/rempty (FIFO_RD_addr3)             0.00       0.87 r
  U0_UART_FIFO/rempty (ASYNC_FIFO_DATA_WIDTH8_addr3)      0.00       0.87 r
  U3/Y (INVX2M)                                           0.05       0.91 f
  U0_UART/TX_IN_V (UART)                                  0.00       0.91 f
  U0_UART/Uart_tx/Data_Valid (UART_tx)                    0.00       0.91 f
  U0_UART/Uart_tx/parity_dut/Data_Valid (Parity_Calc)     0.00       0.91 f
  U0_UART/Uart_tx/parity_dut/U3/Y (AND2X2M)               0.16       1.07 f
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/E (EDFFHQX2M)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/parity_dut/PAR_bit_reg/CK (EDFFHQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.41    8677.79
  data required time                                              8677.79
  --------------------------------------------------------------------------
  data required time                                              8677.79
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.71


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U8/Y (NAND2X2M)                 0.13       0.69 f
  U0_UART/Uart_tx/fsm_dut/U3/Y (INVX2M)                   0.13       0.82 r
  U0_UART/Uart_tx/fsm_dut/ser_en (FSM_tx)                 0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/ser_en (serializer)      0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/U9/Y (NAND2X2M)          0.11       0.93 f
  U0_UART/Uart_tx/serializer_dut/U6/Y (INVX2M)            0.08       1.01 r
  U0_UART/Uart_tx/serializer_dut/U10/Y (OAI2BB2X1M)       0.14       1.16 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/D (DFFRQX2M)
                                                          0.00       1.16 r
  data arrival time                                                  1.16

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Counter_reg[2]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.73


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U8/Y (NAND2X2M)                 0.13       0.69 f
  U0_UART/Uart_tx/fsm_dut/U3/Y (INVX2M)                   0.13       0.82 r
  U0_UART/Uart_tx/fsm_dut/ser_en (FSM_tx)                 0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/ser_en (serializer)      0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/U9/Y (NAND2X2M)          0.11       0.93 f
  U0_UART/Uart_tx/serializer_dut/U31/Y (NOR2X2M)          0.10       1.03 r
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.03 r
  data arrival time                                                  1.03

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/Counter_reg[0]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.86


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U8/Y (NAND2X2M)                 0.13       0.69 f
  U0_UART/Uart_tx/fsm_dut/U4/Y (NOR2X2M)                  0.15       0.84 r
  U0_UART/Uart_tx/fsm_dut/U15/Y (OAI2BB2X1M)              0.16       1.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       1.00 r
  data arrival time                                                  1.00

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.88


  Startpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/CK (DFFRQX2M)     0.00       0.00 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/Q (DFFRQX2M)      0.46       0.46 f
  U0_UART_FIFO/fifo_rd/U13/Y (XNOR2X2M)                   0.17       0.62 f
  U0_UART_FIFO/fifo_rd/U12/Y (NAND4X2M)                   0.13       0.75 r
  U0_UART_FIFO/fifo_rd/U5/Y (INVX2M)                      0.06       0.81 f
  U0_UART_FIFO/fifo_rd/rempty (FIFO_RD_addr3)             0.00       0.81 f
  U0_UART_FIFO/rempty (ASYNC_FIFO_DATA_WIDTH8_addr3)      0.00       0.81 f
  U3/Y (INVX2M)                                           0.06       0.87 r
  U0_UART/TX_IN_V (UART)                                  0.00       0.87 r
  U0_UART/Uart_tx/Data_Valid (UART_tx)                    0.00       0.87 r
  U0_UART/Uart_tx/fsm_dut/Data_Valid (FSM_tx)             0.00       0.87 r
  U0_UART/Uart_tx/fsm_dut/U13/Y (OAI21X2M)                0.07       0.94 f
  U0_UART/Uart_tx/fsm_dut/U11/Y (NAND2X2M)                0.06       0.99 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/fsm_dut/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.91


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/serializer_dut/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U8/Y (NAND2X2M)                 0.13       0.69 f
  U0_UART/Uart_tx/fsm_dut/U3/Y (INVX2M)                   0.13       0.82 r
  U0_UART/Uart_tx/fsm_dut/ser_en (FSM_tx)                 0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/ser_en (serializer)      0.00       0.82 r
  U0_UART/Uart_tx/serializer_dut/U11/Y (NOR2BX2M)         0.14       0.96 r
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/D (DFFRQX2M)
                                                          0.00       0.96 r
  data arrival time                                                  0.96

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/serializer_dut/ser_done_reg/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.93


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U8/Y (NAND2X2M)                 0.13       0.69 f
  U0_UART/Uart_tx/fsm_dut/U5/Y (OAI21X2M)                 0.08       0.77 r
  U0_UART/Uart_tx/fsm_dut/busy (FSM_tx)                   0.00       0.77 r
  U0_UART/Uart_tx/busy (UART_tx)                          0.00       0.77 r
  U0_UART/TX_OUT_V (UART)                                 0.00       0.77 r
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.77 r
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.77 r
  data arrival time                                                  0.77

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.12


  Startpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/Uart_tx/fsm_dut/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/Uart_tx/fsm_dut/U10/Y (INVX2M)                  0.09       0.56 r
  U0_UART/Uart_tx/fsm_dut/U8/Y (NAND2X2M)                 0.13       0.69 f
  U0_UART/Uart_tx/fsm_dut/U6/Y (NAND2X2M)                 0.09       0.78 r
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.78 r
  data arrival time                                                  0.78

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/Uart_tx/fsm_dut/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.12


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.36       0.36 r
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.36 r
  data arrival time                                                  0.36

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.54


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][0]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/D (DFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (DFFRQX2M)       0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[3][1]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC_reg[3]/D (DFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (DFFRQX2M)              0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][0]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/D (DFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (DFFRQX2M)       0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[2][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[2][1]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC_reg[2]/D (DFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (DFFRQX2M)              0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][0]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/D (DFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (DFFRQX2M)       0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[1][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[1][1]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC_reg[1]/D (DFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (DFFRQX2M)              0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][0]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/D (DFFRQX2M)        0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (DFFRQX2M)       0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/sync_reg_reg[0][1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/DF1/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/DF1/sync_reg_reg[0][1]/Q (DFFRQX2M)        0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC_reg[0]/D (DFFRQX2M)               0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/DF1/SYNC_reg[0]/CK (DFFRQX2M)              0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[3]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[3]/Q (DFFRQX2M)               0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC[3] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.35 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[3] (FIFO_RD_addr3)        0.00       0.35 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/D (DFFRQX2M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[3]/CK (DFFRQX2M)     0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[2]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[2]/Q (DFFRQX2M)               0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC[2] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.35 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[2] (FIFO_RD_addr3)        0.00       0.35 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/D (DFFRQX2M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[2]/CK (DFFRQX2M)     0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[1]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[1]/Q (DFFRQX2M)               0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC[1] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.35 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[1] (FIFO_RD_addr3)        0.00       0.35 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/D (DFFRQX2M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[1]/CK (DFFRQX2M)     0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


  Startpoint: U0_UART_FIFO/DF1/SYNC_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/DF1/SYNC_reg[0]/CK (DFFRQX2M)              0.00       0.00 r
  U0_UART_FIFO/DF1/SYNC_reg[0]/Q (DFFRQX2M)               0.35       0.35 r
  U0_UART_FIFO/DF1/SYNC[0] (DF_SYNC_NUM_STAGES2_ptr_adr4_0)
                                                          0.00       0.35 r
  U0_UART_FIFO/fifo_rd/rq2_wptr[0] (FIFO_RD_addr3)        0.00       0.35 r
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/D (DFFRQX2M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART_FIFO/fifo_rd/wptr_gray_reg[0]/CK (DFFRQX2M)     0.00    8678.20 r
  library setup time                                     -0.30    8677.90
  data required time                                              8677.90
  --------------------------------------------------------------------------
  data required time                                              8677.90
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.55


1
