diff --git a/shared/rtl/fpga/xilinx/clkgen_xil7series.sv b/shared/rtl/fpga/xilinx/clkgen_xil7series.sv
index e41b4b0..83b5af2 100644
--- a/shared/rtl/fpga/xilinx/clkgen_xil7series.sv
+++ b/shared/rtl/fpga/xilinx/clkgen_xil7series.sv
@@ -27,10 +27,10 @@ module clkgen_xil7series (
     .STARTUP_WAIT         ("FALSE"),
     .DIVCLK_DIVIDE        (1),
     .CLKFBOUT_MULT        (12),
-    .CLKFBOUT_PHASE       (0.000),
+    .CLKFBOUT_PHASE       (0),
     .CLKOUT0_DIVIDE       (24),
-    .CLKOUT0_PHASE        (0.000),
-    .CLKOUT0_DUTY_CYCLE   (0.500)
+    .CLKOUT0_PHASE        (0),
+    .CLKOUT0_DUTY_CYCLE   (50000)
   ) pll (
     .CLKFBOUT            (clk_fb_unbuf),
     .CLKOUT0             (clk_50_unbuf),
