// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1687\sampleModel1687_2_sub\Mysubsystem_18.v
// Created: 2024-07-01 16:40:29
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_18
// Source Path: sampleModel1687_2_sub/Subsystem/Mysubsystem_18
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_18
          (Out1,
           Out2,
           Out3);


  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk152_out1;  // uint8
  wire [7:0] cfblk117_const_val_1;  // uint8
  wire [7:0] cfblk117_out1;  // uint8


  assign cfblk152_out1 = 8'b00000000;



  assign Out1 = cfblk152_out1;

  assign cfblk117_const_val_1 = 8'b00000000;



  assign cfblk117_out1 = cfblk152_out1 + cfblk117_const_val_1;



  assign Out2 = cfblk117_out1;

  assign Out3 = cfblk117_out1;

endmodule  // Mysubsystem_18

