Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul  5 12:43:12 2024
| Host         : DESKTOP-6SKDS4P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_platform_timing_summary_routed.rpt -pb pwm_platform_timing_summary_routed.pb -rpx pwm_platform_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_platform
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sync_resolution_button_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.275        0.000                      0                  226        0.068        0.000                      0                  226        0.775        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 4.000}        8.000           125.000         
  CLKFBIN     {0.000 4.000}        8.000           125.000         
  clk_mmcm_1  {0.000 4.000}        8.000           125.000         
  clk_mmcm_2  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                       6.751        0.000                       0                     2  
  clk_mmcm_1        6.831        0.000                      0                    8        0.119        0.000                      0                    8        3.500        0.000                       0                    18  
  clk_mmcm_2        0.481        0.000                      0                  203        0.068        0.000                      0                  203        0.775        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_2    clk_mmcm_1          0.433        0.000                      0                    7        0.156        0.000                      0                    7  
clk_mmcm_1    clk_mmcm_2          0.275        0.000                      0                   11        0.100        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_gbuffer/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN2  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
Low Pulse Width   Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN2  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  MMCM_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        6.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.642ns (54.524%)  route 0.535ns (45.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.128ns = ( 16.128 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          0.535     9.994    enable
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.118 r  enable_i_1/O
                         net (fo=1, routed)           0.000    10.118    enable_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.473    16.128    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
                         clock pessimism              0.812    16.940    
                         clock uncertainty           -0.069    16.871    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)        0.077    16.948    enable_reg
  -------------------------------------------------------------------
                         required time                         16.948    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 16.129 - 8.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.645     8.942    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  sin_input_reg[14]/Q
                         net (fo=1, routed)           0.190     9.588    p_0_in[5]
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.474    16.129    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[5]/C
                         clock pessimism              0.813    16.942    
                         clock uncertainty           -0.069    16.873    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)       -0.062    16.811    sin_input_7_reg[5]
  -------------------------------------------------------------------
                         required time                         16.811    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     9.396 r  sin_input_reg[10]/Q
                         net (fo=1, routed)           0.190     9.586    p_0_in[1]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[1]/C
                         clock pessimism              0.813    16.940    
                         clock uncertainty           -0.069    16.871    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.062    16.809    sin_input_7_reg[1]
  -------------------------------------------------------------------
                         required time                         16.809    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 sin_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 16.129 - 8.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.645     8.942    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  sin_input_reg[13]/Q
                         net (fo=1, routed)           0.190     9.588    p_0_in[4]
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.474    16.129    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[4]/C
                         clock pessimism              0.813    16.942    
                         clock uncertainty           -0.069    16.873    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)       -0.047    16.826    sin_input_7_reg[4]
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     9.396 r  sin_input_reg[9]/Q
                         net (fo=1, routed)           0.190     9.586    p_0_in[0]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[0]/C
                         clock pessimism              0.813    16.940    
                         clock uncertainty           -0.069    16.871    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.047    16.824    sin_input_7_reg[0]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 sin_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 16.129 - 8.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.645     8.942    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  sin_input_reg[15]/Q
                         net (fo=1, routed)           0.190     9.588    p_0_in[6]
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.474    16.129    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[6]/C
                         clock pessimism              0.813    16.942    
                         clock uncertainty           -0.069    16.873    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)       -0.043    16.830    sin_input_7_reg[6]
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 sin_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     9.396 r  sin_input_reg[11]/Q
                         net (fo=1, routed)           0.190     9.586    p_0_in[2]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[2]/C
                         clock pessimism              0.813    16.940    
                         clock uncertainty           -0.069    16.871    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.043    16.828    sin_input_7_reg[2]
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  7.242    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 sin_input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.813ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     9.396 r  sin_input_reg[12]/Q
                         net (fo=1, routed)           0.190     9.586    p_0_in[3]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[3]/C
                         clock pessimism              0.813    16.940    
                         clock uncertainty           -0.069    16.871    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)       -0.040    16.831    sin_input_7_reg[3]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  7.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sin_input_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  sin_input_reg[12]/Q
                         net (fo=1, routed)           0.056     2.762    p_0_in[3]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[3]/C
                         clock pessimism             -0.832     2.565    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.078     2.643    sin_input_7_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sin_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.549     2.566    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     2.707 r  sin_input_reg[15]/Q
                         net (fo=1, routed)           0.056     2.763    p_0_in[6]
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.815     3.398    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[6]/C
                         clock pessimism             -0.832     2.566    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.076     2.642    sin_input_7_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sin_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  sin_input_reg[11]/Q
                         net (fo=1, routed)           0.056     2.762    p_0_in[2]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[2]/C
                         clock pessimism             -0.832     2.565    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.076     2.641    sin_input_7_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sin_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.549     2.566    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     2.707 r  sin_input_reg[13]/Q
                         net (fo=1, routed)           0.056     2.763    p_0_in[4]
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.815     3.398    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[4]/C
                         clock pessimism             -0.832     2.566    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.075     2.641    sin_input_7_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sin_input_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  sin_input_reg[9]/Q
                         net (fo=1, routed)           0.056     2.762    p_0_in[0]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[0]/C
                         clock pessimism             -0.832     2.565    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.075     2.640    sin_input_7_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sin_input_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.549     2.566    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     2.707 r  sin_input_reg[14]/Q
                         net (fo=1, routed)           0.056     2.763    p_0_in[5]
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.815     3.398    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[5]/C
                         clock pessimism             -0.832     2.566    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.071     2.637    sin_input_7_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 sin_input_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sin_input_7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  sin_input_reg[10]/Q
                         net (fo=1, routed)           0.056     2.762    p_0_in[1]
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[1]/C
                         clock pessimism             -0.832     2.565    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.071     2.636    sin_input_7_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.177     2.907    enable
    SLICE_X34Y75         LUT2 (Prop_lut2_I0_O)        0.045     2.952 r  enable_i_1/O
                         net (fo=1, routed)           0.000     2.952    enable_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.815     3.398    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
                         clock pessimism             -0.833     2.565    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.120     2.685    enable_reg
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCM_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_mmcm_1_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y75     enable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y75     sin_input_7_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y75     sin_input_7_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y75     sin_input_7_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y75     sin_input_7_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y76     sin_input_7_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y76     sin_input_7_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X31Y76     sin_input_7_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y75     enable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y75     sin_input_7_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y75     sin_input_7_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y75     sin_input_7_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y75     sin_input_7_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_7_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y71     sync_resolution_button_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y76     sin_input_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y75     enable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y75     sin_input_7_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y75     sin_input_7_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 2.382ns (67.186%)  route 1.163ns (32.814%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 12.133 - 4.000 ) 
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.646     8.943    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     9.461 r  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.563    10.024    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    10.681 r  centered_pwm_1channel/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.681    centered_pwm_1channel/i__carry_i_10_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.004 r  centered_pwm_1channel/i__carry__0_i_5/O[1]
                         net (fo=1, routed)           0.601    11.605    centered_pwm_1channel/plusOp[5]
    SLICE_X32Y78         LUT5 (Prop_lut5_I4_O)        0.306    11.911 r  centered_pwm_1channel/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.911    centered_pwm_1channel/i__carry__0_i_2_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.489 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.000    12.489    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_5
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.478    12.133    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.790    12.923    
                         clock uncertainty           -0.063    12.861    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.109    12.970    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 2.287ns (64.905%)  route 1.237ns (35.095%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 12.133 - 4.000 ) 
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.646     8.943    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     9.461 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.476     9.937    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X33Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.061 r  centered_pwm_1channel/i__carry_i_13/O
                         net (fo=1, routed)           0.000    10.061    centered_pwm_1channel/i__carry_i_13_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.701 r  centered_pwm_1channel/i__carry_i_8/O[3]
                         net (fo=1, routed)           0.760    11.462    centered_pwm_1channel/i__carry_i_8_n_4
    SLICE_X32Y77         LUT5 (Prop_lut5_I2_O)        0.306    11.768 r  centered_pwm_1channel/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.768    centered_pwm_1channel/i__carry_i_2_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.144 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.144    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.467 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    12.467    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_6
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.478    12.133    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.790    12.923    
                         clock uncertainty           -0.063    12.861    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.109    12.970    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 2.183ns (63.838%)  route 1.237ns (36.162%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 12.133 - 4.000 ) 
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.646     8.943    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     9.461 f  centered_pwm_1channel/counter_reg[1]/Q
                         net (fo=9, routed)           0.476     9.937    centered_pwm_1channel/counter_reg__0[1]
    SLICE_X33Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.061 r  centered_pwm_1channel/i__carry_i_13/O
                         net (fo=1, routed)           0.000    10.061    centered_pwm_1channel/i__carry_i_13_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.701 r  centered_pwm_1channel/i__carry_i_8/O[3]
                         net (fo=1, routed)           0.760    11.462    centered_pwm_1channel/i__carry_i_8_n_4
    SLICE_X32Y77         LUT5 (Prop_lut5_I2_O)        0.306    11.768 r  centered_pwm_1channel/i__carry_i_2/O
                         net (fo=1, routed)           0.000    11.768    centered_pwm_1channel/i__carry_i_2_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.144 r  centered_pwm_1channel/counter_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.144    centered_pwm_1channel/counter_inferred__1/i__carry_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.363 r  centered_pwm_1channel/counter_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    12.363    centered_pwm_1channel/counter_inferred__1/i__carry__0_n_7
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.478    12.133    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.790    12.923    
                         clock uncertainty           -0.063    12.861    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.109    12.970    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                         -12.363    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.419ns (17.285%)  route 2.005ns (82.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.170ns = ( 12.170 - 4.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.645     8.942    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y77         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.419     9.361 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/Q
                         net (fo=8, routed)           2.005    11.366    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[11]
    RAMB18_X2Y26         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.515    12.170    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y26         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
                         clock pessimism              0.756    12.927    
                         clock uncertainty           -0.063    12.864    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    12.123    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 2.012ns (61.262%)  route 1.272ns (38.738%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 12.131 - 4.000 ) 
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.646     8.943    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     9.461 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.466     9.927    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.124    10.051 r  centered_pwm_1channel/i__carry_i_14/O
                         net (fo=1, routed)           0.000    10.051    centered_pwm_1channel/i__carry_i_14_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.475 r  centered_pwm_1channel/i__carry_i_8/O[1]
                         net (fo=1, routed)           0.806    11.282    centered_pwm_1channel/i__carry_i_8_n_6
    SLICE_X32Y77         LUT5 (Prop_lut5_I2_O)        0.303    11.585 r  centered_pwm_1channel/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.585    centered_pwm_1channel/i__carry_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.228 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.000    12.228    centered_pwm_1channel/counter_inferred__1/i__carry_n_4
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.476    12.131    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism              0.812    12.943    
                         clock uncertainty           -0.063    12.881    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.109    12.990    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 1.947ns (60.480%)  route 1.272ns (39.520%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 12.131 - 4.000 ) 
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.646     8.943    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     9.461 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.466     9.927    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.124    10.051 r  centered_pwm_1channel/i__carry_i_14/O
                         net (fo=1, routed)           0.000    10.051    centered_pwm_1channel/i__carry_i_14_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.475 r  centered_pwm_1channel/i__carry_i_8/O[1]
                         net (fo=1, routed)           0.806    11.282    centered_pwm_1channel/i__carry_i_8_n_6
    SLICE_X32Y77         LUT5 (Prop_lut5_I2_O)        0.303    11.585 r  centered_pwm_1channel/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.585    centered_pwm_1channel/i__carry_i_4_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.163 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.000    12.163    centered_pwm_1channel/counter_inferred__1/i__carry_n_5
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.476    12.131    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.812    12.943    
                         clock uncertainty           -0.063    12.881    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.109    12.990    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.163    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.419ns (18.038%)  route 1.904ns (81.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.169ns = ( 12.169 - 4.000 ) 
    Source Clock Delay      (SCD):    8.939ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.642     8.939    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y75         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.419     9.358 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/Q
                         net (fo=8, routed)           1.904    11.262    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[1]
    RAMB36_X1Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.514    12.169    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y13         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
                         clock pessimism              0.756    12.926    
                         clock uncertainty           -0.063    12.863    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.738    12.125    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.419ns (18.522%)  route 1.843ns (81.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 12.174 - 4.000 ) 
    Source Clock Delay      (SCD):    8.939ns
    Clock Pessimism Removal (CPR):    0.790ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.642     8.939    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y75         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.419     9.358 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/Q
                         net (fo=8, routed)           1.843    11.202    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[1]
    RAMB36_X1Y16         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.519    12.174    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y16         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
                         clock pessimism              0.790    12.965    
                         clock uncertainty           -0.063    12.902    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.738    12.164    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 centered_pwm_1channel/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 1.616ns (52.627%)  route 1.455ns (47.373%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 12.131 - 4.000 ) 
    Source Clock Delay      (SCD):    8.943ns
    Clock Pessimism Removal (CPR):    0.812ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.646     8.943    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     9.461 r  centered_pwm_1channel/counter_reg[0]/Q
                         net (fo=9, routed)           0.480     9.941    centered_pwm_1channel/counter_reg__0[0]
    SLICE_X32Y79         LUT2 (Prop_lut2_I0_O)        0.124    10.065 r  centered_pwm_1channel/i__carry_i_16/O
                         net (fo=1, routed)           0.000    10.065    centered_pwm_1channel/i__carry_i_16_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.317 r  centered_pwm_1channel/i__carry_i_10/O[0]
                         net (fo=1, routed)           0.974    11.292    centered_pwm_1channel/plusOp[0]
    SLICE_X32Y77         LUT6 (Prop_lut6_I1_O)        0.295    11.587 r  centered_pwm_1channel/i__carry_i_5/O
                         net (fo=1, routed)           0.000    11.587    centered_pwm_1channel/i__carry_i_5_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.014 r  centered_pwm_1channel/counter_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.000    12.014    centered_pwm_1channel/counter_inferred__1/i__carry_n_6
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.476    12.131    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.812    12.943    
                         clock uncertainty           -0.063    12.881    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.109    12.990    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.419ns (19.593%)  route 1.720ns (80.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.170ns = ( 12.170 - 4.000 ) 
    Source Clock Delay      (SCD):    8.939ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.642     8.939    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y75         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.419     9.358 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=8, routed)           1.720    11.078    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB18_X2Y26         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.515    12.170    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y26         RAMB18E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
                         clock pessimism              0.756    12.927    
                         clock uncertainty           -0.063    12.864    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.739    12.125    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7
  -------------------------------------------------------------------
                         required time                         12.125    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                  1.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.386%)  route 0.170ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.548     2.565    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y75         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/Q
                         net (fo=8, routed)           0.170     2.876    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[0]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.808    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.848%)  route 0.178ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.551     2.568    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y77         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.128     2.696 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[13]/Q
                         net (fo=8, routed)           0.178     2.874    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[13]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.130     2.755    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.698%)  route 0.179ns (58.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.549     2.566    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y76         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_fdre_C_Q)         0.128     2.694 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=8, routed)           0.179     2.873    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129     2.754    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.511%)  route 0.225ns (61.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.551     2.568    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y77         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     2.709 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=8, routed)           0.225     2.934    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.808    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.700%)  route 0.233ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.551     2.568    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y77         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     2.709 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/Q
                         net (fo=8, routed)           0.233     2.942    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[10]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.808    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.700%)  route 0.233ns (62.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.551     2.568    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y77         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.141     2.709 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[12]/Q
                         net (fo=8, routed)           0.233     2.942    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[12]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.808    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.551     2.568    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X28Y77         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.164     2.732 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.099     2.832    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X30Y76         SRL16E                                       r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.815     3.398    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X30Y76         SRL16E                                       r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.819     2.579    
    SLICE_X30Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.696    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -2.696    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.460%)  route 0.246ns (63.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.549     2.566    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y76         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y76         FDRE (Prop_fdre_C_Q)         0.141     2.707 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=8, routed)           0.246     2.953    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.808    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.840%)  route 0.276ns (66.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.548     2.565    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y75         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/Q
                         net (fo=8, routed)           0.276     2.982    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[0]
    RAMB36_X1Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.857     3.440    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y14         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/CLKARDCLK
                         clock pessimism             -0.800     2.641    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.824    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.982    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.448%)  route 0.223ns (63.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.819ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.548     2.565    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X27Y75         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.128     2.693 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=8, routed)           0.223     2.917    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.860     3.443    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X1Y15         RAMB36E1                                     r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
                         clock pessimism             -0.819     2.625    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     2.755    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCM_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         4.000       0.775      IDELAYCTRL_X0Y1  pm_delayctr/REFCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X2Y26     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X2Y15     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y15     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y16     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y13     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X2Y14     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X1Y14     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X2Y16     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         4.000       1.640      IDELAY_X0Y99     pwm_ch0_delay/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         4.000       1.264      IDELAYCTRL_X0Y1  pm_delayctr/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  MMCM_ADV/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X30Y76     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X30Y76     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y75     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y74     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y74     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X30Y76     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.000       1.020      SLICE_X30Y76     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y77     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y77     centered_pwm_1channel/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y77     centered_pwm_1channel/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y77     centered_pwm_1channel/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y77     centered_pwm_1channel/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X33Y77     centered_pwm_1channel/counter_updown_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y77     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y77     sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_2
  To Clock:  clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_2 rise@4.000ns)
  Data Path Delay:        3.100ns  (logic 1.491ns (48.104%)  route 1.609ns (51.896%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 16.129 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns = ( 12.940 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     7.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     9.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     9.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760    11.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.643    12.940    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518    13.458 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.600    15.058    m_axis_data_tdata[8]
    SLICE_X31Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.182 r  sin_input[12]_i_8/O
                         net (fo=1, routed)           0.000    15.182    sin_input[12]_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.583 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.592    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.706    sin_input_reg[12]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.040 r  sin_input_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.040    xor[14]
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.474    16.129    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[14]/C
                         clock pessimism              0.471    16.600    
                         clock uncertainty           -0.189    16.411    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.062    16.473    sin_input_reg[14]
  -------------------------------------------------------------------
                         required time                         16.473    
                         arrival time                         -16.040    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_2 rise@4.000ns)
  Data Path Delay:        3.005ns  (logic 1.396ns (46.463%)  route 1.609ns (53.537%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 16.129 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns = ( 12.940 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     7.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     9.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     9.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760    11.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.643    12.940    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518    13.458 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.600    15.058    m_axis_data_tdata[8]
    SLICE_X31Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.182 r  sin_input[12]_i_8/O
                         net (fo=1, routed)           0.000    15.182    sin_input[12]_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.583 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.592    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.706    sin_input_reg[12]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.945 r  sin_input_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.945    xor[15]
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.474    16.129    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[15]/C
                         clock pessimism              0.471    16.600    
                         clock uncertainty           -0.189    16.411    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.062    16.473    sin_input_reg[15]
  -------------------------------------------------------------------
                         required time                         16.473    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_2 rise@4.000ns)
  Data Path Delay:        2.989ns  (logic 1.380ns (46.176%)  route 1.609ns (53.824%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.129ns = ( 16.129 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns = ( 12.940 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     7.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     9.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     9.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760    11.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.643    12.940    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518    13.458 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.600    15.058    m_axis_data_tdata[8]
    SLICE_X31Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.182 r  sin_input[12]_i_8/O
                         net (fo=1, routed)           0.000    15.182    sin_input[12]_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.583 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.592    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.706    sin_input_reg[12]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.929 r  sin_input_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.929    xor[13]
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.474    16.129    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[13]/C
                         clock pessimism              0.471    16.600    
                         clock uncertainty           -0.189    16.411    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)        0.062    16.473    sin_input_reg[13]
  -------------------------------------------------------------------
                         required time                         16.473    
                         arrival time                         -15.929    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_2 rise@4.000ns)
  Data Path Delay:        2.986ns  (logic 1.377ns (46.122%)  route 1.609ns (53.878%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns = ( 12.940 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     7.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     9.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     9.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760    11.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.643    12.940    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518    13.458 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.600    15.058    m_axis_data_tdata[8]
    SLICE_X31Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.182 r  sin_input[12]_i_8/O
                         net (fo=1, routed)           0.000    15.182    sin_input[12]_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.583 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.592    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.926 r  sin_input_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.926    xor[10]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[10]/C
                         clock pessimism              0.471    16.598    
                         clock uncertainty           -0.189    16.409    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)        0.062    16.471    sin_input_reg[10]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -15.926    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_2 rise@4.000ns)
  Data Path Delay:        2.965ns  (logic 1.356ns (45.741%)  route 1.609ns (54.259%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns = ( 12.940 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     7.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     9.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     9.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760    11.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.643    12.940    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518    13.458 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.600    15.058    m_axis_data_tdata[8]
    SLICE_X31Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.182 r  sin_input[12]_i_8/O
                         net (fo=1, routed)           0.000    15.182    sin_input[12]_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.583 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.592    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.905 r  sin_input_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    15.905    xor[12]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[12]/C
                         clock pessimism              0.471    16.598    
                         clock uncertainty           -0.189    16.409    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)        0.062    16.471    sin_input_reg[12]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -15.905    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_2 rise@4.000ns)
  Data Path Delay:        2.891ns  (logic 1.282ns (44.352%)  route 1.609ns (55.649%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns = ( 12.940 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     7.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     9.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     9.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760    11.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.643    12.940    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518    13.458 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.600    15.058    m_axis_data_tdata[8]
    SLICE_X31Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.182 r  sin_input[12]_i_8/O
                         net (fo=1, routed)           0.000    15.182    sin_input[12]_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.583 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.592    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.831 r  sin_input_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.831    xor[11]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[11]/C
                         clock pessimism              0.471    16.598    
                         clock uncertainty           -0.189    16.409    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)        0.062    16.471    sin_input_reg[11]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -15.831    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_1 rise@8.000ns - clk_mmcm_2 rise@4.000ns)
  Data Path Delay:        2.875ns  (logic 1.266ns (44.042%)  route 1.609ns (55.958%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.127ns = ( 16.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.940ns = ( 12.940 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     5.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     7.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     9.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     9.436 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.760    11.196    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.297 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.643    12.940    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.518    13.458 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=2, routed)           1.600    15.058    m_axis_data_tdata[8]
    SLICE_X31Y74         LUT1 (Prop_lut1_I0_O)        0.124    15.182 r  sin_input[12]_i_8/O
                         net (fo=1, routed)           0.000    15.182    sin_input[12]_i_8_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.583 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.592    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.815 r  sin_input_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    15.815    xor[9]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880    11.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490    12.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.965 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.599    14.564    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.655 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.472    16.127    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[9]/C
                         clock pessimism              0.471    16.598    
                         clock uncertainty           -0.189    16.409    
    SLICE_X31Y75         FDRE (Setup_fdre_C_D)        0.062    16.471    sin_input_reg[9]
  -------------------------------------------------------------------
                         required time                         16.471    
                         arrival time                         -15.815    
  -------------------------------------------------------------------
                         slack                                  0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.272ns (35.560%)  route 0.493ns (64.440%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.548     2.565    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     2.729 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.493     3.222    m_axis_data_tdata[12]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.045     3.267 r  sin_input[12]_i_3/O
                         net (fo=1, routed)           0.000     3.267    sin_input[12]_i_3_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.330 r  sin_input_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.330    xor[12]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[12]/C
                         clock pessimism             -0.516     2.881    
                         clock uncertainty            0.189     3.070    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.105     3.175    sin_input_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.312ns (39.989%)  route 0.468ns (60.011%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.548     2.565    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.148     2.713 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.468     3.182    m_axis_data_tdata[11]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.098     3.280 r  sin_input[12]_i_4/O
                         net (fo=1, routed)           0.000     3.280    sin_input[12]_i_4_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.346 r  sin_input_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.346    xor[11]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[11]/C
                         clock pessimism             -0.516     2.881    
                         clock uncertainty            0.189     3.070    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.105     3.175    sin_input_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.346    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.431ns (55.121%)  route 0.351ns (44.879%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.549     2.566    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X32Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.164     2.730 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.342     3.072    m_axis_data_tdata[1]
    SLICE_X31Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     3.246 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.246    sin_input_reg[12]_i_7_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.285 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.294    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.348 r  sin_input_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.348    xor[9]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[9]/C
                         clock pessimism             -0.516     2.881    
                         clock uncertainty            0.189     3.070    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.105     3.175    sin_input_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.274ns (33.888%)  route 0.535ns (66.112%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.548     2.565    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X30Y74         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     2.729 f  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.535     3.264    m_axis_data_tdata[10]
    SLICE_X31Y75         LUT1 (Prop_lut1_I0_O)        0.045     3.309 r  sin_input[12]_i_5/O
                         net (fo=1, routed)           0.000     3.309    sin_input[12]_i_5_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.374 r  sin_input_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.374    xor[10]
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.814     3.397    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_reg[10]/C
                         clock pessimism             -0.516     2.881    
                         clock uncertainty            0.189     3.070    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.105     3.175    sin_input_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.470ns (57.254%)  route 0.351ns (42.747%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.549     2.566    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X32Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.164     2.730 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.342     3.072    m_axis_data_tdata[1]
    SLICE_X31Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     3.246 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.246    sin_input_reg[12]_i_7_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.285 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.294    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.333 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.333    sin_input_reg[12]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.387 r  sin_input_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.387    xor[13]
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.815     3.398    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[13]/C
                         clock pessimism             -0.516     2.882    
                         clock uncertainty            0.189     3.071    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.105     3.176    sin_input_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.481ns (57.819%)  route 0.351ns (42.181%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.549     2.566    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X32Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.164     2.730 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.342     3.072    m_axis_data_tdata[1]
    SLICE_X31Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     3.246 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.246    sin_input_reg[12]_i_7_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.285 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.294    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.333 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.333    sin_input_reg[12]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.398 r  sin_input_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.398    xor[15]
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.815     3.398    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[15]/C
                         clock pessimism             -0.516     2.882    
                         clock uncertainty            0.189     3.071    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.105     3.176    sin_input_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            sin_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_1 rise@0.000ns - clk_mmcm_2 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.506ns (59.049%)  route 0.351ns (40.951%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.549     2.566    sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/aclk
    SLICE_X32Y73         FDRE                                         r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.164     2.730 r  sinegen/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.342     3.072    m_axis_data_tdata[1]
    SLICE_X31Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.174     3.246 r  sin_input_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.246    sin_input_reg[12]_i_7_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.285 r  sin_input_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.294    sin_input_reg[12]_i_2_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.333 r  sin_input_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.333    sin_input_reg[12]_i_1_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.423 r  sin_input_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.423    xor[14]
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.815     3.398    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_reg[14]/C
                         clock pessimism             -0.516     2.882    
                         clock uncertainty            0.189     3.071    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.105     3.176    sin_input_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.423    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_1
  To Clock:  clk_mmcm_2

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sin_input_7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.375ns (42.002%)  route 1.899ns (57.998%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 12.130 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     9.359 r  sin_input_7_reg[3]/Q
                         net (fo=2, routed)           1.174    10.533    centered_pwm_1channel/Q[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.299    10.832 r  centered_pwm_1channel/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000    10.832    centered_pwm_1channel/ltOp_carry_i_7_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.365 f  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.725    12.090    centered_pwm_1channel/ltOp
    SLICE_X34Y76         LUT3 (Prop_lut3_I1_O)        0.124    12.214 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000    12.214    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.475    12.130    centered_pwm_1channel/clk_mmcm_2
    SLICE_X34Y76         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism              0.471    12.601    
                         clock uncertainty           -0.189    12.412    
    SLICE_X34Y76         FDRE (Setup_fdre_C_D)        0.077    12.489    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         12.489    
                         arrival time                         -12.214    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.518ns (22.392%)  route 1.795ns (77.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 12.133 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.795    11.254    centered_pwm_1channel/enable
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.478    12.133    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism              0.471    12.604    
                         clock uncertainty           -0.189    12.415    
    SLICE_X32Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.246    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.518ns (22.392%)  route 1.795ns (77.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 12.133 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.795    11.254    centered_pwm_1channel/enable
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.478    12.133    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism              0.471    12.604    
                         clock uncertainty           -0.189    12.415    
    SLICE_X32Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.246    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.518ns (22.392%)  route 1.795ns (77.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.133ns = ( 12.133 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.795    11.254    centered_pwm_1channel/enable
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.478    12.133    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[6]/C
                         clock pessimism              0.471    12.604    
                         clock uncertainty           -0.189    12.415    
    SLICE_X32Y78         FDRE (Setup_fdre_C_CE)      -0.169    12.246    centered_pwm_1channel/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                         -11.254    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.642ns (25.626%)  route 1.863ns (74.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 12.131 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.863    11.322    centered_pwm_1channel/enable
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.446 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000    11.446    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.476    12.131    centered_pwm_1channel/clk_mmcm_2
    SLICE_X33Y77         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism              0.471    12.602    
                         clock uncertainty           -0.189    12.413    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)        0.029    12.442    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.518ns (23.857%)  route 1.653ns (76.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 12.130 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.653    11.112    centered_pwm_1channel/enable
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.475    12.130    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.471    12.601    
                         clock uncertainty           -0.189    12.412    
    SLICE_X32Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.243    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.233ns  (required time - arrival time)
  Source:                 sin_input_7_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 1.251ns (51.591%)  route 1.174ns (48.409%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 12.130 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X31Y75         FDRE                                         r  sin_input_7_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.419     9.359 r  sin_input_7_reg[3]/Q
                         net (fo=2, routed)           1.174    10.533    centered_pwm_1channel/Q[3]
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.299    10.832 r  centered_pwm_1channel/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000    10.832    centered_pwm_1channel/ltOp_carry_i_7_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.365 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.000    11.365    centered_pwm_1channel/ltOp
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.475    12.130    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism              0.471    12.601    
                         clock uncertainty           -0.189    12.412    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)        0.186    12.598    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -11.365    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.518ns (28.298%)  route 1.313ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 12.131 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.313    10.771    centered_pwm_1channel/enable
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.476    12.131    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism              0.471    12.602    
                         clock uncertainty           -0.189    12.413    
    SLICE_X32Y77         FDRE (Setup_fdre_C_CE)      -0.169    12.244    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.518ns (28.298%)  route 1.313ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 12.131 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.313    10.771    centered_pwm_1channel/enable
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.476    12.131    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism              0.471    12.602    
                         clock uncertainty           -0.189    12.413    
    SLICE_X32Y77         FDRE (Setup_fdre_C_CE)      -0.169    12.244    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_mmcm_2 rise@4.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.518ns (28.298%)  route 1.313ns (71.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 12.131 - 4.000 ) 
    Source Clock Delay      (SCD):    8.940ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sys_clk_buffer/O
                         net (fo=1, routed)           2.076     3.567    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_gbuffer/O
                         net (fo=2, routed)           1.680     5.348    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.436 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     7.196    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.297 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          1.643     8.940    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     9.458 r  enable_reg/Q
                         net (fo=11, routed)          1.313    10.771    centered_pwm_1channel/enable
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  sys_clk_buffer/O
                         net (fo=1, routed)           1.880     7.301    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_gbuffer/O
                         net (fo=2, routed)           1.490     8.882    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     8.965 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           1.599    10.564    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.655 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         1.476    12.131    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism              0.471    12.602    
                         clock uncertainty           -0.189    12.413    
    SLICE_X32Y77         FDRE (Setup_fdre_C_CE)      -0.169    12.244    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  1.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sin_input_7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.321ns (42.038%)  route 0.443ns (57.961%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.549     2.566    clk_mmcm_1_BUFG
    SLICE_X31Y76         FDRE                                         r  sin_input_7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.128     2.694 r  sin_input_7_reg[6]/Q
                         net (fo=2, routed)           0.443     3.137    centered_pwm_1channel/Q[6]
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.102     3.239 r  centered_pwm_1channel/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.000     3.239    centered_pwm_1channel/ltOp_carry_i_1_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     3.330 r  centered_pwm_1channel/ltOp_carry/CO[3]
                         net (fo=2, routed)           0.000     3.330    centered_pwm_1channel/ltOp
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.815     3.398    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.516     2.882    
                         clock uncertainty            0.189     3.071    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.159     3.230    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.433%)  route 0.582ns (73.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.582     3.311    centered_pwm_1channel/enable
    SLICE_X34Y76         LUT3 (Prop_lut3_I2_O)        0.045     3.356 r  centered_pwm_1channel/pwm_i_i_1/O
                         net (fo=1, routed)           0.000     3.356    centered_pwm_1channel/pwm_i_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.816     3.399    centered_pwm_1channel/clk_mmcm_2
    SLICE_X34Y76         FDRE                                         r  centered_pwm_1channel/pwm_i_reg/C
                         clock pessimism             -0.516     2.883    
                         clock uncertainty            0.189     3.072    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.120     3.192    centered_pwm_1channel/pwm_i_reg
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           3.356    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.206%)  route 0.514ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.514     3.243    centered_pwm_1channel/enable
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.817     3.400    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[0]/C
                         clock pessimism             -0.516     2.884    
                         clock uncertainty            0.189     3.073    
    SLICE_X32Y77         FDRE (Hold_fdre_C_CE)       -0.016     3.057    centered_pwm_1channel/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.206%)  route 0.514ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.514     3.243    centered_pwm_1channel/enable
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.817     3.400    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[1]/C
                         clock pessimism             -0.516     2.884    
                         clock uncertainty            0.189     3.073    
    SLICE_X32Y77         FDRE (Hold_fdre_C_CE)       -0.016     3.057    centered_pwm_1channel/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.206%)  route 0.514ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.514     3.243    centered_pwm_1channel/enable
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.817     3.400    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[2]/C
                         clock pessimism             -0.516     2.884    
                         clock uncertainty            0.189     3.073    
    SLICE_X32Y77         FDRE (Hold_fdre_C_CE)       -0.016     3.057    centered_pwm_1channel/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.164ns (24.206%)  route 0.514ns (75.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.514     3.243    centered_pwm_1channel/enable
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.817     3.400    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y77         FDRE                                         r  centered_pwm_1channel/counter_reg[3]/C
                         clock pessimism             -0.516     2.884    
                         clock uncertainty            0.189     3.073    
    SLICE_X32Y77         FDRE (Hold_fdre_C_CE)       -0.016     3.057    centered_pwm_1channel/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/pwm_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.164ns (19.872%)  route 0.661ns (80.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.661     3.391    centered_pwm_1channel/enable
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.815     3.398    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y76         FDRE                                         r  centered_pwm_1channel/pwm_reg/C
                         clock pessimism             -0.516     2.882    
                         clock uncertainty            0.189     3.071    
    SLICE_X32Y76         FDRE (Hold_fdre_C_CE)       -0.016     3.055    centered_pwm_1channel/pwm_reg
  -------------------------------------------------------------------
                         required time                         -3.055    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_updown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.016%)  route 0.740ns (77.984%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.740     3.470    centered_pwm_1channel/enable
    SLICE_X33Y77         LUT4 (Prop_lut4_I1_O)        0.045     3.515 r  centered_pwm_1channel/counter_updown_i_1/O
                         net (fo=1, routed)           0.000     3.515    centered_pwm_1channel/counter_updown_i_1_n_0
    SLICE_X33Y77         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.817     3.400    centered_pwm_1channel/clk_mmcm_2
    SLICE_X33Y77         FDRE                                         r  centered_pwm_1channel/counter_updown_reg/C
                         clock pessimism             -0.516     2.884    
                         clock uncertainty            0.189     3.073    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.091     3.164    centered_pwm_1channel/counter_updown_reg
  -------------------------------------------------------------------
                         required time                         -3.164    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.546%)  route 0.720ns (81.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.720     3.450    centered_pwm_1channel/enable
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.818     3.401    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[4]/C
                         clock pessimism             -0.516     2.885    
                         clock uncertainty            0.189     3.074    
    SLICE_X32Y78         FDRE (Hold_fdre_C_CE)       -0.016     3.058    centered_pwm_1channel/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            centered_pwm_1channel/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_mmcm_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_2 rise@0.000ns - clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.164ns (18.546%)  route 0.720ns (81.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.627     0.886    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_gbuffer/O
                         net (fo=2, routed)           0.548     1.460    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.510 r  MMCM_ADV/CLKOUT1
                         net (fo=1, routed)           0.482     1.992    clk_mmcm_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.018 r  clk_mmcm_1_BUFG_inst/O
                         net (fo=16, routed)          0.548     2.565    clk_mmcm_1_BUFG
    SLICE_X34Y75         FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     2.729 r  enable_reg/Q
                         net (fo=11, routed)          0.720     3.450    centered_pwm_1channel/enable
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clk_buffer/O
                         net (fo=1, routed)           0.683     1.130    ibuf_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_gbuffer/O
                         net (fo=2, routed)           0.814     1.973    gbuf_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.026 r  MMCM_ADV/CLKOUT2
                         net (fo=1, routed)           0.528     2.554    clk_mmcm_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  clk_mmcm_2_BUFG_inst/O
                         net (fo=102, routed)         0.818     3.401    centered_pwm_1channel/clk_mmcm_2
    SLICE_X32Y78         FDRE                                         r  centered_pwm_1channel/counter_reg[5]/C
                         clock pessimism             -0.516     2.885    
                         clock uncertainty            0.189     3.074    
    SLICE_X32Y78         FDRE (Hold_fdre_C_CE)       -0.016     3.058    centered_pwm_1channel/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.392    





