# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do arm32bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is SHAKO@SHAKO.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/MEGA/SDSU/2022\ Fall/Electrical\ Engineering\ 475/Arm\ Processor/arm32bit {D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/src1mux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:17:12 on Oct 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit" D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/src1mux.sv 
# -- Compiling module src1mux
# 
# Top level modules:
# 	src1mux
# End time: 18:17:12 on Oct 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MEGA/SDSU/2022\ Fall/Electrical\ Engineering\ 475/Arm\ Processor/arm32bit {D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:17:12 on Oct 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit" D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:17:12 on Oct 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MEGA/SDSU/2022\ Fall/Electrical\ Engineering\ 475/Arm\ Processor/arm32bit {D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/X_mux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:17:12 on Oct 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit" D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/X_mux.sv 
# -- Compiling module X_mux
# 
# Top level modules:
# 	X_mux
# End time: 18:17:12 on Oct 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/MEGA/SDSU/2022\ Fall/Electrical\ Engineering\ 475/Arm\ Processor/arm32bit {D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/Y_mux.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 18:17:13 on Oct 28,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit" D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/Y_mux.sv 
# -- Compiling module Y_mux
# 
# Top level modules:
# 	Y_mux
# End time: 18:17:13 on Oct 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -voptargs=+acc work.testbench
# vsim -voptargs="+acc" work.testbench 
# Start time: 18:17:19 on Oct 28,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.src1mux(fast)
# Loading work.X_mux(fast)
# Loading work.Y_mux(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/X_mux.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/X_mux_test File: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/Y_mux.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/Y_mux_test File: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'out'. The port definition is at: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/Y_mux.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/Y_mux_test File: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv Line: 13
add wave -position insertpoint sim:/testbench/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: SHAKO  Hostname: SHAKO  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlft25awwn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft25awwn
run
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/Rn \
sim:/testbench/Rs \
sim:/testbench/PC_out \
sim:/testbench/select \
sim:/testbench/out \
{sim:/testbench/out[0]} \
{sim:/testbench/out[1]} \
{sim:/testbench/out[2]} \
sim:/testbench/ARd
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/Rn \
sim:/testbench/Rs \
sim:/testbench/PC_out \
sim:/testbench/select \
sim:/testbench/out \
{sim:/testbench/out[0]} \
{sim:/testbench/out[1]} \
{sim:/testbench/out[2]} \
sim:/testbench/ARd
vsim -voptargs=+acc work.testbench
# End time: 18:18:42 on Oct 28,2022, Elapsed time: 0:01:23
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.testbench 
# Start time: 18:18:42 on Oct 28,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.src1mux(fast)
# Loading work.X_mux(fast)
# Loading work.Y_mux(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/X_mux.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/X_mux_test File: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select'. The port definition is at: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/Y_mux.sv(3).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/Y_mux_test File: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'out'. The port definition is at: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/Y_mux.sv(4).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/Y_mux_test File: D:/MEGA/SDSU/2022 Fall/Electrical Engineering 475/Arm Processor/arm32bit/testbench.sv Line: 13
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/Rn \
sim:/testbench/Rs \
sim:/testbench/PC_out \
sim:/testbench/select \
sim:/testbench/out \
sim:/testbench/ARd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: SHAKO  Hostname: SHAKO  ProcessID: 1796
#           Attempting to use alternate WLF file "./wlftdnjg2y".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdnjg2y
run
# End time: 18:19:35 on Oct 28,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 5
