<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>cpu_id_t - This contains the recognized CPU features/info.</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/questing/+package/libcpuid-dev">libcpuid-dev_0.8.0+repack1-0.3_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       cpu_id_t - This contains the recognized CPU features/info.

</pre><h4><b>SYNOPSIS</b></h4><pre>
       #include &lt;libcpuid.h&gt;

   <b>Data</b> <b>Fields</b>
       <b>cpu_architecture_t</b> <b>architecture</b>
       <b>cpu_feature_level_t</b> <b>feature_level</b>
       char <b>vendor_str</b> [VENDOR_STR_MAX]
       char <b>brand_str</b> [BRAND_STR_MAX]
       <b>cpu_vendor_t</b> <b>vendor</b>
       uint8_t <b>flags</b> [CPU_FLAGS_MAX]
       int32_t <b>family</b>
       int32_t <b>model</b>
       int32_t <b>stepping</b>
       int32_t <b>ext_family</b>
       int32_t <b>ext_model</b>
       union {
          struct <b>x86_id_t</b> <b>x86</b>
          struct <b>arm_id_t</b> <b>arm</b>
       };
       int32_t <b>num_cores</b>
       int32_t <b>num_logical_cpus</b>
       int32_t <b>total_logical_cpus</b>
       int32_t <b>l1_data_cache</b>
       int32_t <b>l1_instruction_cache</b>
       int32_t <b>l2_cache</b>
       int32_t <b>l3_cache</b>
       int32_t <b>l4_cache</b>
       int32_t <b>l1_assoc</b>
       int32_t <b>l1_data_assoc</b>
       int32_t <b>l1_instruction_assoc</b>
       int32_t <b>l2_assoc</b>
       int32_t <b>l3_assoc</b>
       int32_t <b>l4_assoc</b>
       int32_t <b>l1_cacheline</b>
       int32_t <b>l1_data_cacheline</b>
       int32_t <b>l1_instruction_cacheline</b>
       int32_t <b>l2_cacheline</b>
       int32_t <b>l3_cacheline</b>
       int32_t <b>l4_cacheline</b>
       int32_t <b>l1_data_instances</b>
       int32_t <b>l1_instruction_instances</b>
       int32_t <b>l2_instances</b>
       int32_t <b>l3_instances</b>
       int32_t <b>l4_instances</b>
       char <b>cpu_codename</b> [CODENAME_STR_MAX]
       int32_t <b>sse_size</b>
       uint8_t <b>detection_hints</b> [CPU_HINTS_MAX]
       struct <b>cpu_sgx_t</b> <b>sgx</b>
       <b>cpu_affinity_mask_t</b> <b>affinity_mask</b>
       <b>cpu_purpose_t</b> <b>purpose</b>
       char <b>technology_node</b> [TECHNOLOGY_STR_MAX]

</pre><h4><b>Detailed</b> <b>Description</b></h4><pre>
       This contains the recognized CPU features/info.

</pre><h4><b>Field</b> <b>Documentation</b></h4><pre>
   <b>union</b>  <b>{</b> <b>...</b> <b>}</b>  <b>cpu_id_t</b>
       contains architecture specific info. Use <b>cpu_id_t::architecture</b> to know which member is valid.

   <b>cpu_affinity_mask_t</b> <b>cpu_id_t::affinity_mask</b>
       bitmask of the affinity ids this processor type is occupying

   <b>cpu_architecture_t</b> <b>cpu_id_t::architecture</b>
       contains the CPU architecture ID (e.g. ARCHITECTURE_X86)

   <b>char</b> <b>cpu_id_t::brand_str[BRAND_STR_MAX]</b>
       contains the brand string, e.g. 'Intel(R) Xeon(TM) CPU 2.40GHz'

   <b>char</b> <b>cpu_id_t::cpu_codename[CODENAME_STR_MAX]</b>
       The brief and human-friendly CPU codename, which was recognized.
        Examples:

       +--------+--------+-------+-------+-------+---------------------------------------+-----------------------+
       | Vendor | Family | Model | Step. | Cache |       Brand String                    | cpu_id_t.cpu_codename |
       +--------+--------+-------+-------+-------+---------------------------------------+-----------------------+
       | AMD    |      6 |     8 |     0 |   256 | (not available - will be ignored)     | "K6-2"                |
       | Intel  |     15 |     2 |     5 |   512 | "Intel(R) Xeon(TM) CPU 2.40GHz"       | "Xeon (Prestonia)"    |
       | Intel  |      6 |    15 |    11 |  4096 | "Intel(R) Core(TM)2 Duo CPU E6550..." | "Conroe (Core 2 Duo)" |
       | AMD    |     15 |    35 |     2 |  1024 | "Dual Core AMD Opteron(tm) Proces..." | "Opteron (Dual Core)" |
       +--------+--------+-------+-------+-------+---------------------------------------+-----------------------+

   <b>uint8_t</b> <b>cpu_id_t::detection_hints[CPU_HINTS_MAX]</b>
       contain miscellaneous detection information. Used to test about specifics of certain detected features.
       See <b>CPU_HINT_*</b> macros below.

       <b>See</b> <b>also</b>
           Hints

   <b>int32_t</b> <b>cpu_id_t::ext_family</b>
       CPU display ('true') family (computed as BaseFamily[3:0]+ExtendedFamily[7:0])

       <b>Deprecated</b>
           replaced by <b>x86_id_t::ext_family</b> (prefix member with x86., e.g. id.x86.ext_family)

   <b>int32_t</b> <b>cpu_id_t::ext_model</b>
       CPU display ('true') model (computed as (ExtendedModel[3:0]&lt;&lt;4) + BaseModel[3:0]) For detailed discussion
       about what BaseModel / ExtendedModel / Model are, see Github issue #150.

       <b>Deprecated</b>
           replaced by <b>x86_id_t::ext_model</b> (prefix member with x86., e.g. id.x86.ext_model)

   <b>int32_t</b> <b>cpu_id_t::family</b>
       CPU family (BaseFamily[3:0])

       <b>Deprecated</b>
           replaced by <b>x86_id_t::family</b> (prefix member with x86., e.g. id.x86.family)

   <b>cpu_feature_level_t</b> <b>cpu_id_t::feature_level</b>
       contains the CPU feature level, also know as microarchitecture levels (x86) and architecture version
       (ARM)

   <b>uint8_t</b> <b>cpu_id_t::flags[CPU_FLAGS_MAX]</b>
       contain CPU flags. Used to test for features. See the <b>CPU_FEATURE_*</b> macros below.

       <b>See</b> <b>also</b>
           Features

   <b>int32_t</b> <b>cpu_id_t::l1_assoc</b>
       Cache associativity for the L1 data cache. -1 if undetermined

       <b>Deprecated</b>
           replaced by <b>cpu_id_t::l1_data_assoc</b>

   <b>int32_t</b> <b>cpu_id_t::l1_cacheline</b>
       Cache-line size for L1 data cache. -1 if undetermined

       <b>Deprecated</b>
           replaced by <b>cpu_id_t::l1_data_cacheline</b>

   <b>int32_t</b> <b>cpu_id_t::l1_data_assoc</b>
       Cache associativity for the L1 data cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l1_data_cache</b>
       L1 data cache size in KB. Could be zero, if the CPU lacks cache. If the size cannot be determined, it
       will be -1.

   <b>int32_t</b> <b>cpu_id_t::l1_data_cacheline</b>
       Cache-line size for L1 data cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l1_data_instances</b>
       Number of L1 data cache instances. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l1_instruction_assoc</b>
       Cache associativity for the L1 instruction cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l1_instruction_cache</b>
       L1 instruction cache size in KB. Could be zero, if the CPU lacks cache. If the size cannot be determined,
       it will be -1.

       <b>Note</b>
           On some Intel CPUs, whose instruction cache is in fact a trace cache, the size will be expressed in K
           uOps.

   <b>int32_t</b> <b>cpu_id_t::l1_instruction_cacheline</b>
       Cache-line size for L1 instruction cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l1_instruction_instances</b>
       Number of L1 instruction cache instances. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l2_assoc</b>
       Cache associativity for the L2 cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l2_cache</b>
       L2 cache size in KB. Could be zero, if the CPU lacks L2 cache. If the size of the cache could not be
       determined, it will be -1

   <b>int32_t</b> <b>cpu_id_t::l2_cacheline</b>
       Cache-line size for L2 cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l2_instances</b>
       Number of L2 cache instances. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l3_assoc</b>
       Cache associativity for the L3 cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l3_cache</b>
       L3 cache size in KB. Zero on most systems

   <b>int32_t</b> <b>cpu_id_t::l3_cacheline</b>
       Cache-line size for L3 cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l3_instances</b>
       Number of L3 cache instances. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l4_assoc</b>
       Cache associativity for the L4 cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l4_cache</b>
       L4 cache size in KB. Zero on most systems

   <b>int32_t</b> <b>cpu_id_t::l4_cacheline</b>
       Cache-line size for L4 cache. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::l4_instances</b>
       Number of L4 cache instances. -1 if undetermined

   <b>int32_t</b> <b>cpu_id_t::model</b>
       CPU model (BaseModel[3:0])

       <b>Deprecated</b>
           replaced by <b>x86_id_t::model</b> (prefix member with x86., e.g. id.x86.model)

   <b>int32_t</b> <b>cpu_id_t::num_cores</b>
       Number of CPU cores on the current processor

   <b>int32_t</b> <b>cpu_id_t::num_logical_cpus</b>
       Number of logical processors on the current processor. Could be more than the number of physical cores,
       e.g. when the processor has HyperThreading.

   <b>cpu_purpose_t</b> <b>cpu_id_t::purpose</b>
       processor type purpose, relevant in case of hybrid CPU (e.g. PURPOSE_PERFORMANCE)

   <b>struct</b> <b>cpu_sgx_t</b> <b>cpu_id_t::sgx</b>
       contains information about SGX features if the processor, if present

       <b>Deprecated</b>
           replaced by <b>x86_id_t::sgx</b> (prefix member with x86., e.g. id.x86.sgx)

   <b>int32_t</b> <b>cpu_id_t::sse_size</b>
       SSE execution unit size (64 or 128; -1 if N/A)

       <b>Deprecated</b>
           replaced by <b>x86_id_t::sse_size</b> (prefix member with x86., e.g. id.x86.sse_size)

   <b>int32_t</b> <b>cpu_id_t::stepping</b>
       CPU stepping

       <b>Deprecated</b>
           replaced by <b>x86_id_t::stepping</b> (prefix member with x86., e.g. id.x86.stepping)

   <b>char</b> <b>cpu_id_t::technology_node[TECHNOLOGY_STR_MAX]</b>
       contains the technology node string, e.g. '32 nm'

   <b>int32_t</b> <b>cpu_id_t::total_logical_cpus</b>
       The total number of logical processors. The same value is available through <b>cpuid_get_total_cpus</b>.

       This is num_logical_cpus * {total physical processors in the system} (but only on a real system, under a
       VM this number may be lower).

       If you're writing a multithreaded program and you want to run it on all CPUs, this is the number of
       threads you need.

       <b>Note</b>
           in a VM, this will exactly match the number of CPUs set in the VM's configuration.

   <b>cpu_vendor_t</b> <b>cpu_id_t::vendor</b>
       contains the recognized CPU vendor

   <b>char</b> <b>cpu_id_t::vendor_str[VENDOR_STR_MAX]</b>
       contains the CPU vendor string, e.g. 'GenuineIntel'

</pre><h4><b>Author</b></h4><pre>
       Generated automatically by Doxygen for libcpuid from the source code.

libcpuid                                          Version 0.8.0                                      <u><a href="../man3/cpu_id_t.3.html">cpu_id_t</a></u>(3)
</pre>
 </div>
</div></section>
</div>
</body>
</html>