digraph "CFG for '_Z3addPiS_S_S_S_S_' function" {
	label="CFG for '_Z3addPiS_S_S_S_S_' function";

	Node0x5c5fe30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !4, !amdgpu.noclobber !8\l  %8 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !4, !amdgpu.noclobber !8\l  %9 = add nsw i32 %8, %7\l  store i32 %9, i32 addrspace(1)* %2, align 4, !tbaa !4\l  %10 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !4\l  %11 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !4\l  %12 = sub nsw i32 %10, %11\l  store i32 %12, i32 addrspace(1)* %3, align 4, !tbaa !4\l  %13 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !4\l  %14 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !4\l  %15 = mul nsw i32 %14, %13\l  store i32 %15, i32 addrspace(1)* %4, align 4, !tbaa !4\l  %16 = load i32, i32 addrspace(1)* %0, align 4, !tbaa !4\l  %17 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !4\l  %18 = sdiv i32 %16, %17\l  store i32 %18, i32 addrspace(1)* %5, align 4, !tbaa !4\l  ret void\l}"];
}
