\subsection{pack\+\_\+48\+\_\+to\+\_\+64 Entity Reference}
\label{classpack__48__to__64}\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}


Inheritance diagram for pack\+\_\+48\+\_\+to\+\_\+64\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d2/d55/classpack__48__to__64__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for pack\+\_\+48\+\_\+to\+\_\+64\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{db/d7a/classpack__48__to__64__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data48\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data64\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 16} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!clk@{clk}}
\index{clk@{clk}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpack__48__to__64_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 19} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!data48\+\_\+in@{data48\+\_\+in}}
\index{data48\+\_\+in@{data48\+\_\+in}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{data48\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data48\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpack__48__to__64_a6d104edd5a18162e6500b2bcdc981615}


Definition at line {\bf 22} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!data64\+\_\+out@{data64\+\_\+out}}
\index{data64\+\_\+out@{data64\+\_\+out}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{data64\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data64\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpack__48__to__64_a852b2bc009617d28ef9e540352cce148}


Definition at line {\bf 23} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!data\+\_\+in\+\_\+wrreq@{data\+\_\+in\+\_\+wrreq}}
\index{data\+\_\+in\+\_\+wrreq@{data\+\_\+in\+\_\+wrreq}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{data\+\_\+in\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpack__48__to__64_af418e25601f3eee452c703d932ce01ee}


Definition at line {\bf 21} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!data\+\_\+out\+\_\+valid@{data\+\_\+out\+\_\+valid}}
\index{data\+\_\+out\+\_\+valid@{data\+\_\+out\+\_\+valid}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{data\+\_\+out\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpack__48__to__64_a465c1d9247590540abb6db12f657556f}


Definition at line {\bf 26} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!ieee@{ieee}}
\index{ieee@{ieee}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpack__48__to__64_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 9} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpack__48__to__64_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 11} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpack__48__to__64_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 20} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.

\index{pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pack\+\_\+48\+\_\+to\+\_\+64@{pack\+\_\+48\+\_\+to\+\_\+64}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpack__48__to__64_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 10} of file {\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/bit\+\_\+pack/synth/{\bf pack\+\_\+48\+\_\+to\+\_\+64.\+vhd}\end{DoxyCompactItemize}
