!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ADCChannelDisable	driverlib/adc.c	/^void ADCChannelDisable(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCChannelEnable	driverlib/adc.c	/^void ADCChannelEnable(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCDMADisable	driverlib/adc.c	/^void ADCDMADisable(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCDMAEnable	driverlib/adc.c	/^void ADCDMAEnable(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCDisable	driverlib/adc.c	/^void ADCDisable(unsigned long ulBase)$/;"	f
ADCEnable	driverlib/adc.c	/^void ADCEnable(unsigned long ulBase)$/;"	f
ADCFIFOLvlGet	driverlib/adc.c	/^unsigned char ADCFIFOLvlGet(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCFIFORead	driverlib/adc.c	/^unsigned long ADCFIFORead(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCIntClear	driverlib/adc.c	/^void ADCIntClear(unsigned long ulBase, unsigned long ulChannel,$/;"	f
ADCIntDisable	driverlib/adc.c	/^void ADCIntDisable(unsigned long ulBase, unsigned long ulChannel,$/;"	f
ADCIntEnable	driverlib/adc.c	/^void ADCIntEnable(unsigned long ulBase, unsigned long ulChannel,$/;"	f
ADCIntRegister	driverlib/adc.c	/^void ADCIntRegister(unsigned long ulBase, unsigned long ulChannel,$/;"	f
ADCIntStatus	driverlib/adc.c	/^unsigned long ADCIntStatus(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCIntUnregister	driverlib/adc.c	/^void ADCIntUnregister(unsigned long ulBase, unsigned long ulChannel)$/;"	f
ADCTimerConfig	driverlib/adc.c	/^void ADCTimerConfig(unsigned long ulBase, unsigned long ulValue)$/;"	f
ADCTimerDisable	driverlib/adc.c	/^void ADCTimerDisable(unsigned long ulBase)$/;"	f
ADCTimerEnable	driverlib/adc.c	/^void ADCTimerEnable(unsigned long ulBase)$/;"	f
ADCTimerReset	driverlib/adc.c	/^void ADCTimerReset(unsigned long ulBase)$/;"	f
ADCTimerValueGet	driverlib/adc.c	/^unsigned long ADCTimerValueGet(unsigned long ulBase)$/;"	f
ADC_ADC_CTRL_adc_buf_bypass	inc/hw_adc.h	/^#define ADC_ADC_CTRL_adc_buf_bypass /;"	d
ADC_ADC_CTRL_adc_buf_en	inc/hw_adc.h	/^#define ADC_ADC_CTRL_adc_buf_en /;"	d
ADC_ADC_CTRL_adc_cap_scale	inc/hw_adc.h	/^#define ADC_ADC_CTRL_adc_cap_scale /;"	d
ADC_ADC_CTRL_adc_core_en	inc/hw_adc.h	/^#define ADC_ADC_CTRL_adc_core_en /;"	d
ADC_ADC_CTRL_adc_en	inc/hw_adc.h	/^#define ADC_ADC_CTRL_adc_en /;"	d
ADC_ADC_CTRL_adc_soft_reset	inc/hw_adc.h	/^#define ADC_ADC_CTRL_adc_soft_reset /;"	d
ADC_BASE	inc/hw_memmap.h	/^#define ADC_BASE /;"	d
ADC_CH_0	driverlib/adc.h	/^#define ADC_CH_0 /;"	d
ADC_CH_1	driverlib/adc.h	/^#define ADC_CH_1 /;"	d
ADC_CH_2	driverlib/adc.h	/^#define ADC_CH_2 /;"	d
ADC_CH_3	driverlib/adc.h	/^#define ADC_CH_3 /;"	d
ADC_DMA_DONE	driverlib/adc.h	/^#define ADC_DMA_DONE /;"	d
ADC_FIFO_EMPTY	driverlib/adc.h	/^#define ADC_FIFO_EMPTY /;"	d
ADC_FIFO_FULL	driverlib/adc.h	/^#define ADC_FIFO_FULL /;"	d
ADC_FIFO_OVERFLOW	driverlib/adc.h	/^#define ADC_FIFO_OVERFLOW /;"	d
ADC_FIFO_UNDERFLOW	driverlib/adc.h	/^#define ADC_FIFO_UNDERFLOW /;"	d
ADC_O_ADC_CH_ENABLE	inc/hw_adc.h	/^#define ADC_O_ADC_CH_ENABLE /;"	d
ADC_O_ADC_CTRL	inc/hw_adc.h	/^#define ADC_O_ADC_CTRL /;"	d
ADC_O_adc_ch0_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch0_fifo_lvl /;"	d
ADC_O_adc_ch0_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch0_gain /;"	d
ADC_O_adc_ch0_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch0_irq_en /;"	d
ADC_O_adc_ch0_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch0_irq_status /;"	d
ADC_O_adc_ch1_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch1_fifo_lvl /;"	d
ADC_O_adc_ch1_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch1_gain /;"	d
ADC_O_adc_ch1_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch1_irq_en /;"	d
ADC_O_adc_ch1_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch1_irq_status /;"	d
ADC_O_adc_ch2_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch2_fifo_lvl /;"	d
ADC_O_adc_ch2_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch2_gain /;"	d
ADC_O_adc_ch2_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch2_irq_en /;"	d
ADC_O_adc_ch2_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch2_irq_status /;"	d
ADC_O_adc_ch3_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch3_fifo_lvl /;"	d
ADC_O_adc_ch3_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch3_gain /;"	d
ADC_O_adc_ch3_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch3_irq_en /;"	d
ADC_O_adc_ch3_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch3_irq_status /;"	d
ADC_O_adc_ch4_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch4_fifo_lvl /;"	d
ADC_O_adc_ch4_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch4_gain /;"	d
ADC_O_adc_ch4_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch4_irq_en /;"	d
ADC_O_adc_ch4_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch4_irq_status /;"	d
ADC_O_adc_ch5_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch5_fifo_lvl /;"	d
ADC_O_adc_ch5_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch5_gain /;"	d
ADC_O_adc_ch5_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch5_irq_en /;"	d
ADC_O_adc_ch5_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch5_irq_status /;"	d
ADC_O_adc_ch6_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch6_fifo_lvl /;"	d
ADC_O_adc_ch6_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch6_gain /;"	d
ADC_O_adc_ch6_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch6_irq_en /;"	d
ADC_O_adc_ch6_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch6_irq_status /;"	d
ADC_O_adc_ch7_fifo_lvl	inc/hw_adc.h	/^#define ADC_O_adc_ch7_fifo_lvl /;"	d
ADC_O_adc_ch7_gain	inc/hw_adc.h	/^#define ADC_O_adc_ch7_gain /;"	d
ADC_O_adc_ch7_irq_en	inc/hw_adc.h	/^#define ADC_O_adc_ch7_irq_en /;"	d
ADC_O_adc_ch7_irq_status	inc/hw_adc.h	/^#define ADC_O_adc_ch7_irq_status /;"	d
ADC_O_adc_dma_mode_en	inc/hw_adc.h	/^#define ADC_O_adc_dma_mode_en /;"	d
ADC_O_adc_timer_configuration	inc/hw_adc.h	/^#define ADC_O_adc_timer_configuration /;"	d
ADC_O_adc_timer_current_count	inc/hw_adc.h	/^#define ADC_O_adc_timer_current_count /;"	d
ADC_O_channel0FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel0FIFODATA /;"	d
ADC_O_channel1FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel1FIFODATA /;"	d
ADC_O_channel2FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel2FIFODATA /;"	d
ADC_O_channel3FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel3FIFODATA /;"	d
ADC_O_channel4FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel4FIFODATA /;"	d
ADC_O_channel5FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel5FIFODATA /;"	d
ADC_O_channel6FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel6FIFODATA /;"	d
ADC_O_channel7FIFODATA	inc/hw_adc.h	/^#define ADC_O_channel7FIFODATA /;"	d
ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_M /;"	d
ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_S /;"	d
ADC_adc_ch0_gain_adc_channel0_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch0_gain_adc_channel0_gain_M /;"	d
ADC_adc_ch0_gain_adc_channel0_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch0_gain_adc_channel0_gain_S /;"	d
ADC_adc_ch0_irq_en_adc_channel0_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch0_irq_en_adc_channel0_irq_en_M /;"	d
ADC_adc_ch0_irq_en_adc_channel0_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch0_irq_en_adc_channel0_irq_en_S /;"	d
ADC_adc_ch0_irq_status_adc_channel0_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch0_irq_status_adc_channel0_irq_status_M /;"	d
ADC_adc_ch0_irq_status_adc_channel0_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch0_irq_status_adc_channel0_irq_status_S /;"	d
ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_M /;"	d
ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_S /;"	d
ADC_adc_ch1_gain_adc_channel1_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch1_gain_adc_channel1_gain_M /;"	d
ADC_adc_ch1_gain_adc_channel1_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch1_gain_adc_channel1_gain_S /;"	d
ADC_adc_ch1_irq_en_adc_channel1_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch1_irq_en_adc_channel1_irq_en_M /;"	d
ADC_adc_ch1_irq_en_adc_channel1_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch1_irq_en_adc_channel1_irq_en_S /;"	d
ADC_adc_ch1_irq_status_adc_channel1_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch1_irq_status_adc_channel1_irq_status_M /;"	d
ADC_adc_ch1_irq_status_adc_channel1_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch1_irq_status_adc_channel1_irq_status_S /;"	d
ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_M /;"	d
ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_S /;"	d
ADC_adc_ch2_gain_adc_channel2_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch2_gain_adc_channel2_gain_M /;"	d
ADC_adc_ch2_gain_adc_channel2_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch2_gain_adc_channel2_gain_S /;"	d
ADC_adc_ch2_irq_en_adc_channel2_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch2_irq_en_adc_channel2_irq_en_M /;"	d
ADC_adc_ch2_irq_en_adc_channel2_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch2_irq_en_adc_channel2_irq_en_S /;"	d
ADC_adc_ch2_irq_status_adc_channel2_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch2_irq_status_adc_channel2_irq_status_M /;"	d
ADC_adc_ch2_irq_status_adc_channel2_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch2_irq_status_adc_channel2_irq_status_S /;"	d
ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_M /;"	d
ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_S /;"	d
ADC_adc_ch3_gain_adc_channel3_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch3_gain_adc_channel3_gain_M /;"	d
ADC_adc_ch3_gain_adc_channel3_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch3_gain_adc_channel3_gain_S /;"	d
ADC_adc_ch3_irq_en_adc_channel3_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch3_irq_en_adc_channel3_irq_en_M /;"	d
ADC_adc_ch3_irq_en_adc_channel3_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch3_irq_en_adc_channel3_irq_en_S /;"	d
ADC_adc_ch3_irq_status_adc_channel3_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch3_irq_status_adc_channel3_irq_status_M /;"	d
ADC_adc_ch3_irq_status_adc_channel3_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch3_irq_status_adc_channel3_irq_status_S /;"	d
ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_M /;"	d
ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_S /;"	d
ADC_adc_ch4_gain_adc_channel4_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch4_gain_adc_channel4_gain_M /;"	d
ADC_adc_ch4_gain_adc_channel4_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch4_gain_adc_channel4_gain_S /;"	d
ADC_adc_ch4_irq_en_adc_channel4_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch4_irq_en_adc_channel4_irq_en_M /;"	d
ADC_adc_ch4_irq_en_adc_channel4_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch4_irq_en_adc_channel4_irq_en_S /;"	d
ADC_adc_ch4_irq_status_adc_channel4_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch4_irq_status_adc_channel4_irq_status_M /;"	d
ADC_adc_ch4_irq_status_adc_channel4_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch4_irq_status_adc_channel4_irq_status_S /;"	d
ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_M /;"	d
ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_S /;"	d
ADC_adc_ch5_gain_adc_channel5_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch5_gain_adc_channel5_gain_M /;"	d
ADC_adc_ch5_gain_adc_channel5_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch5_gain_adc_channel5_gain_S /;"	d
ADC_adc_ch5_irq_en_adc_channel5_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch5_irq_en_adc_channel5_irq_en_M /;"	d
ADC_adc_ch5_irq_en_adc_channel5_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch5_irq_en_adc_channel5_irq_en_S /;"	d
ADC_adc_ch5_irq_status_adc_channel5_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch5_irq_status_adc_channel5_irq_status_M /;"	d
ADC_adc_ch5_irq_status_adc_channel5_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch5_irq_status_adc_channel5_irq_status_S /;"	d
ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_M /;"	d
ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_S /;"	d
ADC_adc_ch6_gain_adc_channel6_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch6_gain_adc_channel6_gain_M /;"	d
ADC_adc_ch6_gain_adc_channel6_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch6_gain_adc_channel6_gain_S /;"	d
ADC_adc_ch6_irq_en_adc_channel6_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch6_irq_en_adc_channel6_irq_en_M /;"	d
ADC_adc_ch6_irq_en_adc_channel6_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch6_irq_en_adc_channel6_irq_en_S /;"	d
ADC_adc_ch6_irq_status_adc_channel6_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch6_irq_status_adc_channel6_irq_status_M /;"	d
ADC_adc_ch6_irq_status_adc_channel6_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch6_irq_status_adc_channel6_irq_status_S /;"	d
ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_M	inc/hw_adc.h	/^#define ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_M /;"	d
ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_S	inc/hw_adc.h	/^#define ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_S /;"	d
ADC_adc_ch7_gain_adc_channel7_gain_M	inc/hw_adc.h	/^#define ADC_adc_ch7_gain_adc_channel7_gain_M /;"	d
ADC_adc_ch7_gain_adc_channel7_gain_S	inc/hw_adc.h	/^#define ADC_adc_ch7_gain_adc_channel7_gain_S /;"	d
ADC_adc_ch7_irq_en_adc_channel7_irq_en_M	inc/hw_adc.h	/^#define ADC_adc_ch7_irq_en_adc_channel7_irq_en_M /;"	d
ADC_adc_ch7_irq_en_adc_channel7_irq_en_S	inc/hw_adc.h	/^#define ADC_adc_ch7_irq_en_adc_channel7_irq_en_S /;"	d
ADC_adc_ch7_irq_status_adc_channel7_irq_status_M	inc/hw_adc.h	/^#define ADC_adc_ch7_irq_status_adc_channel7_irq_status_M /;"	d
ADC_adc_ch7_irq_status_adc_channel7_irq_status_S	inc/hw_adc.h	/^#define ADC_adc_ch7_irq_status_adc_channel7_irq_status_S /;"	d
ADC_adc_dma_mode_en_DMA_MODEenable_M	inc/hw_adc.h	/^#define ADC_adc_dma_mode_en_DMA_MODEenable_M /;"	d
ADC_adc_dma_mode_en_DMA_MODEenable_S	inc/hw_adc.h	/^#define ADC_adc_dma_mode_en_DMA_MODEenable_S /;"	d
ADC_adc_timer_configuration_timercount_M	inc/hw_adc.h	/^#define ADC_adc_timer_configuration_timercount_M /;"	d
ADC_adc_timer_configuration_timercount_S	inc/hw_adc.h	/^#define ADC_adc_timer_configuration_timercount_S /;"	d
ADC_adc_timer_configuration_timeren	inc/hw_adc.h	/^#define ADC_adc_timer_configuration_timeren /;"	d
ADC_adc_timer_configuration_timerreset	inc/hw_adc.h	/^#define ADC_adc_timer_configuration_timerreset /;"	d
ADC_adc_timer_current_count_timercurrentcount_M	inc/hw_adc.h	/^#define ADC_adc_timer_current_count_timercurrentcount_M /;"	d
ADC_adc_timer_current_count_timercurrentcount_S	inc/hw_adc.h	/^#define ADC_adc_timer_current_count_timercurrentcount_S /;"	d
ADC_channel0FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel0FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel0FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel0FIFODATA_FIFO_RD_DATA_S /;"	d
ADC_channel1FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel1FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel1FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel1FIFODATA_FIFO_RD_DATA_S /;"	d
ADC_channel2FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel2FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel2FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel2FIFODATA_FIFO_RD_DATA_S /;"	d
ADC_channel3FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel3FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel3FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel3FIFODATA_FIFO_RD_DATA_S /;"	d
ADC_channel4FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel4FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel4FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel4FIFODATA_FIFO_RD_DATA_S /;"	d
ADC_channel5FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel5FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel5FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel5FIFODATA_FIFO_RD_DATA_S /;"	d
ADC_channel6FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel6FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel6FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel6FIFODATA_FIFO_RD_DATA_S /;"	d
ADC_channel7FIFODATA_FIFO_RD_DATA_M	inc/hw_adc.h	/^#define ADC_channel7FIFODATA_FIFO_RD_DATA_M /;"	d
ADC_channel7FIFODATA_FIFO_RD_DATA_S	inc/hw_adc.h	/^#define ADC_channel7FIFODATA_FIFO_RD_DATA_S /;"	d
AESAuthDataLengthSet	driverlib/aes.c	/^AESAuthDataLengthSet(uint32_t ui32Base, uint32_t ui32Length)$/;"	f
AESConfigSet	driverlib/aes.c	/^AESConfigSet(uint32_t ui32Base, uint32_t ui32Config)$/;"	f
AESDMADisable	driverlib/aes.c	/^AESDMADisable(uint32_t ui32Base, uint32_t ui32Flags)$/;"	f
AESDMAEnable	driverlib/aes.c	/^AESDMAEnable(uint32_t ui32Base, uint32_t ui32Flags)$/;"	f
AESDataLengthSet	driverlib/aes.c	/^AESDataLengthSet(uint32_t ui32Base, uint64_t ui64Length)$/;"	f
AESDataMAC	driverlib/aes.c	/^AESDataMAC(uint32_t ui32Base, uint8_t *pui8Src, uint32_t ui32Length,$/;"	f
AESDataProcess	driverlib/aes.c	/^AESDataProcess(uint32_t ui32Base, uint8_t *pui8Src, uint8_t *pui8Dest,$/;"	f
AESDataProcessAE	driverlib/aes.c	/^AESDataProcessAE(uint32_t ui32Base, uint8_t *pui8Src, uint8_t *pui8Dest,$/;"	f
AESDataRead	driverlib/aes.c	/^AESDataRead(uint32_t ui32Base, uint8_t *pui8Dest, uint8_t ui8Length)$/;"	f
AESDataReadNonBlocking	driverlib/aes.c	/^AESDataReadNonBlocking(uint32_t ui32Base, uint8_t *pui8Dest, uint8_t ui8Length)$/;"	f
AESDataWrite	driverlib/aes.c	/^AESDataWrite(uint32_t ui32Base, uint8_t *pui8Src, uint8_t ui8Length)$/;"	f
AESDataWriteNonBlocking	driverlib/aes.c	/^AESDataWriteNonBlocking(uint32_t ui32Base, uint8_t *pui8Src, uint8_t ui8Length)$/;"	f
AESIVGet	driverlib/aes.c	/^AESIVGet(uint32_t ui32Base, uint8_t *pui8IVdata)$/;"	f
AESIVSet	driverlib/aes.c	/^AESIVSet(uint32_t ui32Base, uint8_t *pui8IVdata)$/;"	f
AESIntClear	driverlib/aes.c	/^AESIntClear(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
AESIntDisable	driverlib/aes.c	/^AESIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
AESIntEnable	driverlib/aes.c	/^AESIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
AESIntRegister	driverlib/aes.c	/^AESIntRegister(uint32_t ui32Base, void(*pfnHandler)(void))$/;"	f
AESIntStatus	driverlib/aes.c	/^AESIntStatus(uint32_t ui32Base, bool bMasked)$/;"	f
AESIntUnregister	driverlib/aes.c	/^AESIntUnregister(uint32_t ui32Base)$/;"	f
AESKey1Set	driverlib/aes.c	/^AESKey1Set(uint32_t ui32Base, uint8_t *pui8Key, uint32_t ui32Keysize)$/;"	f
AESKey2Set	driverlib/aes.c	/^AESKey2Set(uint32_t ui32Base, uint8_t *pui8Key, uint32_t ui32Keysize)$/;"	f
AESKey3Set	driverlib/aes.c	/^AESKey3Set(uint32_t ui32Base, uint8_t *pui8Key)$/;"	f
AESTagRead	driverlib/aes.c	/^AESTagRead(uint32_t ui32Base, uint8_t *pui8TagData)$/;"	f
AES_AUTH_LENGTH_AUTH_M	inc/hw_aes.h	/^#define AES_AUTH_LENGTH_AUTH_M /;"	d
AES_AUTH_LENGTH_AUTH_S	inc/hw_aes.h	/^#define AES_AUTH_LENGTH_AUTH_S /;"	d
AES_BASE	inc/hw_memmap.h	/^#define AES_BASE /;"	d
AES_BLOCK_SIZE_IN_BYTES	driverlib/aes.c	/^#define AES_BLOCK_SIZE_IN_BYTES /;"	d	file:
AES_CFG_CCM_L_2	driverlib/aes.h	/^#define AES_CFG_CCM_L_2 /;"	d
AES_CFG_CCM_L_4	driverlib/aes.h	/^#define AES_CFG_CCM_L_4 /;"	d
AES_CFG_CCM_L_8	driverlib/aes.h	/^#define AES_CFG_CCM_L_8 /;"	d
AES_CFG_CCM_M_10	driverlib/aes.h	/^#define AES_CFG_CCM_M_10 /;"	d
AES_CFG_CCM_M_12	driverlib/aes.h	/^#define AES_CFG_CCM_M_12 /;"	d
AES_CFG_CCM_M_14	driverlib/aes.h	/^#define AES_CFG_CCM_M_14 /;"	d
AES_CFG_CCM_M_16	driverlib/aes.h	/^#define AES_CFG_CCM_M_16 /;"	d
AES_CFG_CCM_M_4	driverlib/aes.h	/^#define AES_CFG_CCM_M_4 /;"	d
AES_CFG_CCM_M_6	driverlib/aes.h	/^#define AES_CFG_CCM_M_6 /;"	d
AES_CFG_CCM_M_8	driverlib/aes.h	/^#define AES_CFG_CCM_M_8 /;"	d
AES_CFG_CTR_WIDTH_128	driverlib/aes.h	/^#define AES_CFG_CTR_WIDTH_128 /;"	d
AES_CFG_CTR_WIDTH_32	driverlib/aes.h	/^#define AES_CFG_CTR_WIDTH_32 /;"	d
AES_CFG_CTR_WIDTH_64	driverlib/aes.h	/^#define AES_CFG_CTR_WIDTH_64 /;"	d
AES_CFG_CTR_WIDTH_96	driverlib/aes.h	/^#define AES_CFG_CTR_WIDTH_96 /;"	d
AES_CFG_DIR_DECRYPT	driverlib/aes.h	/^#define AES_CFG_DIR_DECRYPT /;"	d
AES_CFG_DIR_ENCRYPT	driverlib/aes.h	/^#define AES_CFG_DIR_ENCRYPT /;"	d
AES_CFG_KEY_SIZE_128BIT	driverlib/aes.h	/^#define AES_CFG_KEY_SIZE_128BIT /;"	d
AES_CFG_KEY_SIZE_192BIT	driverlib/aes.h	/^#define AES_CFG_KEY_SIZE_192BIT /;"	d
AES_CFG_KEY_SIZE_256BIT	driverlib/aes.h	/^#define AES_CFG_KEY_SIZE_256BIT /;"	d
AES_CFG_MODE_CBC	driverlib/aes.h	/^#define AES_CFG_MODE_CBC /;"	d
AES_CFG_MODE_CBCMAC	driverlib/aes.h	/^#define AES_CFG_MODE_CBCMAC /;"	d
AES_CFG_MODE_CCM	driverlib/aes.h	/^#define AES_CFG_MODE_CCM /;"	d
AES_CFG_MODE_CFB	driverlib/aes.h	/^#define AES_CFG_MODE_CFB /;"	d
AES_CFG_MODE_CTR	driverlib/aes.h	/^#define AES_CFG_MODE_CTR /;"	d
AES_CFG_MODE_ECB	driverlib/aes.h	/^#define AES_CFG_MODE_ECB /;"	d
AES_CFG_MODE_F8	driverlib/aes.h	/^#define AES_CFG_MODE_F8 /;"	d
AES_CFG_MODE_F9	driverlib/aes.h	/^#define AES_CFG_MODE_F9 /;"	d
AES_CFG_MODE_GCM_HLY0CALC	driverlib/aes.h	/^#define AES_CFG_MODE_GCM_HLY0CALC /;"	d
AES_CFG_MODE_GCM_HLY0ZERO	driverlib/aes.h	/^#define AES_CFG_MODE_GCM_HLY0ZERO /;"	d
AES_CFG_MODE_GCM_HY0CALC	driverlib/aes.h	/^#define AES_CFG_MODE_GCM_HY0CALC /;"	d
AES_CFG_MODE_ICM	driverlib/aes.h	/^#define AES_CFG_MODE_ICM /;"	d
AES_CFG_MODE_M	driverlib/aes.h	/^#define AES_CFG_MODE_M /;"	d
AES_CFG_MODE_XTS_K2IJL	driverlib/aes.h	/^#define AES_CFG_MODE_XTS_K2IJL /;"	d
AES_CFG_MODE_XTS_K2ILJ0	driverlib/aes.h	/^#define AES_CFG_MODE_XTS_K2ILJ0 /;"	d
AES_CFG_MODE_XTS_TWEAKJL	driverlib/aes.h	/^#define AES_CFG_MODE_XTS_TWEAKJL /;"	d
AES_CTRL_CBCMAC	inc/hw_aes.h	/^#define AES_CTRL_CBCMAC /;"	d
AES_CTRL_CCM	inc/hw_aes.h	/^#define AES_CTRL_CCM /;"	d
AES_CTRL_CCM_L_M	inc/hw_aes.h	/^#define AES_CTRL_CCM_L_M /;"	d
AES_CTRL_CCM_L_S	inc/hw_aes.h	/^#define AES_CTRL_CCM_L_S /;"	d
AES_CTRL_CCM_M	inc/hw_aes.h	/^#define AES_CTRL_CCM_M /;"	d
AES_CTRL_CCM_S	inc/hw_aes.h	/^#define AES_CTRL_CCM_S /;"	d
AES_CTRL_CFB	inc/hw_aes.h	/^#define AES_CTRL_CFB /;"	d
AES_CTRL_CONTEXT_READY	inc/hw_aes.h	/^#define AES_CTRL_CONTEXT_READY /;"	d
AES_CTRL_CTR	inc/hw_aes.h	/^#define AES_CTRL_CTR /;"	d
AES_CTRL_CTR_WIDTH_M	inc/hw_aes.h	/^#define AES_CTRL_CTR_WIDTH_M /;"	d
AES_CTRL_CTR_WIDTH_S	inc/hw_aes.h	/^#define AES_CTRL_CTR_WIDTH_S /;"	d
AES_CTRL_DIRECTION	inc/hw_aes.h	/^#define AES_CTRL_DIRECTION /;"	d
AES_CTRL_F8	inc/hw_aes.h	/^#define AES_CTRL_F8 /;"	d
AES_CTRL_F9	inc/hw_aes.h	/^#define AES_CTRL_F9 /;"	d
AES_CTRL_GCM_M	inc/hw_aes.h	/^#define AES_CTRL_GCM_M /;"	d
AES_CTRL_GCM_S	inc/hw_aes.h	/^#define AES_CTRL_GCM_S /;"	d
AES_CTRL_ICM	inc/hw_aes.h	/^#define AES_CTRL_ICM /;"	d
AES_CTRL_INPUT_READY	inc/hw_aes.h	/^#define AES_CTRL_INPUT_READY /;"	d
AES_CTRL_KEY_SIZE_M	inc/hw_aes.h	/^#define AES_CTRL_KEY_SIZE_M /;"	d
AES_CTRL_KEY_SIZE_S	inc/hw_aes.h	/^#define AES_CTRL_KEY_SIZE_S /;"	d
AES_CTRL_MODE	inc/hw_aes.h	/^#define AES_CTRL_MODE /;"	d
AES_CTRL_OUTPUT_READY	inc/hw_aes.h	/^#define AES_CTRL_OUTPUT_READY /;"	d
AES_CTRL_SAVE_CONTEXT	inc/hw_aes.h	/^#define AES_CTRL_SAVE_CONTEXT /;"	d
AES_CTRL_SVCTXTRDY	inc/hw_aes.h	/^#define AES_CTRL_SVCTXTRDY /;"	d
AES_CTRL_XTS_M	inc/hw_aes.h	/^#define AES_CTRL_XTS_M /;"	d
AES_CTRL_XTS_S	inc/hw_aes.h	/^#define AES_CTRL_XTS_S /;"	d
AES_C_LENGTH_1_LENGTH_M	inc/hw_aes.h	/^#define AES_C_LENGTH_1_LENGTH_M /;"	d
AES_C_LENGTH_1_LENGTH_S	inc/hw_aes.h	/^#define AES_C_LENGTH_1_LENGTH_S /;"	d
AES_DATA_IN_0_DATA_M	inc/hw_aes.h	/^#define AES_DATA_IN_0_DATA_M /;"	d
AES_DATA_IN_0_DATA_S	inc/hw_aes.h	/^#define AES_DATA_IN_0_DATA_S /;"	d
AES_DATA_IN_1_DATA_M	inc/hw_aes.h	/^#define AES_DATA_IN_1_DATA_M /;"	d
AES_DATA_IN_1_DATA_S	inc/hw_aes.h	/^#define AES_DATA_IN_1_DATA_S /;"	d
AES_DATA_IN_2_DATA_M	inc/hw_aes.h	/^#define AES_DATA_IN_2_DATA_M /;"	d
AES_DATA_IN_2_DATA_S	inc/hw_aes.h	/^#define AES_DATA_IN_2_DATA_S /;"	d
AES_DATA_IN_3_DATA_M	inc/hw_aes.h	/^#define AES_DATA_IN_3_DATA_M /;"	d
AES_DATA_IN_3_DATA_S	inc/hw_aes.h	/^#define AES_DATA_IN_3_DATA_S /;"	d
AES_DMA_CONTEXT_IN	driverlib/aes.h	/^#define AES_DMA_CONTEXT_IN /;"	d
AES_DMA_CONTEXT_OUT	driverlib/aes.h	/^#define AES_DMA_CONTEXT_OUT /;"	d
AES_DMA_DATA_IN	driverlib/aes.h	/^#define AES_DMA_DATA_IN /;"	d
AES_DMA_DATA_OUT	driverlib/aes.h	/^#define AES_DMA_DATA_OUT /;"	d
AES_INT_CONTEXT_IN	driverlib/aes.h	/^#define AES_INT_CONTEXT_IN /;"	d
AES_INT_CONTEXT_OUT	driverlib/aes.h	/^#define AES_INT_CONTEXT_OUT /;"	d
AES_INT_DATA_IN	driverlib/aes.h	/^#define AES_INT_DATA_IN /;"	d
AES_INT_DATA_OUT	driverlib/aes.h	/^#define AES_INT_DATA_OUT /;"	d
AES_INT_DMA_CONTEXT_IN	driverlib/aes.h	/^#define AES_INT_DMA_CONTEXT_IN /;"	d
AES_INT_DMA_CONTEXT_OUT	driverlib/aes.h	/^#define AES_INT_DMA_CONTEXT_OUT /;"	d
AES_INT_DMA_DATA_IN	driverlib/aes.h	/^#define AES_INT_DMA_DATA_IN /;"	d
AES_INT_DMA_DATA_OUT	driverlib/aes.h	/^#define AES_INT_DMA_DATA_OUT /;"	d
AES_IRQENABLE_CONTEXT_OUT	inc/hw_aes.h	/^#define AES_IRQENABLE_CONTEXT_OUT /;"	d
AES_IRQENABLE_CONTEX_IN	inc/hw_aes.h	/^#define AES_IRQENABLE_CONTEX_IN /;"	d
AES_IRQENABLE_DATA_IN	inc/hw_aes.h	/^#define AES_IRQENABLE_DATA_IN /;"	d
AES_IRQENABLE_DATA_OUT	inc/hw_aes.h	/^#define AES_IRQENABLE_DATA_OUT /;"	d
AES_IRQSTATUS_CONTEXT_OUT	inc/hw_aes.h	/^#define AES_IRQSTATUS_CONTEXT_OUT /;"	d
AES_IRQSTATUS_CONTEX_IN	inc/hw_aes.h	/^#define AES_IRQSTATUS_CONTEX_IN /;"	d
AES_IRQSTATUS_DATA_IN	inc/hw_aes.h	/^#define AES_IRQSTATUS_DATA_IN /;"	d
AES_IRQSTATUS_DATA_OUT	inc/hw_aes.h	/^#define AES_IRQSTATUS_DATA_OUT /;"	d
AES_IV_IN_0_DATA_M	inc/hw_aes.h	/^#define AES_IV_IN_0_DATA_M /;"	d
AES_IV_IN_0_DATA_S	inc/hw_aes.h	/^#define AES_IV_IN_0_DATA_S /;"	d
AES_IV_IN_1_DATA_M	inc/hw_aes.h	/^#define AES_IV_IN_1_DATA_M /;"	d
AES_IV_IN_1_DATA_S	inc/hw_aes.h	/^#define AES_IV_IN_1_DATA_S /;"	d
AES_IV_IN_2_DATA_M	inc/hw_aes.h	/^#define AES_IV_IN_2_DATA_M /;"	d
AES_IV_IN_2_DATA_S	inc/hw_aes.h	/^#define AES_IV_IN_2_DATA_S /;"	d
AES_IV_IN_3_DATA_M	inc/hw_aes.h	/^#define AES_IV_IN_3_DATA_M /;"	d
AES_IV_IN_3_DATA_S	inc/hw_aes.h	/^#define AES_IV_IN_3_DATA_S /;"	d
AES_KEY1_0_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_0_KEY_M /;"	d
AES_KEY1_0_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_0_KEY_S /;"	d
AES_KEY1_1_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_1_KEY_M /;"	d
AES_KEY1_1_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_1_KEY_S /;"	d
AES_KEY1_2_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_2_KEY_M /;"	d
AES_KEY1_2_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_2_KEY_S /;"	d
AES_KEY1_3_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_3_KEY_M /;"	d
AES_KEY1_3_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_3_KEY_S /;"	d
AES_KEY1_4_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_4_KEY_M /;"	d
AES_KEY1_4_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_4_KEY_S /;"	d
AES_KEY1_5_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_5_KEY_M /;"	d
AES_KEY1_5_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_5_KEY_S /;"	d
AES_KEY1_6_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_6_KEY_M /;"	d
AES_KEY1_6_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_6_KEY_S /;"	d
AES_KEY1_7_KEY_M	inc/hw_aes.h	/^#define AES_KEY1_7_KEY_M /;"	d
AES_KEY1_7_KEY_S	inc/hw_aes.h	/^#define AES_KEY1_7_KEY_S /;"	d
AES_KEY2_0_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_0_KEY_M /;"	d
AES_KEY2_0_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_0_KEY_S /;"	d
AES_KEY2_1_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_1_KEY_M /;"	d
AES_KEY2_1_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_1_KEY_S /;"	d
AES_KEY2_2_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_2_KEY_M /;"	d
AES_KEY2_2_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_2_KEY_S /;"	d
AES_KEY2_3_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_3_KEY_M /;"	d
AES_KEY2_3_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_3_KEY_S /;"	d
AES_KEY2_4_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_4_KEY_M /;"	d
AES_KEY2_4_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_4_KEY_S /;"	d
AES_KEY2_5_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_5_KEY_M /;"	d
AES_KEY2_5_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_5_KEY_S /;"	d
AES_KEY2_6_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_6_KEY_M /;"	d
AES_KEY2_6_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_6_KEY_S /;"	d
AES_KEY2_7_KEY_M	inc/hw_aes.h	/^#define AES_KEY2_7_KEY_M /;"	d
AES_KEY2_7_KEY_S	inc/hw_aes.h	/^#define AES_KEY2_7_KEY_S /;"	d
AES_O_AUTH_LENGTH	inc/hw_aes.h	/^#define AES_O_AUTH_LENGTH /;"	d
AES_O_CTRL	inc/hw_aes.h	/^#define AES_O_CTRL /;"	d
AES_O_C_LENGTH_0	inc/hw_aes.h	/^#define AES_O_C_LENGTH_0 /;"	d
AES_O_C_LENGTH_1	inc/hw_aes.h	/^#define AES_O_C_LENGTH_1 /;"	d
AES_O_DATA_IN_0	inc/hw_aes.h	/^#define AES_O_DATA_IN_0 /;"	d
AES_O_DATA_IN_1	inc/hw_aes.h	/^#define AES_O_DATA_IN_1 /;"	d
AES_O_DATA_IN_2	inc/hw_aes.h	/^#define AES_O_DATA_IN_2 /;"	d
AES_O_DATA_IN_3	inc/hw_aes.h	/^#define AES_O_DATA_IN_3 /;"	d
AES_O_IRQENABLE	inc/hw_aes.h	/^#define AES_O_IRQENABLE /;"	d
AES_O_IRQSTATUS	inc/hw_aes.h	/^#define AES_O_IRQSTATUS /;"	d
AES_O_IV_IN_0	inc/hw_aes.h	/^#define AES_O_IV_IN_0 /;"	d
AES_O_IV_IN_1	inc/hw_aes.h	/^#define AES_O_IV_IN_1 /;"	d
AES_O_IV_IN_2	inc/hw_aes.h	/^#define AES_O_IV_IN_2 /;"	d
AES_O_IV_IN_3	inc/hw_aes.h	/^#define AES_O_IV_IN_3 /;"	d
AES_O_KEY1_0	inc/hw_aes.h	/^#define AES_O_KEY1_0 /;"	d
AES_O_KEY1_1	inc/hw_aes.h	/^#define AES_O_KEY1_1 /;"	d
AES_O_KEY1_2	inc/hw_aes.h	/^#define AES_O_KEY1_2 /;"	d
AES_O_KEY1_3	inc/hw_aes.h	/^#define AES_O_KEY1_3 /;"	d
AES_O_KEY1_4	inc/hw_aes.h	/^#define AES_O_KEY1_4 /;"	d
AES_O_KEY1_5	inc/hw_aes.h	/^#define AES_O_KEY1_5 /;"	d
AES_O_KEY1_6	inc/hw_aes.h	/^#define AES_O_KEY1_6 /;"	d
AES_O_KEY1_7	inc/hw_aes.h	/^#define AES_O_KEY1_7 /;"	d
AES_O_KEY2_0	inc/hw_aes.h	/^#define AES_O_KEY2_0 /;"	d
AES_O_KEY2_1	inc/hw_aes.h	/^#define AES_O_KEY2_1 /;"	d
AES_O_KEY2_2	inc/hw_aes.h	/^#define AES_O_KEY2_2 /;"	d
AES_O_KEY2_3	inc/hw_aes.h	/^#define AES_O_KEY2_3 /;"	d
AES_O_KEY2_4	inc/hw_aes.h	/^#define AES_O_KEY2_4 /;"	d
AES_O_KEY2_5	inc/hw_aes.h	/^#define AES_O_KEY2_5 /;"	d
AES_O_KEY2_6	inc/hw_aes.h	/^#define AES_O_KEY2_6 /;"	d
AES_O_KEY2_7	inc/hw_aes.h	/^#define AES_O_KEY2_7 /;"	d
AES_O_REVISION	inc/hw_aes.h	/^#define AES_O_REVISION /;"	d
AES_O_SYSCONFIG	inc/hw_aes.h	/^#define AES_O_SYSCONFIG /;"	d
AES_O_SYSSTATUS	inc/hw_aes.h	/^#define AES_O_SYSSTATUS /;"	d
AES_O_TAG_OUT_0	inc/hw_aes.h	/^#define AES_O_TAG_OUT_0 /;"	d
AES_O_TAG_OUT_1	inc/hw_aes.h	/^#define AES_O_TAG_OUT_1 /;"	d
AES_O_TAG_OUT_2	inc/hw_aes.h	/^#define AES_O_TAG_OUT_2 /;"	d
AES_O_TAG_OUT_3	inc/hw_aes.h	/^#define AES_O_TAG_OUT_3 /;"	d
AES_REVISION_CUSTOM_M	inc/hw_aes.h	/^#define AES_REVISION_CUSTOM_M /;"	d
AES_REVISION_CUSTOM_S	inc/hw_aes.h	/^#define AES_REVISION_CUSTOM_S /;"	d
AES_REVISION_FUNC_M	inc/hw_aes.h	/^#define AES_REVISION_FUNC_M /;"	d
AES_REVISION_FUNC_S	inc/hw_aes.h	/^#define AES_REVISION_FUNC_S /;"	d
AES_REVISION_R_RTL_M	inc/hw_aes.h	/^#define AES_REVISION_R_RTL_M /;"	d
AES_REVISION_R_RTL_S	inc/hw_aes.h	/^#define AES_REVISION_R_RTL_S /;"	d
AES_REVISION_SCHEME_M	inc/hw_aes.h	/^#define AES_REVISION_SCHEME_M /;"	d
AES_REVISION_SCHEME_S	inc/hw_aes.h	/^#define AES_REVISION_SCHEME_S /;"	d
AES_REVISION_X_MAJOR_M	inc/hw_aes.h	/^#define AES_REVISION_X_MAJOR_M /;"	d
AES_REVISION_X_MAJOR_S	inc/hw_aes.h	/^#define AES_REVISION_X_MAJOR_S /;"	d
AES_REVISION_Y_MINOR_M	inc/hw_aes.h	/^#define AES_REVISION_Y_MINOR_M /;"	d
AES_REVISION_Y_MINOR_S	inc/hw_aes.h	/^#define AES_REVISION_Y_MINOR_S /;"	d
AES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN	inc/hw_aes.h	/^#define AES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN /;"	d
AES_SYSCONFIG_DMA_REQ_CONTEXT_OUT_EN	inc/hw_aes.h	/^#define AES_SYSCONFIG_DMA_REQ_CONTEXT_OUT_EN /;"	d
AES_SYSCONFIG_DMA_REQ_DATA_IN_EN	inc/hw_aes.h	/^#define AES_SYSCONFIG_DMA_REQ_DATA_IN_EN /;"	d
AES_SYSCONFIG_DMA_REQ_DATA_OUT_EN	inc/hw_aes.h	/^#define AES_SYSCONFIG_DMA_REQ_DATA_OUT_EN /;"	d
AES_SYSCONFIG_MACONTEXT_OUT_ON_DATA_OUT	inc/hw_aes.h	/^#define AES_SYSCONFIG_MACONTEXT_OUT_ON_DATA_OUT /;"	d
AES_SYSSTATUS_RESETDONE	inc/hw_aes.h	/^#define AES_SYSSTATUS_RESETDONE /;"	d
AES_TAG_OUT_0_HASH_M	inc/hw_aes.h	/^#define AES_TAG_OUT_0_HASH_M /;"	d
AES_TAG_OUT_0_HASH_S	inc/hw_aes.h	/^#define AES_TAG_OUT_0_HASH_S /;"	d
AES_TAG_OUT_1_HASH_M	inc/hw_aes.h	/^#define AES_TAG_OUT_1_HASH_M /;"	d
AES_TAG_OUT_1_HASH_S	inc/hw_aes.h	/^#define AES_TAG_OUT_1_HASH_S /;"	d
AES_TAG_OUT_2_HASH_M	inc/hw_aes.h	/^#define AES_TAG_OUT_2_HASH_M /;"	d
AES_TAG_OUT_2_HASH_S	inc/hw_aes.h	/^#define AES_TAG_OUT_2_HASH_S /;"	d
AES_TAG_OUT_3_HASH_M	inc/hw_aes.h	/^#define AES_TAG_OUT_3_HASH_M /;"	d
AES_TAG_OUT_3_HASH_S	inc/hw_aes.h	/^#define AES_TAG_OUT_3_HASH_S /;"	d
APPS_CONFIG_BASE	inc/hw_memmap.h	/^#define APPS_CONFIG_BASE /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_ADC_WR_DMA_DONE_INT_ACK_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_ADC_WR_DMA_DONE_INT_ACK_M /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_ADC_WR_DMA_DONE_INT_ACK_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_ADC_WR_DMA_DONE_INT_ACK_S /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_APPS_SPI_RD_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_APPS_SPI_RD_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_APPS_SPI_WR_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_APPS_SPI_WR_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_CAM_FIFO_EMPTY_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_CAM_FIFO_EMPTY_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_CAM_THRESHHOLD_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_CAM_THRESHHOLD_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_HOSTSPI_RD_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_HOSTSPI_RD_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_HOSTSPI_WR_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_HOSTSPI_WR_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_MCASP_RD_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_MCASP_RD_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_MCASP_WR_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_MCASP_WR_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_SDIOM_RD_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_SDIOM_RD_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_SDIOM_WR_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_SDIOM_WR_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_SHSPI_RD_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_SHSPI_RD_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_ACK_SHSPI_WR_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_ACK_SHSPI_WR_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_ADC_WR_DMA_DONE_INT_MASK_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_ADC_WR_DMA_DONE_INT_MASK_M /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_ADC_WR_DMA_DONE_INT_MASK_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_ADC_WR_DMA_DONE_INT_MASK_S /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_APPS_SPI_RD_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_APPS_SPI_RD_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_APPS_SPI_WR_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_APPS_SPI_WR_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CAM_FIFO_EMPTY_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CAM_FIFO_EMPTY_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CAM_THRESHHOLD_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CAM_THRESHHOLD_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_ADC_WR_DMA_DONE_INT_MASK_CLR_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_ADC_WR_DMA_DONE_INT_MASK_CLR_M /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_ADC_WR_DMA_DONE_INT_MASK_CLR_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_ADC_WR_DMA_DONE_INT_MASK_CLR_S /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_APPS_SPI_RD_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_APPS_SPI_RD_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_APPS_SPI_WR_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_APPS_SPI_WR_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_CAM_FIFO_EMPTY_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_CAM_FIFO_EMPTY_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_CAM_THRESHHOLD_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_CAM_THRESHHOLD_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_HOSTSPI_RD_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_HOSTSPI_RD_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_HOSTSPI_WR_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_HOSTSPI_WR_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_MACASP_WR_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_MACASP_WR_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_MCASP_RD_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_MCASP_RD_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SDIOM_RD_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SDIOM_RD_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SDIOM_WR_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SDIOM_WR_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SHSPI_RD_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SHSPI_RD_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SHSPI_WR_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_CLR_SHSPI_WR_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_HOSTSPI_RD_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_HOSTSPI_RD_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_HOSTSPI_WR_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_HOSTSPI_WR_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_MCASP_RD_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_MCASP_RD_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_MCASP_WR_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_MCASP_WR_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SDIOM_RD_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SDIOM_RD_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SDIOM_WR_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SDIOM_WR_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_ADC_WR_DMA_DONE_INT_MASK_SET_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_ADC_WR_DMA_DONE_INT_MASK_SET_M /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_ADC_WR_DMA_DONE_INT_MASK_SET_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_ADC_WR_DMA_DONE_INT_MASK_SET_S /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_APPS_SPI_RD_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_APPS_SPI_RD_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_APPS_SPI_WR_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_APPS_SPI_WR_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_CAM_FIFO_EMPTY_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_CAM_FIFO_EMPTY_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_CAM_THRESHHOLD_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_CAM_THRESHHOLD_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_HOSTSPI_RD_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_HOSTSPI_RD_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_HOSTSPI_WR_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_HOSTSPI_WR_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_MCASP_RD_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_MCASP_RD_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_MCASP_WR_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_MCASP_WR_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_SDIOM_RD_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_SDIOM_RD_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_SDIOM_WR_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_SDIOM_WR_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_SHSPI_RD_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_SHSPI_RD_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SET_SHSPI_WR_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SET_SHSPI_WR_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SHSPI_RD_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SHSPI_RD_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_MASK_SHSPI_WR_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_MASK_SHSPI_WR_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_CLR_DMA_INT_STS_CLR_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_CLR_DMA_INT_STS_CLR_M /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_CLR_DMA_INT_STS_CLR_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_CLR_DMA_INT_STS_CLR_S /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_ADC_WR_DMA_DONE_INT_STS_MASKED_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_ADC_WR_DMA_DONE_INT_STS_MASKED_M /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_ADC_WR_DMA_DONE_INT_STS_MASKED_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_ADC_WR_DMA_DONE_INT_STS_MASKED_S /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_APPS_SPI_RD_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_APPS_SPI_RD_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_APPS_SPI_WR_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_APPS_SPI_WR_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_CAM_FIFO_EMPTY_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_CAM_FIFO_EMPTY_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_CAM_THRESHHOLD_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_CAM_THRESHHOLD_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_HOSTSPI_RD_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_HOSTSPI_RD_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_HOSTSPI_WR_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_HOSTSPI_WR_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_MCASP_RD_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_MCASP_RD_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_MCASP_WR_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_MCASP_WR_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SDIOM_RD_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SDIOM_RD_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SDIOM_WR_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SDIOM_WR_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SHSPI_RD_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SHSPI_RD_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SHSPI_WR_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_MASKED_SHSPI_WR_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_ADC_WR_DMA_DONE_INT_STS_RAW_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_ADC_WR_DMA_DONE_INT_STS_RAW_M /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_ADC_WR_DMA_DONE_INT_STS_RAW_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_ADC_WR_DMA_DONE_INT_STS_RAW_S /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_APPS_SPI_RD_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_APPS_SPI_RD_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_APPS_SPI_WR_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_APPS_SPI_WR_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_CAM_EPMTY_FIFO_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_CAM_EPMTY_FIFO_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_CAM_THRESHHOLD_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_CAM_THRESHHOLD_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_HOSTSPI_RD_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_HOSTSPI_RD_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_HOSTSPI_WR_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_HOSTSPI_WR_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_MCASP_RD_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_MCASP_RD_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_MCASP_WR_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_MCASP_WR_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_SDIOM_RD_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_SDIOM_RD_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_SDIOM_WR_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_SDIOM_WR_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_SHSPI_RD_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_SHSPI_RD_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_DMA_DONE_INT_STS_RAW_SHSPI_WR_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_DMA_DONE_INT_STS_RAW_SHSPI_WR_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_FAULT_STATUS_CLR_REG_PATCH_ERR_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_FAULT_STATUS_CLR_REG_PATCH_ERR_CLR /;"	d
APPS_CONFIG_FAULT_STATUS_REG_PATCH_ERR	inc/hw_apps_config.h	/^#define APPS_CONFIG_FAULT_STATUS_REG_PATCH_ERR /;"	d
APPS_CONFIG_FAULT_STATUS_REG_PATCH_ERR_INDEX_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_FAULT_STATUS_REG_PATCH_ERR_INDEX_M /;"	d
APPS_CONFIG_FAULT_STATUS_REG_PATCH_ERR_INDEX_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_FAULT_STATUS_REG_PATCH_ERR_INDEX_S /;"	d
APPS_CONFIG_GPT_TRIG_SEL_GPT_TRIG_SEL_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_GPT_TRIG_SEL_GPT_TRIG_SEL_M /;"	d
APPS_CONFIG_GPT_TRIG_SEL_GPT_TRIG_SEL_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_GPT_TRIG_SEL_GPT_TRIG_SEL_S /;"	d
APPS_CONFIG_MEMSS_WR_ERR_CLR_REG_MEMSS_WR_ERR_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_MEMSS_WR_ERR_CLR_REG_MEMSS_WR_ERR_CLR /;"	d
APPS_CONFIG_O_DMA_DONE_INT_ACK	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_DMA_DONE_INT_ACK /;"	d
APPS_CONFIG_O_DMA_DONE_INT_MASK	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_DMA_DONE_INT_MASK /;"	d
APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_DMA_DONE_INT_MASK_CLR /;"	d
APPS_CONFIG_O_DMA_DONE_INT_MASK_SET	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_DMA_DONE_INT_MASK_SET /;"	d
APPS_CONFIG_O_DMA_DONE_INT_STS_CLR	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_DMA_DONE_INT_STS_CLR /;"	d
APPS_CONFIG_O_DMA_DONE_INT_STS_MASKED	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_DMA_DONE_INT_STS_MASKED /;"	d
APPS_CONFIG_O_DMA_DONE_INT_STS_RAW	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_DMA_DONE_INT_STS_RAW /;"	d
APPS_CONFIG_O_FAULT_STATUS_CLR_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_FAULT_STATUS_CLR_REG /;"	d
APPS_CONFIG_O_FAULT_STATUS_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_FAULT_STATUS_REG /;"	d
APPS_CONFIG_O_GPT_TRIG_SEL	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_GPT_TRIG_SEL /;"	d
APPS_CONFIG_O_MEMSS_WR_ERR_ADDR_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_MEMSS_WR_ERR_ADDR_REG /;"	d
APPS_CONFIG_O_MEMSS_WR_ERR_CLR_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_MEMSS_WR_ERR_CLR_REG /;"	d
APPS_CONFIG_O_PATCH_TRAP_ADDR_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_PATCH_TRAP_ADDR_REG /;"	d
APPS_CONFIG_O_PATCH_TRAP_EN_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_PATCH_TRAP_EN_REG /;"	d
APPS_CONFIG_O_RESERVD_REG_0	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_RESERVD_REG_0 /;"	d
APPS_CONFIG_O_TOP_DIE_SPARE_DIN_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_TOP_DIE_SPARE_DIN_REG /;"	d
APPS_CONFIG_O_TOP_DIE_SPARE_DOUT_REG	inc/hw_apps_config.h	/^#define APPS_CONFIG_O_TOP_DIE_SPARE_DOUT_REG /;"	d
APPS_CONFIG_PATCH_TRAP_ADDR_REG_PATCH_TRAP_ADDR_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_PATCH_TRAP_ADDR_REG_PATCH_TRAP_ADDR_M /;"	d
APPS_CONFIG_PATCH_TRAP_ADDR_REG_PATCH_TRAP_ADDR_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_PATCH_TRAP_ADDR_REG_PATCH_TRAP_ADDR_S /;"	d
APPS_CONFIG_PATCH_TRAP_EN_REG_PATCH_TRAP_EN_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_PATCH_TRAP_EN_REG_PATCH_TRAP_EN_M /;"	d
APPS_CONFIG_PATCH_TRAP_EN_REG_PATCH_TRAP_EN_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_PATCH_TRAP_EN_REG_PATCH_TRAP_EN_S /;"	d
APPS_CONFIG_TOP_DIE_SPARE_DIN_REG_D2D_SPARE_DIN_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_TOP_DIE_SPARE_DIN_REG_D2D_SPARE_DIN_M /;"	d
APPS_CONFIG_TOP_DIE_SPARE_DIN_REG_D2D_SPARE_DIN_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_TOP_DIE_SPARE_DIN_REG_D2D_SPARE_DIN_S /;"	d
APPS_CONFIG_TOP_DIE_SPARE_DOUT_REG_D2D_SPARE_DOUT_M	inc/hw_apps_config.h	/^#define APPS_CONFIG_TOP_DIE_SPARE_DOUT_REG_D2D_SPARE_DOUT_M /;"	d
APPS_CONFIG_TOP_DIE_SPARE_DOUT_REG_D2D_SPARE_DOUT_S	inc/hw_apps_config.h	/^#define APPS_CONFIG_TOP_DIE_SPARE_DOUT_REG_D2D_SPARE_DOUT_S /;"	d
APPS_RCM_APPS_DSLP_WAKE_CONFIG_DSLP_WAKE_FROM_NWP_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_DSLP_WAKE_CONFIG_DSLP_WAKE_FROM_NWP_ENABLE /;"	d
APPS_RCM_APPS_DSLP_WAKE_CONFIG_DSLP_WAKE_TIMER_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_DSLP_WAKE_CONFIG_DSLP_WAKE_TIMER_ENABLE /;"	d
APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_OPP_CFG_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_OPP_CFG_M /;"	d
APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_OPP_CFG_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_OPP_CFG_S /;"	d
APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_WAKE_CFG_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_WAKE_CFG_M /;"	d
APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_WAKE_CFG_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_DSLP_WAKE_TIMER_CFG_DSLP_WAKE_TIMER_WAKE_CFG_S /;"	d
APPS_RCM_APPS_LPDS_REQ_APPS_LPDS_REQ	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_LPDS_REQ_APPS_LPDS_REQ /;"	d
APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_deep_sleep_timer_wake	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_deep_sleep_timer_wake /;"	d
APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_deep_sleep_wake_from_nwp	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_deep_sleep_wake_from_nwp /;"	d
APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_sleep_timer_wake	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_sleep_timer_wake /;"	d
APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_sleep_wake_from_nwp	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_RCM_INTERRUPT_STATUS_apps_sleep_wake_from_nwp /;"	d
APPS_RCM_APPS_RCM_SLP_WAKE_ENABLE_SLP_WAKE_FROM_NWP_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_RCM_SLP_WAKE_ENABLE_SLP_WAKE_FROM_NWP_ENABLE /;"	d
APPS_RCM_APPS_RCM_SLP_WAKE_ENABLE_SLP_WAKE_TIMER_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_RCM_SLP_WAKE_ENABLE_SLP_WAKE_TIMER_ENABLE /;"	d
APPS_RCM_APPS_SLP_WAKETIMER_CFG_SLP_WAKE_TIMER_CFG_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_SLP_WAKETIMER_CFG_SLP_WAKE_TIMER_CFG_M /;"	d
APPS_RCM_APPS_SLP_WAKETIMER_CFG_SLP_WAKE_TIMER_CFG_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_SLP_WAKETIMER_CFG_SLP_WAKE_TIMER_CFG_S /;"	d
APPS_RCM_APPS_TO_NWP_WAKE_REQUEST_APPS_TO_NWP_WAKEUP_REQUEST	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_TO_NWP_WAKE_REQUEST_APPS_TO_NWP_WAKEUP_REQUEST /;"	d
APPS_RCM_APPS_TURBO_REQ_APPS_TURBO_REQ	inc/hw_apps_rcm.h	/^#define APPS_RCM_APPS_TURBO_REQ_APPS_TURBO_REQ /;"	d
APPS_RCM_CAMERA_CLK_GATING_CAMERA_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_CAMERA_DSLP_CLK_ENABLE /;"	d
APPS_RCM_CAMERA_CLK_GATING_CAMERA_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_CAMERA_RUN_CLK_ENABLE /;"	d
APPS_RCM_CAMERA_CLK_GATING_CAMERA_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_CAMERA_SLP_CLK_ENABLE /;"	d
APPS_RCM_CAMERA_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_NU1_M /;"	d
APPS_RCM_CAMERA_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_NU1_S /;"	d
APPS_RCM_CAMERA_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_NU2_M /;"	d
APPS_RCM_CAMERA_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_NU2_S /;"	d
APPS_RCM_CAMERA_CLK_GATING_NU3_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_NU3_M /;"	d
APPS_RCM_CAMERA_CLK_GATING_NU3_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GATING_NU3_S /;"	d
APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_OFF_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_OFF_TIME_M /;"	d
APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_OFF_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_OFF_TIME_S /;"	d
APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_ON_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_ON_TIME_M /;"	d
APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_ON_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GEN_CAMERA_PLLCKDIV_ON_TIME_S /;"	d
APPS_RCM_CAMERA_CLK_GEN_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GEN_NU1_M /;"	d
APPS_RCM_CAMERA_CLK_GEN_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_CLK_GEN_NU1_S /;"	d
APPS_RCM_CAMERA_SOFT_RESET_CAMERA_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_SOFT_RESET_CAMERA_ENABLED_STATUS /;"	d
APPS_RCM_CAMERA_SOFT_RESET_CAMERA_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_CAMERA_SOFT_RESET_CAMERA_SOFT_RESET /;"	d
APPS_RCM_CRYPTO_CLK_GATING_CRYPTO_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_CLK_GATING_CRYPTO_DSLP_CLK_ENABLE /;"	d
APPS_RCM_CRYPTO_CLK_GATING_CRYPTO_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_CLK_GATING_CRYPTO_RUN_CLK_ENABLE /;"	d
APPS_RCM_CRYPTO_CLK_GATING_CRYPTO_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_CLK_GATING_CRYPTO_SLP_CLK_ENABLE /;"	d
APPS_RCM_CRYPTO_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_CLK_GATING_NU1_M /;"	d
APPS_RCM_CRYPTO_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_CLK_GATING_NU1_S /;"	d
APPS_RCM_CRYPTO_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_CLK_GATING_NU2_M /;"	d
APPS_RCM_CRYPTO_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_CLK_GATING_NU2_S /;"	d
APPS_RCM_CRYPTO_SOFT_RESET_CRYPTO_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_SOFT_RESET_CRYPTO_ENABLED_STATUS /;"	d
APPS_RCM_CRYPTO_SOFT_RESET_CRYPTO_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_CRYPTO_SOFT_RESET_CRYPTO_SOFT_RESET /;"	d
APPS_RCM_GPIO_A_CLK_GATING_GPIO_A_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_CLK_GATING_GPIO_A_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_A_CLK_GATING_GPIO_A_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_CLK_GATING_GPIO_A_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPIO_A_CLK_GATING_GPIO_A_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_CLK_GATING_GPIO_A_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_A_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPIO_A_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPIO_A_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPIO_A_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPIO_A_SOFT_RESET_GPIO_A_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_SOFT_RESET_GPIO_A_ENABLED_STATUS /;"	d
APPS_RCM_GPIO_A_SOFT_RESET_GPIO_A_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_A_SOFT_RESET_GPIO_A_SOFT_RESET /;"	d
APPS_RCM_GPIO_B_CLK_GATING_GPIO_B_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_CLK_GATING_GPIO_B_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_B_CLK_GATING_GPIO_B_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_CLK_GATING_GPIO_B_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPIO_B_CLK_GATING_GPIO_B_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_CLK_GATING_GPIO_B_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_B_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPIO_B_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPIO_B_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPIO_B_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPIO_B_SOFT_RESET_GPIO_B_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_SOFT_RESET_GPIO_B_ENABLED_STATUS /;"	d
APPS_RCM_GPIO_B_SOFT_RESET_GPIO_B_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_B_SOFT_RESET_GPIO_B_SOFT_RESET /;"	d
APPS_RCM_GPIO_C_CLK_GATING_GPIO_C_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_CLK_GATING_GPIO_C_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_C_CLK_GATING_GPIO_C_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_CLK_GATING_GPIO_C_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPIO_C_CLK_GATING_GPIO_C_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_CLK_GATING_GPIO_C_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_C_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPIO_C_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPIO_C_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPIO_C_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPIO_C_SOFT_RESET_GPIO_C_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_SOFT_RESET_GPIO_C_ENABLED_STATUS /;"	d
APPS_RCM_GPIO_C_SOFT_RESET_GPIO_C_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_C_SOFT_RESET_GPIO_C_SOFT_RESET /;"	d
APPS_RCM_GPIO_D_CLK_GATING_GPIO_D_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_CLK_GATING_GPIO_D_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_D_CLK_GATING_GPIO_D_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_CLK_GATING_GPIO_D_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPIO_D_CLK_GATING_GPIO_D_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_CLK_GATING_GPIO_D_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_D_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPIO_D_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPIO_D_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPIO_D_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPIO_D_SOFT_RESET_GPIO_D_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_SOFT_RESET_GPIO_D_ENABLED_STATUS /;"	d
APPS_RCM_GPIO_D_SOFT_RESET_GPIO_D_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_D_SOFT_RESET_GPIO_D_SOFT_RESET /;"	d
APPS_RCM_GPIO_E_CLK_GATING_GPIO_E_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_CLK_GATING_GPIO_E_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_E_CLK_GATING_GPIO_E_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_CLK_GATING_GPIO_E_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPIO_E_CLK_GATING_GPIO_E_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_CLK_GATING_GPIO_E_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPIO_E_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPIO_E_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPIO_E_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPIO_E_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPIO_E_SOFT_RESET_GPIO_E_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_SOFT_RESET_GPIO_E_ENABLED_STATUS /;"	d
APPS_RCM_GPIO_E_SOFT_RESET_GPIO_E_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPIO_E_SOFT_RESET_GPIO_E_SOFT_RESET /;"	d
APPS_RCM_GPT_A0_CLK_GATING_GPT_A0_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_CLK_GATING_GPT_A0_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A0_CLK_GATING_GPT_A0_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_CLK_GATING_GPT_A0_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPT_A0_CLK_GATING_GPT_A0_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_CLK_GATING_GPT_A0_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A0_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPT_A0_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPT_A0_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPT_A0_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPT_A0_SOFT_RESET_GPT_A0_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_SOFT_RESET_GPT_A0_ENABLED_STATUS /;"	d
APPS_RCM_GPT_A0_SOFT_RESET_GPT_A0_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A0_SOFT_RESET_GPT_A0_SOFT_RESET /;"	d
APPS_RCM_GPT_A1_CLK_GATING_GPT_A1_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_CLK_GATING_GPT_A1_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A1_CLK_GATING_GPT_A1_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_CLK_GATING_GPT_A1_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPT_A1_CLK_GATING_GPT_A1_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_CLK_GATING_GPT_A1_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A1_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPT_A1_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPT_A1_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPT_A1_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPT_A1_SOFT_RESET_GPT_A1_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_SOFT_RESET_GPT_A1_ENABLED_STATUS /;"	d
APPS_RCM_GPT_A1_SOFT_RESET_GPT_A1_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A1_SOFT_RESET_GPT_A1_SOFT_RESET /;"	d
APPS_RCM_GPT_A2_CLK_GATING_GPT_A2_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_CLK_GATING_GPT_A2_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A2_CLK_GATING_GPT_A2_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_CLK_GATING_GPT_A2_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPT_A2_CLK_GATING_GPT_A2_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_CLK_GATING_GPT_A2_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A2_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPT_A2_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPT_A2_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPT_A2_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPT_A2_SOFT_RESET_GPT_A2_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_SOFT_RESET_GPT_A2_ENABLED_STATUS /;"	d
APPS_RCM_GPT_A2_SOFT_RESET_GPT_A2_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A2_SOFT_RESET_GPT_A2_SOFT_RESET /;"	d
APPS_RCM_GPT_A3_CLK_GATING_GPT_A3_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_CLK_GATING_GPT_A3_DSLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A3_CLK_GATING_GPT_A3_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_CLK_GATING_GPT_A3_RUN_CLK_ENABLE /;"	d
APPS_RCM_GPT_A3_CLK_GATING_GPT_A3_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_CLK_GATING_GPT_A3_SLP_CLK_ENABLE /;"	d
APPS_RCM_GPT_A3_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_CLK_GATING_NU1_M /;"	d
APPS_RCM_GPT_A3_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_CLK_GATING_NU1_S /;"	d
APPS_RCM_GPT_A3_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_CLK_GATING_NU2_M /;"	d
APPS_RCM_GPT_A3_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_CLK_GATING_NU2_S /;"	d
APPS_RCM_GPT_A3_SOFT_RESET_GPT_A3_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_SOFT_RESET_GPT_A3_ENABLED_STATUS /;"	d
APPS_RCM_GPT_A3_SOFT_RESET_GPT_A3_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_GPT_A3_SOFT_RESET_GPT_A3_SOFT_RESET /;"	d
APPS_RCM_I2C_CLK_GATING_I2C_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_CLK_GATING_I2C_DSLP_CLK_ENABLE /;"	d
APPS_RCM_I2C_CLK_GATING_I2C_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_CLK_GATING_I2C_RUN_CLK_ENABLE /;"	d
APPS_RCM_I2C_CLK_GATING_I2C_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_CLK_GATING_I2C_SLP_CLK_ENABLE /;"	d
APPS_RCM_I2C_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_CLK_GATING_NU1_M /;"	d
APPS_RCM_I2C_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_CLK_GATING_NU1_S /;"	d
APPS_RCM_I2C_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_CLK_GATING_NU2_M /;"	d
APPS_RCM_I2C_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_CLK_GATING_NU2_S /;"	d
APPS_RCM_I2C_SOFT_RESET_I2C_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_SOFT_RESET_I2C_ENABLED_STATUS /;"	d
APPS_RCM_I2C_SOFT_RESET_I2C_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_I2C_SOFT_RESET_I2C_SOFT_RESET /;"	d
APPS_RCM_MCASP_CLK_GATING_MCASP_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_MCASP_DSLP_CLK_ENABLE /;"	d
APPS_RCM_MCASP_CLK_GATING_MCASP_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_MCASP_RUN_CLK_ENABLE /;"	d
APPS_RCM_MCASP_CLK_GATING_MCASP_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_MCASP_SLP_CLK_ENABLE /;"	d
APPS_RCM_MCASP_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_NU1_M /;"	d
APPS_RCM_MCASP_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_NU1_S /;"	d
APPS_RCM_MCASP_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_NU2_M /;"	d
APPS_RCM_MCASP_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_NU2_S /;"	d
APPS_RCM_MCASP_CLK_GATING_NU3_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_NU3_M /;"	d
APPS_RCM_MCASP_CLK_GATING_NU3_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_CLK_GATING_NU3_S /;"	d
APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_DIVISOR_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_DIVISOR_M /;"	d
APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_DIVISOR_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_DIVISOR_S /;"	d
APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_FRACTION_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_FRACTION_M /;"	d
APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_FRACTION_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_FRAC_CLK_CONFIG0_MCASP_FRAC_DIV_FRACTION_S /;"	d
APPS_RCM_MCASP_FRAC_CLK_CONFIG1_MCASP_FRAC_DIV_PERIOD_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_FRAC_CLK_CONFIG1_MCASP_FRAC_DIV_PERIOD_M /;"	d
APPS_RCM_MCASP_FRAC_CLK_CONFIG1_MCASP_FRAC_DIV_PERIOD_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_FRAC_CLK_CONFIG1_MCASP_FRAC_DIV_PERIOD_S /;"	d
APPS_RCM_MCASP_FRAC_CLK_CONFIG1_MCASP_FRAC_DIV_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_FRAC_CLK_CONFIG1_MCASP_FRAC_DIV_SOFT_RESET /;"	d
APPS_RCM_MCASP_SOFT_RESET_MCASP_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_SOFT_RESET_MCASP_ENABLED_STATUS /;"	d
APPS_RCM_MCASP_SOFT_RESET_MCASP_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCASP_SOFT_RESET_MCASP_SOFT_RESET /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_MCSPI_A1_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_MCSPI_A1_DSLP_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_MCSPI_A1_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_MCSPI_A1_RUN_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_MCSPI_A1_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_MCSPI_A1_SLP_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_NU1_M /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_NU1_S /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_NU2_M /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_NU2_S /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_NU3_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_NU3_M /;"	d
APPS_RCM_MCSPI_A1_CLK_GATING_NU3_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GATING_NU3_S /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_BAUD_CLK_SEL	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_BAUD_CLK_SEL /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_OFF_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_OFF_TIME_M /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_OFF_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_OFF_TIME_S /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_ON_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_ON_TIME_M /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_ON_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_MCSPI_A1_PLLCLKDIV_ON_TIME_S /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_NU1_M /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_NU1_S /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_NU2_M /;"	d
APPS_RCM_MCSPI_A1_CLK_GEN_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_CLK_GEN_NU2_S /;"	d
APPS_RCM_MCSPI_A1_SOFT_RESET_MCSPI_A1_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_SOFT_RESET_MCSPI_A1_ENABLED_STATUS /;"	d
APPS_RCM_MCSPI_A1_SOFT_RESET_MCSPI_A1_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A1_SOFT_RESET_MCSPI_A1_SOFT_RESET /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_MCSPI_A2_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_MCSPI_A2_DSLP_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_MCSPI_A2_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_MCSPI_A2_RUN_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_MCSPI_A2_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_MCSPI_A2_SLP_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_NU1_M /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_NU1_S /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_NU2_M /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_NU2_S /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_NU3_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_NU3_M /;"	d
APPS_RCM_MCSPI_A2_CLK_GATING_NU3_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GATING_NU3_S /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_BAUD_CLK_SEL	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_BAUD_CLK_SEL /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_OFF_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_OFF_TIME_M /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_OFF_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_OFF_TIME_S /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_ON_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_ON_TIME_M /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_ON_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_MCSPI_A2_PLLCKDIV_ON_TIME_S /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_NU1_M /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_NU1_S /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_NU2_M /;"	d
APPS_RCM_MCSPI_A2_CLK_GEN_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_CLK_GEN_NU2_S /;"	d
APPS_RCM_MCSPI_A2_SOFT_RESET_MCSPI_A2_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_SOFT_RESET_MCSPI_A2_ENABLED_STATUS /;"	d
APPS_RCM_MCSPI_A2_SOFT_RESET_MCSPI_A2_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_A2_SOFT_RESET_MCSPI_A2_SOFT_RESET /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_BAUD_CLK_SEL	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_BAUD_CLK_SEL /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_OFF_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_OFF_TIME_M /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_OFF_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_OFF_TIME_S /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_ON_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_ON_TIME_M /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_ON_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_MCSPI_S0_PLLCLKDIV_ON_TIME_S /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU1_M /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU1_S /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU2_M /;"	d
APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLKDIV_CFG_NU2_S /;"	d
APPS_RCM_MCSPI_S0_CLK_GATING_MCSPI_S0_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLK_GATING_MCSPI_S0_DSLP_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_S0_CLK_GATING_MCSPI_S0_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLK_GATING_MCSPI_S0_RUN_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_S0_CLK_GATING_MCSPI_S0_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLK_GATING_MCSPI_S0_SLP_CLK_ENABLE /;"	d
APPS_RCM_MCSPI_S0_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLK_GATING_NU1_M /;"	d
APPS_RCM_MCSPI_S0_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLK_GATING_NU1_S /;"	d
APPS_RCM_MCSPI_S0_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLK_GATING_NU2_M /;"	d
APPS_RCM_MCSPI_S0_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_CLK_GATING_NU2_S /;"	d
APPS_RCM_MCSPI_S0_SOFT_RESET_MCSPI_S0_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_SOFT_RESET_MCSPI_S0_ENABLED_STATUS /;"	d
APPS_RCM_MCSPI_S0_SOFT_RESET_MCSPI_S0_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_MCSPI_S0_SOFT_RESET_MCSPI_S0_SOFT_RESET /;"	d
APPS_RCM_MMCHS_CLK_GATING_MMCHS_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_MMCHS_DSLP_CLK_ENABLE /;"	d
APPS_RCM_MMCHS_CLK_GATING_MMCHS_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_MMCHS_RUN_CLK_ENABLE /;"	d
APPS_RCM_MMCHS_CLK_GATING_MMCHS_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_MMCHS_SLP_CLK_ENABLE /;"	d
APPS_RCM_MMCHS_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_NU1_M /;"	d
APPS_RCM_MMCHS_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_NU1_S /;"	d
APPS_RCM_MMCHS_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_NU2_M /;"	d
APPS_RCM_MMCHS_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_NU2_S /;"	d
APPS_RCM_MMCHS_CLK_GATING_NU3_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_NU3_M /;"	d
APPS_RCM_MMCHS_CLK_GATING_NU3_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GATING_NU3_S /;"	d
APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_OFF_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_OFF_TIME_M /;"	d
APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_OFF_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_OFF_TIME_S /;"	d
APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_ON_TIME_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_ON_TIME_M /;"	d
APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_ON_TIME_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GEN_MMCHS_PLLCKDIV_ON_TIME_S /;"	d
APPS_RCM_MMCHS_CLK_GEN_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GEN_NU1_M /;"	d
APPS_RCM_MMCHS_CLK_GEN_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_CLK_GEN_NU1_S /;"	d
APPS_RCM_MMCHS_SOFT_RESET_MMCHS_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_SOFT_RESET_MMCHS_ENABLED_STATUS /;"	d
APPS_RCM_MMCHS_SOFT_RESET_MMCHS_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_MMCHS_SOFT_RESET_MMCHS_SOFT_RESET /;"	d
APPS_RCM_O_APPS_DSLP_WAKE_CONFIG	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_DSLP_WAKE_CONFIG /;"	d
APPS_RCM_O_APPS_DSLP_WAKE_TIMER_CFG	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_DSLP_WAKE_TIMER_CFG /;"	d
APPS_RCM_O_APPS_LPDS_REQ	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_LPDS_REQ /;"	d
APPS_RCM_O_APPS_RCM_INTERRUPT_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_RCM_INTERRUPT_ENABLE /;"	d
APPS_RCM_O_APPS_RCM_INTERRUPT_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_RCM_INTERRUPT_STATUS /;"	d
APPS_RCM_O_APPS_RCM_SLP_WAKE_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_RCM_SLP_WAKE_ENABLE /;"	d
APPS_RCM_O_APPS_SLP_WAKETIMER_CFG	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_SLP_WAKETIMER_CFG /;"	d
APPS_RCM_O_APPS_TO_NWP_WAKE_REQUEST	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_TO_NWP_WAKE_REQUEST /;"	d
APPS_RCM_O_APPS_TURBO_REQ	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_APPS_TURBO_REQ /;"	d
APPS_RCM_O_CAMERA_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_CAMERA_CLK_GATING /;"	d
APPS_RCM_O_CAMERA_CLK_GEN	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_CAMERA_CLK_GEN /;"	d
APPS_RCM_O_CAMERA_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_CAMERA_SOFT_RESET /;"	d
APPS_RCM_O_CRYPTO_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_CRYPTO_CLK_GATING /;"	d
APPS_RCM_O_CRYPTO_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_CRYPTO_SOFT_RESET /;"	d
APPS_RCM_O_GPIO_A_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_A_CLK_GATING /;"	d
APPS_RCM_O_GPIO_A_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_A_SOFT_RESET /;"	d
APPS_RCM_O_GPIO_B_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_B_CLK_GATING /;"	d
APPS_RCM_O_GPIO_B_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_B_SOFT_RESET /;"	d
APPS_RCM_O_GPIO_C_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_C_CLK_GATING /;"	d
APPS_RCM_O_GPIO_C_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_C_SOFT_RESET /;"	d
APPS_RCM_O_GPIO_D_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_D_CLK_GATING /;"	d
APPS_RCM_O_GPIO_D_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_D_SOFT_RESET /;"	d
APPS_RCM_O_GPIO_E_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_E_CLK_GATING /;"	d
APPS_RCM_O_GPIO_E_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPIO_E_SOFT_RESET /;"	d
APPS_RCM_O_GPT_A0_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A0_CLK_GATING /;"	d
APPS_RCM_O_GPT_A0_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A0_SOFT_RESET /;"	d
APPS_RCM_O_GPT_A1_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A1_CLK_GATING /;"	d
APPS_RCM_O_GPT_A1_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A1_SOFT_RESET /;"	d
APPS_RCM_O_GPT_A2_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A2_CLK_GATING /;"	d
APPS_RCM_O_GPT_A2_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A2_SOFT_RESET /;"	d
APPS_RCM_O_GPT_A3_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A3_CLK_GATING /;"	d
APPS_RCM_O_GPT_A3_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_GPT_A3_SOFT_RESET /;"	d
APPS_RCM_O_I2C_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_I2C_CLK_GATING /;"	d
APPS_RCM_O_I2C_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_I2C_SOFT_RESET /;"	d
APPS_RCM_O_MCASP_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCASP_CLK_GATING /;"	d
APPS_RCM_O_MCASP_FRAC_CLK_CONFIG0	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCASP_FRAC_CLK_CONFIG0 /;"	d
APPS_RCM_O_MCASP_FRAC_CLK_CONFIG1	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCASP_FRAC_CLK_CONFIG1 /;"	d
APPS_RCM_O_MCASP_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCASP_SOFT_RESET /;"	d
APPS_RCM_O_MCSPI_A1_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_A1_CLK_GATING /;"	d
APPS_RCM_O_MCSPI_A1_CLK_GEN	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_A1_CLK_GEN /;"	d
APPS_RCM_O_MCSPI_A1_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_A1_SOFT_RESET /;"	d
APPS_RCM_O_MCSPI_A2_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_A2_CLK_GATING /;"	d
APPS_RCM_O_MCSPI_A2_CLK_GEN	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_A2_CLK_GEN /;"	d
APPS_RCM_O_MCSPI_A2_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_A2_SOFT_RESET /;"	d
APPS_RCM_O_MCSPI_S0_CLKDIV_CFG	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_S0_CLKDIV_CFG /;"	d
APPS_RCM_O_MCSPI_S0_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_S0_CLK_GATING /;"	d
APPS_RCM_O_MCSPI_S0_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MCSPI_S0_SOFT_RESET /;"	d
APPS_RCM_O_MMCHS_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MMCHS_CLK_GATING /;"	d
APPS_RCM_O_MMCHS_CLK_GEN	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MMCHS_CLK_GEN /;"	d
APPS_RCM_O_MMCHS_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_MMCHS_SOFT_RESET /;"	d
APPS_RCM_O_UART_A0_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_UART_A0_CLK_GATING /;"	d
APPS_RCM_O_UART_A0_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_UART_A0_SOFT_RESET /;"	d
APPS_RCM_O_UART_A1_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_UART_A1_CLK_GATING /;"	d
APPS_RCM_O_UART_A1_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_UART_A1_SOFT_RESET /;"	d
APPS_RCM_O_UDMA_A_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_UDMA_A_CLK_GATING /;"	d
APPS_RCM_O_UDMA_A_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_UDMA_A_SOFT_RESET /;"	d
APPS_RCM_O_WDOG_A_CLK_GATING	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_WDOG_A_CLK_GATING /;"	d
APPS_RCM_O_WDOG_A_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_O_WDOG_A_SOFT_RESET /;"	d
APPS_RCM_UART_A0_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_CLK_GATING_NU1_M /;"	d
APPS_RCM_UART_A0_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_CLK_GATING_NU1_S /;"	d
APPS_RCM_UART_A0_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_CLK_GATING_NU2_M /;"	d
APPS_RCM_UART_A0_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_CLK_GATING_NU2_S /;"	d
APPS_RCM_UART_A0_CLK_GATING_UART_A0_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_CLK_GATING_UART_A0_DSLP_CLK_ENABLE /;"	d
APPS_RCM_UART_A0_CLK_GATING_UART_A0_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_CLK_GATING_UART_A0_RUN_CLK_ENABLE /;"	d
APPS_RCM_UART_A0_CLK_GATING_UART_A0_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_CLK_GATING_UART_A0_SLP_CLK_ENABLE /;"	d
APPS_RCM_UART_A0_SOFT_RESET_UART_A0_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_SOFT_RESET_UART_A0_ENABLED_STATUS /;"	d
APPS_RCM_UART_A0_SOFT_RESET_UART_A0_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A0_SOFT_RESET_UART_A0_SOFT_RESET /;"	d
APPS_RCM_UART_A1_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_CLK_GATING_NU1_M /;"	d
APPS_RCM_UART_A1_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_CLK_GATING_NU1_S /;"	d
APPS_RCM_UART_A1_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_CLK_GATING_NU2_M /;"	d
APPS_RCM_UART_A1_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_CLK_GATING_NU2_S /;"	d
APPS_RCM_UART_A1_CLK_GATING_UART_A1_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_CLK_GATING_UART_A1_DSLP_CLK_ENABLE /;"	d
APPS_RCM_UART_A1_CLK_GATING_UART_A1_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_CLK_GATING_UART_A1_RUN_CLK_ENABLE /;"	d
APPS_RCM_UART_A1_CLK_GATING_UART_A1_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_CLK_GATING_UART_A1_SLP_CLK_ENABLE /;"	d
APPS_RCM_UART_A1_SOFT_RESET_UART_A1_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_SOFT_RESET_UART_A1_ENABLED_STATUS /;"	d
APPS_RCM_UART_A1_SOFT_RESET_UART_A1_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_UART_A1_SOFT_RESET_UART_A1_SOFT_RESET /;"	d
APPS_RCM_UDMA_A_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_CLK_GATING_NU1_M /;"	d
APPS_RCM_UDMA_A_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_CLK_GATING_NU1_S /;"	d
APPS_RCM_UDMA_A_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_CLK_GATING_NU2_M /;"	d
APPS_RCM_UDMA_A_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_CLK_GATING_NU2_S /;"	d
APPS_RCM_UDMA_A_CLK_GATING_UDMA_A_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_CLK_GATING_UDMA_A_DSLP_CLK_ENABLE /;"	d
APPS_RCM_UDMA_A_CLK_GATING_UDMA_A_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_CLK_GATING_UDMA_A_RUN_CLK_ENABLE /;"	d
APPS_RCM_UDMA_A_CLK_GATING_UDMA_A_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_CLK_GATING_UDMA_A_SLP_CLK_ENABLE /;"	d
APPS_RCM_UDMA_A_SOFT_RESET_UDMA_A_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_SOFT_RESET_UDMA_A_ENABLED_STATUS /;"	d
APPS_RCM_UDMA_A_SOFT_RESET_UDMA_A_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_UDMA_A_SOFT_RESET_UDMA_A_SOFT_RESET /;"	d
APPS_RCM_WDOG_A_CLK_GATING_NU1_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_NU1_M /;"	d
APPS_RCM_WDOG_A_CLK_GATING_NU1_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_NU1_S /;"	d
APPS_RCM_WDOG_A_CLK_GATING_NU2_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_NU2_M /;"	d
APPS_RCM_WDOG_A_CLK_GATING_NU2_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_NU2_S /;"	d
APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_BAUD_CLK_SEL_M	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_BAUD_CLK_SEL_M /;"	d
APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_BAUD_CLK_SEL_S	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_BAUD_CLK_SEL_S /;"	d
APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_DSLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_DSLP_CLK_ENABLE /;"	d
APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_RUN_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_RUN_CLK_ENABLE /;"	d
APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_SLP_CLK_ENABLE	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_CLK_GATING_WDOG_A_SLP_CLK_ENABLE /;"	d
APPS_RCM_WDOG_A_SOFT_RESET_WDOG_A_ENABLED_STATUS	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_SOFT_RESET_WDOG_A_ENABLED_STATUS /;"	d
APPS_RCM_WDOG_A_SOFT_RESET_WDOG_A_SOFT_RESET	inc/hw_apps_rcm.h	/^#define APPS_RCM_WDOG_A_SOFT_RESET_WDOG_A_SOFT_RESET /;"	d
ARB_0001_ITEM	driverlib/dma_hal.h	/^        ARB_0001_ITEM = 0x0,$/;"	e	enum:dma_arbt
ARB_0002_ITEM	driverlib/dma_hal.h	/^        ARB_0002_ITEM = 0x1,$/;"	e	enum:dma_arbt
ARB_0004_ITEM	driverlib/dma_hal.h	/^        ARB_0004_ITEM = 0x2,$/;"	e	enum:dma_arbt
ARB_0008_ITEM	driverlib/dma_hal.h	/^        ARB_0008_ITEM = 0x3,$/;"	e	enum:dma_arbt
ARB_0016_ITEM	driverlib/dma_hal.h	/^        ARB_0016_ITEM = 0x4,$/;"	e	enum:dma_arbt
ARB_0032_ITEM	driverlib/dma_hal.h	/^        ARB_0032_ITEM = 0x5,$/;"	e	enum:dma_arbt
ARB_0064_ITEM	driverlib/dma_hal.h	/^        ARB_0064_ITEM = 0x6,$/;"	e	enum:dma_arbt
ARB_0128_ITEM	driverlib/dma_hal.h	/^        ARB_0128_ITEM = 0x7,$/;"	e	enum:dma_arbt
ARB_0256_ITEM	driverlib/dma_hal.h	/^        ARB_0256_ITEM = 0x8,$/;"	e	enum:dma_arbt
ARB_0512_ITEM	driverlib/dma_hal.h	/^        ARB_0512_ITEM = 0x9,$/;"	e	enum:dma_arbt
ARB_1024_ITEM	driverlib/dma_hal.h	/^        ARB_1024_ITEM = 0xA$/;"	e	enum:dma_arbt
ARCM_BASE	inc/hw_memmap.h	/^#define ARCM_BASE /;"	d
ARDUINO_MAIN	wiring_digital.c	/^#define ARDUINO_MAIN$/;"	d	file:
ASSERT	driverlib/debug.h	/^#define ASSERT(/;"	d
B0	binary.h	/^#define B0 /;"	d
B00	binary.h	/^#define B00 /;"	d
B000	binary.h	/^#define B000 /;"	d
B0000	binary.h	/^#define B0000 /;"	d
B00000	binary.h	/^#define B00000 /;"	d
B000000	binary.h	/^#define B000000 /;"	d
B0000000	binary.h	/^#define B0000000 /;"	d
B00000000	binary.h	/^#define B00000000 /;"	d
B00000001	binary.h	/^#define B00000001 /;"	d
B0000001	binary.h	/^#define B0000001 /;"	d
B00000010	binary.h	/^#define B00000010 /;"	d
B00000011	binary.h	/^#define B00000011 /;"	d
B000001	binary.h	/^#define B000001 /;"	d
B0000010	binary.h	/^#define B0000010 /;"	d
B00000100	binary.h	/^#define B00000100 /;"	d
B00000101	binary.h	/^#define B00000101 /;"	d
B0000011	binary.h	/^#define B0000011 /;"	d
B00000110	binary.h	/^#define B00000110 /;"	d
B00000111	binary.h	/^#define B00000111 /;"	d
B00001	binary.h	/^#define B00001 /;"	d
B000010	binary.h	/^#define B000010 /;"	d
B0000100	binary.h	/^#define B0000100 /;"	d
B00001000	binary.h	/^#define B00001000 /;"	d
B00001001	binary.h	/^#define B00001001 /;"	d
B0000101	binary.h	/^#define B0000101 /;"	d
B00001010	binary.h	/^#define B00001010 /;"	d
B00001011	binary.h	/^#define B00001011 /;"	d
B000011	binary.h	/^#define B000011 /;"	d
B0000110	binary.h	/^#define B0000110 /;"	d
B00001100	binary.h	/^#define B00001100 /;"	d
B00001101	binary.h	/^#define B00001101 /;"	d
B0000111	binary.h	/^#define B0000111 /;"	d
B00001110	binary.h	/^#define B00001110 /;"	d
B00001111	binary.h	/^#define B00001111 /;"	d
B0001	binary.h	/^#define B0001 /;"	d
B00010	binary.h	/^#define B00010 /;"	d
B000100	binary.h	/^#define B000100 /;"	d
B0001000	binary.h	/^#define B0001000 /;"	d
B00010000	binary.h	/^#define B00010000 /;"	d
B00010001	binary.h	/^#define B00010001 /;"	d
B0001001	binary.h	/^#define B0001001 /;"	d
B00010010	binary.h	/^#define B00010010 /;"	d
B00010011	binary.h	/^#define B00010011 /;"	d
B000101	binary.h	/^#define B000101 /;"	d
B0001010	binary.h	/^#define B0001010 /;"	d
B00010100	binary.h	/^#define B00010100 /;"	d
B00010101	binary.h	/^#define B00010101 /;"	d
B0001011	binary.h	/^#define B0001011 /;"	d
B00010110	binary.h	/^#define B00010110 /;"	d
B00010111	binary.h	/^#define B00010111 /;"	d
B00011	binary.h	/^#define B00011 /;"	d
B000110	binary.h	/^#define B000110 /;"	d
B0001100	binary.h	/^#define B0001100 /;"	d
B00011000	binary.h	/^#define B00011000 /;"	d
B00011001	binary.h	/^#define B00011001 /;"	d
B0001101	binary.h	/^#define B0001101 /;"	d
B00011010	binary.h	/^#define B00011010 /;"	d
B00011011	binary.h	/^#define B00011011 /;"	d
B000111	binary.h	/^#define B000111 /;"	d
B0001110	binary.h	/^#define B0001110 /;"	d
B00011100	binary.h	/^#define B00011100 /;"	d
B00011101	binary.h	/^#define B00011101 /;"	d
B0001111	binary.h	/^#define B0001111 /;"	d
B00011110	binary.h	/^#define B00011110 /;"	d
B00011111	binary.h	/^#define B00011111 /;"	d
B001	binary.h	/^#define B001 /;"	d
B0010	binary.h	/^#define B0010 /;"	d
B00100	binary.h	/^#define B00100 /;"	d
B001000	binary.h	/^#define B001000 /;"	d
B0010000	binary.h	/^#define B0010000 /;"	d
B00100000	binary.h	/^#define B00100000 /;"	d
B00100001	binary.h	/^#define B00100001 /;"	d
B0010001	binary.h	/^#define B0010001 /;"	d
B00100010	binary.h	/^#define B00100010 /;"	d
B00100011	binary.h	/^#define B00100011 /;"	d
B001001	binary.h	/^#define B001001 /;"	d
B0010010	binary.h	/^#define B0010010 /;"	d
B00100100	binary.h	/^#define B00100100 /;"	d
B00100101	binary.h	/^#define B00100101 /;"	d
B0010011	binary.h	/^#define B0010011 /;"	d
B00100110	binary.h	/^#define B00100110 /;"	d
B00100111	binary.h	/^#define B00100111 /;"	d
B00101	binary.h	/^#define B00101 /;"	d
B001010	binary.h	/^#define B001010 /;"	d
B0010100	binary.h	/^#define B0010100 /;"	d
B00101000	binary.h	/^#define B00101000 /;"	d
B00101001	binary.h	/^#define B00101001 /;"	d
B0010101	binary.h	/^#define B0010101 /;"	d
B00101010	binary.h	/^#define B00101010 /;"	d
B00101011	binary.h	/^#define B00101011 /;"	d
B001011	binary.h	/^#define B001011 /;"	d
B0010110	binary.h	/^#define B0010110 /;"	d
B00101100	binary.h	/^#define B00101100 /;"	d
B00101101	binary.h	/^#define B00101101 /;"	d
B0010111	binary.h	/^#define B0010111 /;"	d
B00101110	binary.h	/^#define B00101110 /;"	d
B00101111	binary.h	/^#define B00101111 /;"	d
B0011	binary.h	/^#define B0011 /;"	d
B00110	binary.h	/^#define B00110 /;"	d
B001100	binary.h	/^#define B001100 /;"	d
B0011000	binary.h	/^#define B0011000 /;"	d
B00110000	binary.h	/^#define B00110000 /;"	d
B00110001	binary.h	/^#define B00110001 /;"	d
B0011001	binary.h	/^#define B0011001 /;"	d
B00110010	binary.h	/^#define B00110010 /;"	d
B00110011	binary.h	/^#define B00110011 /;"	d
B001101	binary.h	/^#define B001101 /;"	d
B0011010	binary.h	/^#define B0011010 /;"	d
B00110100	binary.h	/^#define B00110100 /;"	d
B00110101	binary.h	/^#define B00110101 /;"	d
B0011011	binary.h	/^#define B0011011 /;"	d
B00110110	binary.h	/^#define B00110110 /;"	d
B00110111	binary.h	/^#define B00110111 /;"	d
B00111	binary.h	/^#define B00111 /;"	d
B001110	binary.h	/^#define B001110 /;"	d
B0011100	binary.h	/^#define B0011100 /;"	d
B00111000	binary.h	/^#define B00111000 /;"	d
B00111001	binary.h	/^#define B00111001 /;"	d
B0011101	binary.h	/^#define B0011101 /;"	d
B00111010	binary.h	/^#define B00111010 /;"	d
B00111011	binary.h	/^#define B00111011 /;"	d
B001111	binary.h	/^#define B001111 /;"	d
B0011110	binary.h	/^#define B0011110 /;"	d
B00111100	binary.h	/^#define B00111100 /;"	d
B00111101	binary.h	/^#define B00111101 /;"	d
B0011111	binary.h	/^#define B0011111 /;"	d
B00111110	binary.h	/^#define B00111110 /;"	d
B00111111	binary.h	/^#define B00111111 /;"	d
B01	binary.h	/^#define B01 /;"	d
B010	binary.h	/^#define B010 /;"	d
B0100	binary.h	/^#define B0100 /;"	d
B01000	binary.h	/^#define B01000 /;"	d
B010000	binary.h	/^#define B010000 /;"	d
B0100000	binary.h	/^#define B0100000 /;"	d
B01000000	binary.h	/^#define B01000000 /;"	d
B01000001	binary.h	/^#define B01000001 /;"	d
B0100001	binary.h	/^#define B0100001 /;"	d
B01000010	binary.h	/^#define B01000010 /;"	d
B01000011	binary.h	/^#define B01000011 /;"	d
B010001	binary.h	/^#define B010001 /;"	d
B0100010	binary.h	/^#define B0100010 /;"	d
B01000100	binary.h	/^#define B01000100 /;"	d
B01000101	binary.h	/^#define B01000101 /;"	d
B0100011	binary.h	/^#define B0100011 /;"	d
B01000110	binary.h	/^#define B01000110 /;"	d
B01000111	binary.h	/^#define B01000111 /;"	d
B01001	binary.h	/^#define B01001 /;"	d
B010010	binary.h	/^#define B010010 /;"	d
B0100100	binary.h	/^#define B0100100 /;"	d
B01001000	binary.h	/^#define B01001000 /;"	d
B01001001	binary.h	/^#define B01001001 /;"	d
B0100101	binary.h	/^#define B0100101 /;"	d
B01001010	binary.h	/^#define B01001010 /;"	d
B01001011	binary.h	/^#define B01001011 /;"	d
B010011	binary.h	/^#define B010011 /;"	d
B0100110	binary.h	/^#define B0100110 /;"	d
B01001100	binary.h	/^#define B01001100 /;"	d
B01001101	binary.h	/^#define B01001101 /;"	d
B0100111	binary.h	/^#define B0100111 /;"	d
B01001110	binary.h	/^#define B01001110 /;"	d
B01001111	binary.h	/^#define B01001111 /;"	d
B0101	binary.h	/^#define B0101 /;"	d
B01010	binary.h	/^#define B01010 /;"	d
B010100	binary.h	/^#define B010100 /;"	d
B0101000	binary.h	/^#define B0101000 /;"	d
B01010000	binary.h	/^#define B01010000 /;"	d
B01010001	binary.h	/^#define B01010001 /;"	d
B0101001	binary.h	/^#define B0101001 /;"	d
B01010010	binary.h	/^#define B01010010 /;"	d
B01010011	binary.h	/^#define B01010011 /;"	d
B010101	binary.h	/^#define B010101 /;"	d
B0101010	binary.h	/^#define B0101010 /;"	d
B01010100	binary.h	/^#define B01010100 /;"	d
B01010101	binary.h	/^#define B01010101 /;"	d
B0101011	binary.h	/^#define B0101011 /;"	d
B01010110	binary.h	/^#define B01010110 /;"	d
B01010111	binary.h	/^#define B01010111 /;"	d
B01011	binary.h	/^#define B01011 /;"	d
B010110	binary.h	/^#define B010110 /;"	d
B0101100	binary.h	/^#define B0101100 /;"	d
B01011000	binary.h	/^#define B01011000 /;"	d
B01011001	binary.h	/^#define B01011001 /;"	d
B0101101	binary.h	/^#define B0101101 /;"	d
B01011010	binary.h	/^#define B01011010 /;"	d
B01011011	binary.h	/^#define B01011011 /;"	d
B010111	binary.h	/^#define B010111 /;"	d
B0101110	binary.h	/^#define B0101110 /;"	d
B01011100	binary.h	/^#define B01011100 /;"	d
B01011101	binary.h	/^#define B01011101 /;"	d
B0101111	binary.h	/^#define B0101111 /;"	d
B01011110	binary.h	/^#define B01011110 /;"	d
B01011111	binary.h	/^#define B01011111 /;"	d
B011	binary.h	/^#define B011 /;"	d
B0110	binary.h	/^#define B0110 /;"	d
B01100	binary.h	/^#define B01100 /;"	d
B011000	binary.h	/^#define B011000 /;"	d
B0110000	binary.h	/^#define B0110000 /;"	d
B01100000	binary.h	/^#define B01100000 /;"	d
B01100001	binary.h	/^#define B01100001 /;"	d
B0110001	binary.h	/^#define B0110001 /;"	d
B01100010	binary.h	/^#define B01100010 /;"	d
B01100011	binary.h	/^#define B01100011 /;"	d
B011001	binary.h	/^#define B011001 /;"	d
B0110010	binary.h	/^#define B0110010 /;"	d
B01100100	binary.h	/^#define B01100100 /;"	d
B01100101	binary.h	/^#define B01100101 /;"	d
B0110011	binary.h	/^#define B0110011 /;"	d
B01100110	binary.h	/^#define B01100110 /;"	d
B01100111	binary.h	/^#define B01100111 /;"	d
B01101	binary.h	/^#define B01101 /;"	d
B011010	binary.h	/^#define B011010 /;"	d
B0110100	binary.h	/^#define B0110100 /;"	d
B01101000	binary.h	/^#define B01101000 /;"	d
B01101001	binary.h	/^#define B01101001 /;"	d
B0110101	binary.h	/^#define B0110101 /;"	d
B01101010	binary.h	/^#define B01101010 /;"	d
B01101011	binary.h	/^#define B01101011 /;"	d
B011011	binary.h	/^#define B011011 /;"	d
B0110110	binary.h	/^#define B0110110 /;"	d
B01101100	binary.h	/^#define B01101100 /;"	d
B01101101	binary.h	/^#define B01101101 /;"	d
B0110111	binary.h	/^#define B0110111 /;"	d
B01101110	binary.h	/^#define B01101110 /;"	d
B01101111	binary.h	/^#define B01101111 /;"	d
B0111	binary.h	/^#define B0111 /;"	d
B01110	binary.h	/^#define B01110 /;"	d
B011100	binary.h	/^#define B011100 /;"	d
B0111000	binary.h	/^#define B0111000 /;"	d
B01110000	binary.h	/^#define B01110000 /;"	d
B01110001	binary.h	/^#define B01110001 /;"	d
B0111001	binary.h	/^#define B0111001 /;"	d
B01110010	binary.h	/^#define B01110010 /;"	d
B01110011	binary.h	/^#define B01110011 /;"	d
B011101	binary.h	/^#define B011101 /;"	d
B0111010	binary.h	/^#define B0111010 /;"	d
B01110100	binary.h	/^#define B01110100 /;"	d
B01110101	binary.h	/^#define B01110101 /;"	d
B0111011	binary.h	/^#define B0111011 /;"	d
B01110110	binary.h	/^#define B01110110 /;"	d
B01110111	binary.h	/^#define B01110111 /;"	d
B01111	binary.h	/^#define B01111 /;"	d
B011110	binary.h	/^#define B011110 /;"	d
B0111100	binary.h	/^#define B0111100 /;"	d
B01111000	binary.h	/^#define B01111000 /;"	d
B01111001	binary.h	/^#define B01111001 /;"	d
B0111101	binary.h	/^#define B0111101 /;"	d
B01111010	binary.h	/^#define B01111010 /;"	d
B01111011	binary.h	/^#define B01111011 /;"	d
B011111	binary.h	/^#define B011111 /;"	d
B0111110	binary.h	/^#define B0111110 /;"	d
B01111100	binary.h	/^#define B01111100 /;"	d
B01111101	binary.h	/^#define B01111101 /;"	d
B0111111	binary.h	/^#define B0111111 /;"	d
B01111110	binary.h	/^#define B01111110 /;"	d
B01111111	binary.h	/^#define B01111111 /;"	d
B1	binary.h	/^#define B1 /;"	d
B10	binary.h	/^#define B10 /;"	d
B100	binary.h	/^#define B100 /;"	d
B1000	binary.h	/^#define B1000 /;"	d
B10000	binary.h	/^#define B10000 /;"	d
B100000	binary.h	/^#define B100000 /;"	d
B1000000	binary.h	/^#define B1000000 /;"	d
B10000000	binary.h	/^#define B10000000 /;"	d
B10000001	binary.h	/^#define B10000001 /;"	d
B1000001	binary.h	/^#define B1000001 /;"	d
B10000010	binary.h	/^#define B10000010 /;"	d
B10000011	binary.h	/^#define B10000011 /;"	d
B100001	binary.h	/^#define B100001 /;"	d
B1000010	binary.h	/^#define B1000010 /;"	d
B10000100	binary.h	/^#define B10000100 /;"	d
B10000101	binary.h	/^#define B10000101 /;"	d
B1000011	binary.h	/^#define B1000011 /;"	d
B10000110	binary.h	/^#define B10000110 /;"	d
B10000111	binary.h	/^#define B10000111 /;"	d
B10001	binary.h	/^#define B10001 /;"	d
B100010	binary.h	/^#define B100010 /;"	d
B1000100	binary.h	/^#define B1000100 /;"	d
B10001000	binary.h	/^#define B10001000 /;"	d
B10001001	binary.h	/^#define B10001001 /;"	d
B1000101	binary.h	/^#define B1000101 /;"	d
B10001010	binary.h	/^#define B10001010 /;"	d
B10001011	binary.h	/^#define B10001011 /;"	d
B100011	binary.h	/^#define B100011 /;"	d
B1000110	binary.h	/^#define B1000110 /;"	d
B10001100	binary.h	/^#define B10001100 /;"	d
B10001101	binary.h	/^#define B10001101 /;"	d
B1000111	binary.h	/^#define B1000111 /;"	d
B10001110	binary.h	/^#define B10001110 /;"	d
B10001111	binary.h	/^#define B10001111 /;"	d
B1001	binary.h	/^#define B1001 /;"	d
B10010	binary.h	/^#define B10010 /;"	d
B100100	binary.h	/^#define B100100 /;"	d
B1001000	binary.h	/^#define B1001000 /;"	d
B10010000	binary.h	/^#define B10010000 /;"	d
B10010001	binary.h	/^#define B10010001 /;"	d
B1001001	binary.h	/^#define B1001001 /;"	d
B10010010	binary.h	/^#define B10010010 /;"	d
B10010011	binary.h	/^#define B10010011 /;"	d
B100101	binary.h	/^#define B100101 /;"	d
B1001010	binary.h	/^#define B1001010 /;"	d
B10010100	binary.h	/^#define B10010100 /;"	d
B10010101	binary.h	/^#define B10010101 /;"	d
B1001011	binary.h	/^#define B1001011 /;"	d
B10010110	binary.h	/^#define B10010110 /;"	d
B10010111	binary.h	/^#define B10010111 /;"	d
B10011	binary.h	/^#define B10011 /;"	d
B100110	binary.h	/^#define B100110 /;"	d
B1001100	binary.h	/^#define B1001100 /;"	d
B10011000	binary.h	/^#define B10011000 /;"	d
B10011001	binary.h	/^#define B10011001 /;"	d
B1001101	binary.h	/^#define B1001101 /;"	d
B10011010	binary.h	/^#define B10011010 /;"	d
B10011011	binary.h	/^#define B10011011 /;"	d
B100111	binary.h	/^#define B100111 /;"	d
B1001110	binary.h	/^#define B1001110 /;"	d
B10011100	binary.h	/^#define B10011100 /;"	d
B10011101	binary.h	/^#define B10011101 /;"	d
B1001111	binary.h	/^#define B1001111 /;"	d
B10011110	binary.h	/^#define B10011110 /;"	d
B10011111	binary.h	/^#define B10011111 /;"	d
B101	binary.h	/^#define B101 /;"	d
B1010	binary.h	/^#define B1010 /;"	d
B10100	binary.h	/^#define B10100 /;"	d
B101000	binary.h	/^#define B101000 /;"	d
B1010000	binary.h	/^#define B1010000 /;"	d
B10100000	binary.h	/^#define B10100000 /;"	d
B10100001	binary.h	/^#define B10100001 /;"	d
B1010001	binary.h	/^#define B1010001 /;"	d
B10100010	binary.h	/^#define B10100010 /;"	d
B10100011	binary.h	/^#define B10100011 /;"	d
B101001	binary.h	/^#define B101001 /;"	d
B1010010	binary.h	/^#define B1010010 /;"	d
B10100100	binary.h	/^#define B10100100 /;"	d
B10100101	binary.h	/^#define B10100101 /;"	d
B1010011	binary.h	/^#define B1010011 /;"	d
B10100110	binary.h	/^#define B10100110 /;"	d
B10100111	binary.h	/^#define B10100111 /;"	d
B10101	binary.h	/^#define B10101 /;"	d
B101010	binary.h	/^#define B101010 /;"	d
B1010100	binary.h	/^#define B1010100 /;"	d
B10101000	binary.h	/^#define B10101000 /;"	d
B10101001	binary.h	/^#define B10101001 /;"	d
B1010101	binary.h	/^#define B1010101 /;"	d
B10101010	binary.h	/^#define B10101010 /;"	d
B10101011	binary.h	/^#define B10101011 /;"	d
B101011	binary.h	/^#define B101011 /;"	d
B1010110	binary.h	/^#define B1010110 /;"	d
B10101100	binary.h	/^#define B10101100 /;"	d
B10101101	binary.h	/^#define B10101101 /;"	d
B1010111	binary.h	/^#define B1010111 /;"	d
B10101110	binary.h	/^#define B10101110 /;"	d
B10101111	binary.h	/^#define B10101111 /;"	d
B1011	binary.h	/^#define B1011 /;"	d
B10110	binary.h	/^#define B10110 /;"	d
B101100	binary.h	/^#define B101100 /;"	d
B1011000	binary.h	/^#define B1011000 /;"	d
B10110000	binary.h	/^#define B10110000 /;"	d
B10110001	binary.h	/^#define B10110001 /;"	d
B1011001	binary.h	/^#define B1011001 /;"	d
B10110010	binary.h	/^#define B10110010 /;"	d
B10110011	binary.h	/^#define B10110011 /;"	d
B101101	binary.h	/^#define B101101 /;"	d
B1011010	binary.h	/^#define B1011010 /;"	d
B10110100	binary.h	/^#define B10110100 /;"	d
B10110101	binary.h	/^#define B10110101 /;"	d
B1011011	binary.h	/^#define B1011011 /;"	d
B10110110	binary.h	/^#define B10110110 /;"	d
B10110111	binary.h	/^#define B10110111 /;"	d
B10111	binary.h	/^#define B10111 /;"	d
B101110	binary.h	/^#define B101110 /;"	d
B1011100	binary.h	/^#define B1011100 /;"	d
B10111000	binary.h	/^#define B10111000 /;"	d
B10111001	binary.h	/^#define B10111001 /;"	d
B1011101	binary.h	/^#define B1011101 /;"	d
B10111010	binary.h	/^#define B10111010 /;"	d
B10111011	binary.h	/^#define B10111011 /;"	d
B101111	binary.h	/^#define B101111 /;"	d
B1011110	binary.h	/^#define B1011110 /;"	d
B10111100	binary.h	/^#define B10111100 /;"	d
B10111101	binary.h	/^#define B10111101 /;"	d
B1011111	binary.h	/^#define B1011111 /;"	d
B10111110	binary.h	/^#define B10111110 /;"	d
B10111111	binary.h	/^#define B10111111 /;"	d
B11	binary.h	/^#define B11 /;"	d
B110	binary.h	/^#define B110 /;"	d
B1100	binary.h	/^#define B1100 /;"	d
B11000	binary.h	/^#define B11000 /;"	d
B110000	binary.h	/^#define B110000 /;"	d
B1100000	binary.h	/^#define B1100000 /;"	d
B11000000	binary.h	/^#define B11000000 /;"	d
B11000001	binary.h	/^#define B11000001 /;"	d
B1100001	binary.h	/^#define B1100001 /;"	d
B11000010	binary.h	/^#define B11000010 /;"	d
B11000011	binary.h	/^#define B11000011 /;"	d
B110001	binary.h	/^#define B110001 /;"	d
B1100010	binary.h	/^#define B1100010 /;"	d
B11000100	binary.h	/^#define B11000100 /;"	d
B11000101	binary.h	/^#define B11000101 /;"	d
B1100011	binary.h	/^#define B1100011 /;"	d
B11000110	binary.h	/^#define B11000110 /;"	d
B11000111	binary.h	/^#define B11000111 /;"	d
B11001	binary.h	/^#define B11001 /;"	d
B110010	binary.h	/^#define B110010 /;"	d
B1100100	binary.h	/^#define B1100100 /;"	d
B11001000	binary.h	/^#define B11001000 /;"	d
B11001001	binary.h	/^#define B11001001 /;"	d
B1100101	binary.h	/^#define B1100101 /;"	d
B11001010	binary.h	/^#define B11001010 /;"	d
B11001011	binary.h	/^#define B11001011 /;"	d
B110011	binary.h	/^#define B110011 /;"	d
B1100110	binary.h	/^#define B1100110 /;"	d
B11001100	binary.h	/^#define B11001100 /;"	d
B11001101	binary.h	/^#define B11001101 /;"	d
B1100111	binary.h	/^#define B1100111 /;"	d
B11001110	binary.h	/^#define B11001110 /;"	d
B11001111	binary.h	/^#define B11001111 /;"	d
B1101	binary.h	/^#define B1101 /;"	d
B11010	binary.h	/^#define B11010 /;"	d
B110100	binary.h	/^#define B110100 /;"	d
B1101000	binary.h	/^#define B1101000 /;"	d
B11010000	binary.h	/^#define B11010000 /;"	d
B11010001	binary.h	/^#define B11010001 /;"	d
B1101001	binary.h	/^#define B1101001 /;"	d
B11010010	binary.h	/^#define B11010010 /;"	d
B11010011	binary.h	/^#define B11010011 /;"	d
B110101	binary.h	/^#define B110101 /;"	d
B1101010	binary.h	/^#define B1101010 /;"	d
B11010100	binary.h	/^#define B11010100 /;"	d
B11010101	binary.h	/^#define B11010101 /;"	d
B1101011	binary.h	/^#define B1101011 /;"	d
B11010110	binary.h	/^#define B11010110 /;"	d
B11010111	binary.h	/^#define B11010111 /;"	d
B11011	binary.h	/^#define B11011 /;"	d
B110110	binary.h	/^#define B110110 /;"	d
B1101100	binary.h	/^#define B1101100 /;"	d
B11011000	binary.h	/^#define B11011000 /;"	d
B11011001	binary.h	/^#define B11011001 /;"	d
B1101101	binary.h	/^#define B1101101 /;"	d
B11011010	binary.h	/^#define B11011010 /;"	d
B11011011	binary.h	/^#define B11011011 /;"	d
B110111	binary.h	/^#define B110111 /;"	d
B1101110	binary.h	/^#define B1101110 /;"	d
B11011100	binary.h	/^#define B11011100 /;"	d
B11011101	binary.h	/^#define B11011101 /;"	d
B1101111	binary.h	/^#define B1101111 /;"	d
B11011110	binary.h	/^#define B11011110 /;"	d
B11011111	binary.h	/^#define B11011111 /;"	d
B111	binary.h	/^#define B111 /;"	d
B1110	binary.h	/^#define B1110 /;"	d
B11100	binary.h	/^#define B11100 /;"	d
B111000	binary.h	/^#define B111000 /;"	d
B1110000	binary.h	/^#define B1110000 /;"	d
B11100000	binary.h	/^#define B11100000 /;"	d
B11100001	binary.h	/^#define B11100001 /;"	d
B1110001	binary.h	/^#define B1110001 /;"	d
B11100010	binary.h	/^#define B11100010 /;"	d
B11100011	binary.h	/^#define B11100011 /;"	d
B111001	binary.h	/^#define B111001 /;"	d
B1110010	binary.h	/^#define B1110010 /;"	d
B11100100	binary.h	/^#define B11100100 /;"	d
B11100101	binary.h	/^#define B11100101 /;"	d
B1110011	binary.h	/^#define B1110011 /;"	d
B11100110	binary.h	/^#define B11100110 /;"	d
B11100111	binary.h	/^#define B11100111 /;"	d
B11101	binary.h	/^#define B11101 /;"	d
B111010	binary.h	/^#define B111010 /;"	d
B1110100	binary.h	/^#define B1110100 /;"	d
B11101000	binary.h	/^#define B11101000 /;"	d
B11101001	binary.h	/^#define B11101001 /;"	d
B1110101	binary.h	/^#define B1110101 /;"	d
B11101010	binary.h	/^#define B11101010 /;"	d
B11101011	binary.h	/^#define B11101011 /;"	d
B111011	binary.h	/^#define B111011 /;"	d
B1110110	binary.h	/^#define B1110110 /;"	d
B11101100	binary.h	/^#define B11101100 /;"	d
B11101101	binary.h	/^#define B11101101 /;"	d
B1110111	binary.h	/^#define B1110111 /;"	d
B11101110	binary.h	/^#define B11101110 /;"	d
B11101111	binary.h	/^#define B11101111 /;"	d
B1111	binary.h	/^#define B1111 /;"	d
B11110	binary.h	/^#define B11110 /;"	d
B111100	binary.h	/^#define B111100 /;"	d
B1111000	binary.h	/^#define B1111000 /;"	d
B11110000	binary.h	/^#define B11110000 /;"	d
B11110001	binary.h	/^#define B11110001 /;"	d
B1111001	binary.h	/^#define B1111001 /;"	d
B11110010	binary.h	/^#define B11110010 /;"	d
B11110011	binary.h	/^#define B11110011 /;"	d
B111101	binary.h	/^#define B111101 /;"	d
B1111010	binary.h	/^#define B1111010 /;"	d
B11110100	binary.h	/^#define B11110100 /;"	d
B11110101	binary.h	/^#define B11110101 /;"	d
B1111011	binary.h	/^#define B1111011 /;"	d
B11110110	binary.h	/^#define B11110110 /;"	d
B11110111	binary.h	/^#define B11110111 /;"	d
B11111	binary.h	/^#define B11111 /;"	d
B111110	binary.h	/^#define B111110 /;"	d
B1111100	binary.h	/^#define B1111100 /;"	d
B11111000	binary.h	/^#define B11111000 /;"	d
B11111001	binary.h	/^#define B11111001 /;"	d
B1111101	binary.h	/^#define B1111101 /;"	d
B11111010	binary.h	/^#define B11111010 /;"	d
B11111011	binary.h	/^#define B11111011 /;"	d
B111111	binary.h	/^#define B111111 /;"	d
B1111110	binary.h	/^#define B1111110 /;"	d
B11111100	binary.h	/^#define B11111100 /;"	d
B11111101	binary.h	/^#define B11111101 /;"	d
B1111111	binary.h	/^#define B1111111 /;"	d
B11111110	binary.h	/^#define B11111110 /;"	d
B11111111	binary.h	/^#define B11111111 /;"	d
BIN	Print.h	/^#define BIN /;"	d
Binary_h	binary.h	/^#define Binary_h$/;"	d
BusFaultHandler	startup_gcc.c	/^BusFaultHandler(void)$/;"	f	file:
CAMERA_BASE	inc/hw_memmap.h	/^#define CAMERA_BASE /;"	d
CAMERA_CC_CTRL_BT_CORRECT	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_BT_CORRECT /;"	d
CAMERA_CC_CTRL_CCP_MODE	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_CCP_MODE /;"	d
CAMERA_CC_CTRL_CC_EN	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_CC_EN /;"	d
CAMERA_CC_CTRL_CC_FRAME_TRIG	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_CC_FRAME_TRIG /;"	d
CAMERA_CC_CTRL_CC_IF_SYNCHRO	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_CC_IF_SYNCHRO /;"	d
CAMERA_CC_CTRL_CC_RST	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_CC_RST /;"	d
CAMERA_CC_CTRL_DMA_DMA_EN	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_DMA_DMA_EN /;"	d
CAMERA_CC_CTRL_DMA_FIFO_THRESHOLD_M	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_DMA_FIFO_THRESHOLD_M /;"	d
CAMERA_CC_CTRL_DMA_FIFO_THRESHOLD_S	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_DMA_FIFO_THRESHOLD_S /;"	d
CAMERA_CC_CTRL_NOBT_HS_POL	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_NOBT_HS_POL /;"	d
CAMERA_CC_CTRL_NOBT_SYNCHRO	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_NOBT_SYNCHRO /;"	d
CAMERA_CC_CTRL_NOBT_VS_POL	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_NOBT_VS_POL /;"	d
CAMERA_CC_CTRL_PAR_CLK_POL	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_PAR_CLK_POL /;"	d
CAMERA_CC_CTRL_PAR_MODE_M	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_PAR_MODE_M /;"	d
CAMERA_CC_CTRL_PAR_MODE_S	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_PAR_MODE_S /;"	d
CAMERA_CC_CTRL_PAR_ORDERCAM	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_PAR_ORDERCAM /;"	d
CAMERA_CC_CTRL_XCLK_XCLK_DIV_M	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_XCLK_XCLK_DIV_M /;"	d
CAMERA_CC_CTRL_XCLK_XCLK_DIV_S	inc/hw_camera.h	/^#define CAMERA_CC_CTRL_XCLK_XCLK_DIV_S /;"	d
CAMERA_CC_FIFO_DATA_FIFO_DATA_M	inc/hw_camera.h	/^#define CAMERA_CC_FIFO_DATA_FIFO_DATA_M /;"	d
CAMERA_CC_FIFO_DATA_FIFO_DATA_S	inc/hw_camera.h	/^#define CAMERA_CC_FIFO_DATA_FIFO_DATA_S /;"	d
CAMERA_CC_GEN_PAR_CC_FIFO_DEPTH_M	inc/hw_camera.h	/^#define CAMERA_CC_GEN_PAR_CC_FIFO_DEPTH_M /;"	d
CAMERA_CC_GEN_PAR_CC_FIFO_DEPTH_S	inc/hw_camera.h	/^#define CAMERA_CC_GEN_PAR_CC_FIFO_DEPTH_S /;"	d
CAMERA_CC_IRQENABLE_FE_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FE_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FIFO_FULL_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FIFO_FULL_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FIFO_NONEMPTY_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FIFO_NONEMPTY_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FIFO_OF_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FIFO_OF_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FIFO_THR_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FIFO_THR_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FIFO_UF_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FIFO_UF_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FSC_ERR_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FSC_ERR_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FSP_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FSP_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FS_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FS_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_FW_ERR_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_FW_ERR_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_LE_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_LE_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_LS_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_LS_IRQ_EN /;"	d
CAMERA_CC_IRQENABLE_SSC_ERR_IRQ_EN	inc/hw_camera.h	/^#define CAMERA_CC_IRQENABLE_SSC_ERR_IRQ_EN /;"	d
CAMERA_CC_IRQSTATUS_FE_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FE_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FIFO_FULL_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FIFO_FULL_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FIFO_NONEMPTY_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FIFO_NONEMPTY_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FIFO_OF_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FIFO_OF_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FIFO_THR_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FIFO_THR_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FIFO_UF_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FIFO_UF_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FSC_ERR_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FSC_ERR_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FSP_ERR_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FSP_ERR_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FS_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FS_IRQ /;"	d
CAMERA_CC_IRQSTATUS_FW_ERR_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_FW_ERR_IRQ /;"	d
CAMERA_CC_IRQSTATUS_LE_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_LE_IRQ /;"	d
CAMERA_CC_IRQSTATUS_LS_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_LS_IRQ /;"	d
CAMERA_CC_IRQSTATUS_SSC_ERR_IRQ	inc/hw_camera.h	/^#define CAMERA_CC_IRQSTATUS_SSC_ERR_IRQ /;"	d
CAMERA_CC_REVISION_REV_M	inc/hw_camera.h	/^#define CAMERA_CC_REVISION_REV_M /;"	d
CAMERA_CC_REVISION_REV_S	inc/hw_camera.h	/^#define CAMERA_CC_REVISION_REV_S /;"	d
CAMERA_CC_SYSCONFIG_AUTO_IDLE	inc/hw_camera.h	/^#define CAMERA_CC_SYSCONFIG_AUTO_IDLE /;"	d
CAMERA_CC_SYSCONFIG_SOFT_RESET	inc/hw_camera.h	/^#define CAMERA_CC_SYSCONFIG_SOFT_RESET /;"	d
CAMERA_CC_SYSCONFIG_S_IDLE_MODE_M	inc/hw_camera.h	/^#define CAMERA_CC_SYSCONFIG_S_IDLE_MODE_M /;"	d
CAMERA_CC_SYSCONFIG_S_IDLE_MODE_S	inc/hw_camera.h	/^#define CAMERA_CC_SYSCONFIG_S_IDLE_MODE_S /;"	d
CAMERA_CC_SYSSTATUS_RESET_DONE2	inc/hw_camera.h	/^#define CAMERA_CC_SYSSTATUS_RESET_DONE2 /;"	d
CAMERA_CC_TEST_FIFO_LEVEL_M	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_LEVEL_M /;"	d
CAMERA_CC_TEST_FIFO_LEVEL_PEAK_M	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_LEVEL_PEAK_M /;"	d
CAMERA_CC_TEST_FIFO_LEVEL_PEAK_S	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_LEVEL_PEAK_S /;"	d
CAMERA_CC_TEST_FIFO_LEVEL_S	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_LEVEL_S /;"	d
CAMERA_CC_TEST_FIFO_RD_POINTER_M	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_RD_POINTER_M /;"	d
CAMERA_CC_TEST_FIFO_RD_POINTER_S	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_RD_POINTER_S /;"	d
CAMERA_CC_TEST_FIFO_WR_POINTER_M	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_WR_POINTER_M /;"	d
CAMERA_CC_TEST_FIFO_WR_POINTER_S	inc/hw_camera.h	/^#define CAMERA_CC_TEST_FIFO_WR_POINTER_S /;"	d
CAMERA_O_CC_CTRL	inc/hw_camera.h	/^#define CAMERA_O_CC_CTRL /;"	d
CAMERA_O_CC_CTRL_DMA	inc/hw_camera.h	/^#define CAMERA_O_CC_CTRL_DMA /;"	d
CAMERA_O_CC_CTRL_XCLK	inc/hw_camera.h	/^#define CAMERA_O_CC_CTRL_XCLK /;"	d
CAMERA_O_CC_FIFO_DATA	inc/hw_camera.h	/^#define CAMERA_O_CC_FIFO_DATA /;"	d
CAMERA_O_CC_GEN_PAR	inc/hw_camera.h	/^#define CAMERA_O_CC_GEN_PAR /;"	d
CAMERA_O_CC_IRQENABLE	inc/hw_camera.h	/^#define CAMERA_O_CC_IRQENABLE /;"	d
CAMERA_O_CC_IRQSTATUS	inc/hw_camera.h	/^#define CAMERA_O_CC_IRQSTATUS /;"	d
CAMERA_O_CC_REVISION	inc/hw_camera.h	/^#define CAMERA_O_CC_REVISION /;"	d
CAMERA_O_CC_SYSCONFIG	inc/hw_camera.h	/^#define CAMERA_O_CC_SYSCONFIG /;"	d
CAMERA_O_CC_SYSSTATUS	inc/hw_camera.h	/^#define CAMERA_O_CC_SYSSTATUS /;"	d
CAMERA_O_CC_TEST	inc/hw_camera.h	/^#define CAMERA_O_CC_TEST /;"	d
CAM_BUFFER_ADDR	driverlib/camera.h	/^#define CAM_BUFFER_ADDR /;"	d
CAM_HS_POL_HI	driverlib/camera.h	/^#define CAM_HS_POL_HI /;"	d
CAM_HS_POL_LO	driverlib/camera.h	/^#define CAM_HS_POL_LO /;"	d
CAM_IF_SYNCHRO	driverlib/camera.h	/^#define CAM_IF_SYNCHRO /;"	d
CAM_INT_DMA	driverlib/camera.h	/^#define CAM_INT_DMA /;"	d
CAM_INT_FE	driverlib/camera.h	/^#define CAM_INT_FE /;"	d
CAM_INT_FIFO_FULL	driverlib/camera.h	/^#define CAM_INT_FIFO_FULL /;"	d
CAM_INT_FIFO_NOEMPTY	driverlib/camera.h	/^#define CAM_INT_FIFO_NOEMPTY /;"	d
CAM_INT_FIFO_OF	driverlib/camera.h	/^#define CAM_INT_FIFO_OF /;"	d
CAM_INT_FIFO_THR	driverlib/camera.h	/^#define CAM_INT_FIFO_THR /;"	d
CAM_NOBT_SYNCHRO	driverlib/camera.h	/^#define CAM_NOBT_SYNCHRO /;"	d
CAM_ORDERCAM_SWAP	driverlib/camera.h	/^#define CAM_ORDERCAM_SWAP /;"	d
CAM_PCLK_FALL_EDGE	driverlib/camera.h	/^#define CAM_PCLK_FALL_EDGE /;"	d
CAM_PCLK_RISE_EDGE	driverlib/camera.h	/^#define CAM_PCLK_RISE_EDGE /;"	d
CAM_VS_POL_HI	driverlib/camera.h	/^#define CAM_VS_POL_HI /;"	d
CAM_VS_POL_LO	driverlib/camera.h	/^#define CAM_VS_POL_LO /;"	d
CAM_XCLK_DIV_BYPASS	driverlib/camera.h	/^#define CAM_XCLK_DIV_BYPASS /;"	d
CAM_XCLK_STABLE_HI	driverlib/camera.h	/^#define CAM_XCLK_STABLE_HI /;"	d
CAM_XCLK_STABLE_LO	driverlib/camera.h	/^#define CAM_XCLK_STABLE_LO /;"	d
CAN_INT_FIFO_UR	driverlib/camera.h	/^#define CAN_INT_FIFO_UR /;"	d
CHANGE	Energia.h	/^#define CHANGE /;"	d
CHAN_MUX_OPT	driverlib/dma_hal.c	/^#define CHAN_MUX_OPT(/;"	d	file:
COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_M /;"	d
COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_GPIO_TRIG_EN_APPS_GPIO_TRIG_EN_S /;"	d
COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_M /;"	d
COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_ACK_APPS_INT_ACK_S /;"	d
COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_M /;"	d
COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_MASK_APPS_INT_MASK_S /;"	d
COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_M /;"	d
COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_MASK_CLR_APPS_INT_MASK_CLR_S /;"	d
COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_M /;"	d
COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_MASK_SET_APPS_INT_MASK_SET_S /;"	d
COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_M /;"	d
COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_STS_CLR_APPS_INT_STS_CLR_S /;"	d
COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_M /;"	d
COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_STS_MASKED_APPS_INT_STS_MASKED_S /;"	d
COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_M /;"	d
COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_STS_RAW_APPS_INT_STS_RAW_S /;"	d
COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_M /;"	d
COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_INT_TRIG_APPS_INT_TRIG_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE10_APPS_NW_SEMAPHORE10_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE11_APPS_NW_SEMAPHORE11_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE12_APPS_NW_SEMAPHORE12_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE1_APPS_NW_SEMAPHORE1_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE2_APPS_NW_SEMAPHORE2_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE3_APPS_NW_SEMAPHORE3_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE4_APPS_NW_SEMAPHORE4_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE5_APPS_NW_SEMAPHORE5_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE6_APPS_NW_SEMAPHORE6_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE7_APPS_NW_SEMAPHORE7_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE8_APPS_NW_SEMAPHORE8_S /;"	d
COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_M /;"	d
COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_NW_SEMAPHORE9_APPS_NW_SEMAPHORE9_S /;"	d
COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_M /;"	d
COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_SEMAPPHORE_PEND_APPS_SEMAPPHORE_PEND_S /;"	d
COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_M /;"	d
COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_sh_resource_Interrupt_enable_APPS_sh_resource_Interrupt_enable_S /;"	d
COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_M	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_M /;"	d
COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_S	inc/hw_common_reg.h	/^#define COMMON_REG_APPS_sh_resource_Interrupt_status_APPS_sh_resource_Interrupt_status_S /;"	d
COMMON_REG_BASE	inc/hw_memmap.h	/^#define COMMON_REG_BASE /;"	d
COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_M	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_M /;"	d
COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_S	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M0_segment_access_config_Bus_matrix_M0_segment_access_config_S /;"	d
COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_M	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_M /;"	d
COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_S	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M1_segment_access_config_Bus_matrix_M1_segment_access_config_S /;"	d
COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_M	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_M /;"	d
COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_S	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M2_segment_access_config_Bus_matrix_M2_segment_access_config_S /;"	d
COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_M	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_M /;"	d
COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_S	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M3_segment_access_config_Bus_matrix_M3_segment_access_config_S /;"	d
COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_M	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_M /;"	d
COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_S	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M4_segment_access_config_Bus_matrix_M4_segment_access_config_S /;"	d
COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_M	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_M /;"	d
COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_S	inc/hw_common_reg.h	/^#define COMMON_REG_Bus_matrix_M5_segment_access_config_Bus_matrix_M5_segment_access_config_S /;"	d
COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_M	inc/hw_common_reg.h	/^#define COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_M /;"	d
COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_S	inc/hw_common_reg.h	/^#define COMMON_REG_EMU_DEBUG_REG_EMU_DEBUG_REG_S /;"	d
COMMON_REG_FPGA_ROM_WR_EN_FPGA_ROM_WR_EN	inc/hw_common_reg.h	/^#define COMMON_REG_FPGA_ROM_WR_EN_FPGA_ROM_WR_EN /;"	d
COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_M	inc/hw_common_reg.h	/^#define COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_M /;"	d
COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_S	inc/hw_common_reg.h	/^#define COMMON_REG_Flash_ctrl_reg_Flash_ctrl_reg_S /;"	d
COMMON_REG_GPIO_properties_register_GPIO_properties_register_M	inc/hw_common_reg.h	/^#define COMMON_REG_GPIO_properties_register_GPIO_properties_register_M /;"	d
COMMON_REG_GPIO_properties_register_GPIO_properties_register_S	inc/hw_common_reg.h	/^#define COMMON_REG_GPIO_properties_register_GPIO_properties_register_S /;"	d
COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_M	inc/hw_common_reg.h	/^#define COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_M /;"	d
COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_S	inc/hw_common_reg.h	/^#define COMMON_REG_I2C_Properties_Register_I2C_Properties_Register_S /;"	d
COMMON_REG_IDMEM_TIM_Updated_TIM_UPDATED	inc/hw_common_reg.h	/^#define COMMON_REG_IDMEM_TIM_Updated_TIM_UPDATED /;"	d
COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_M	inc/hw_common_reg.h	/^#define COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_M /;"	d
COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_S	inc/hw_common_reg.h	/^#define COMMON_REG_NWP_sh_resource_Interrupt_enable_NWP_sh_resource_Interrupt_enable_S /;"	d
COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_M	inc/hw_common_reg.h	/^#define COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_M /;"	d
COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_S	inc/hw_common_reg.h	/^#define COMMON_REG_NWP_sh_resource_Interrupt_status_NWP_sh_resource_Interrupt_status_S /;"	d
COMMON_REG_NW_INT_ACK_NW_INT_ACK_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_ACK_NW_INT_ACK_M /;"	d
COMMON_REG_NW_INT_ACK_NW_INT_ACK_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_ACK_NW_INT_ACK_S /;"	d
COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_M /;"	d
COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_MASK_CLR_NW_INT_MASK_CLR_S /;"	d
COMMON_REG_NW_INT_MASK_NW_INT_MASK_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_MASK_NW_INT_MASK_M /;"	d
COMMON_REG_NW_INT_MASK_NW_INT_MASK_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_MASK_NW_INT_MASK_S /;"	d
COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_M /;"	d
COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_MASK_SET_NW_INT_MASK_SET_S /;"	d
COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_M /;"	d
COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_STS_CLR_NW_INT_STS_CLR_S /;"	d
COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_M /;"	d
COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_STS_MASKED_NW_INT_STS_MASKED_S /;"	d
COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_M /;"	d
COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_STS_RAW_NW_INT_STS_RAW_S /;"	d
COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_M /;"	d
COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_INT_TRIG_NW_INT_TRIG_S /;"	d
COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_M	inc/hw_common_reg.h	/^#define COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_M /;"	d
COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_S	inc/hw_common_reg.h	/^#define COMMON_REG_NW_SEMAPPHORE_PEND_NW_SEMAPPHORE_PEND_S /;"	d
COMMON_REG_O_APPS_GPIO_TRIG_EN	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_GPIO_TRIG_EN /;"	d
COMMON_REG_O_APPS_INT_ACK	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_ACK /;"	d
COMMON_REG_O_APPS_INT_MASK	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_MASK /;"	d
COMMON_REG_O_APPS_INT_MASK_CLR	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_MASK_CLR /;"	d
COMMON_REG_O_APPS_INT_MASK_SET	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_MASK_SET /;"	d
COMMON_REG_O_APPS_INT_STS_CLR	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_STS_CLR /;"	d
COMMON_REG_O_APPS_INT_STS_MASKED	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_STS_MASKED /;"	d
COMMON_REG_O_APPS_INT_STS_RAW	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_STS_RAW /;"	d
COMMON_REG_O_APPS_INT_TRIG	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_INT_TRIG /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE1	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE1 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE10	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE10 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE11	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE11 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE12	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE12 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE2	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE2 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE3	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE3 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE4	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE4 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE5	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE5 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE6	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE6 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE7	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE7 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE8	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE8 /;"	d
COMMON_REG_O_APPS_NW_SEMAPHORE9	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_NW_SEMAPHORE9 /;"	d
COMMON_REG_O_APPS_SEMAPPHORE_PEND	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_SEMAPPHORE_PEND /;"	d
COMMON_REG_O_APPS_sh_resource_Interrupt_enable	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_sh_resource_Interrupt_enable /;"	d
COMMON_REG_O_APPS_sh_resource_Interrupt_status	inc/hw_common_reg.h	/^#define COMMON_REG_O_APPS_sh_resource_Interrupt_status /;"	d
COMMON_REG_O_Bus_matrix_M0_segment_access_config	inc/hw_common_reg.h	/^#define COMMON_REG_O_Bus_matrix_M0_segment_access_config /;"	d
COMMON_REG_O_Bus_matrix_M1_segment_access_config	inc/hw_common_reg.h	/^#define COMMON_REG_O_Bus_matrix_M1_segment_access_config /;"	d
COMMON_REG_O_Bus_matrix_M2_segment_access_config	inc/hw_common_reg.h	/^#define COMMON_REG_O_Bus_matrix_M2_segment_access_config /;"	d
COMMON_REG_O_Bus_matrix_M3_segment_access_config	inc/hw_common_reg.h	/^#define COMMON_REG_O_Bus_matrix_M3_segment_access_config /;"	d
COMMON_REG_O_Bus_matrix_M4_segment_access_config	inc/hw_common_reg.h	/^#define COMMON_REG_O_Bus_matrix_M4_segment_access_config /;"	d
COMMON_REG_O_Bus_matrix_M5_segment_access_config	inc/hw_common_reg.h	/^#define COMMON_REG_O_Bus_matrix_M5_segment_access_config /;"	d
COMMON_REG_O_EMU_DEBUG_REG	inc/hw_common_reg.h	/^#define COMMON_REG_O_EMU_DEBUG_REG /;"	d
COMMON_REG_O_FPGA_ROM_WR_EN	inc/hw_common_reg.h	/^#define COMMON_REG_O_FPGA_ROM_WR_EN /;"	d
COMMON_REG_O_Flash_ctrl_reg	inc/hw_common_reg.h	/^#define COMMON_REG_O_Flash_ctrl_reg /;"	d
COMMON_REG_O_GPIO_properties_register	inc/hw_common_reg.h	/^#define COMMON_REG_O_GPIO_properties_register /;"	d
COMMON_REG_O_I2C_Properties_Register	inc/hw_common_reg.h	/^#define COMMON_REG_O_I2C_Properties_Register /;"	d
COMMON_REG_O_IDMEM_TIM_Update	inc/hw_common_reg.h	/^#define COMMON_REG_O_IDMEM_TIM_Update /;"	d
COMMON_REG_O_IDMEM_TIM_Updated	inc/hw_common_reg.h	/^#define COMMON_REG_O_IDMEM_TIM_Updated /;"	d
COMMON_REG_O_NWP_sh_resource_Interrupt_enable	inc/hw_common_reg.h	/^#define COMMON_REG_O_NWP_sh_resource_Interrupt_enable /;"	d
COMMON_REG_O_NWP_sh_resource_Interrupt_status	inc/hw_common_reg.h	/^#define COMMON_REG_O_NWP_sh_resource_Interrupt_status /;"	d
COMMON_REG_O_NW_INT_ACK	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_ACK /;"	d
COMMON_REG_O_NW_INT_MASK	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_MASK /;"	d
COMMON_REG_O_NW_INT_MASK_CLR	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_MASK_CLR /;"	d
COMMON_REG_O_NW_INT_MASK_SET	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_MASK_SET /;"	d
COMMON_REG_O_NW_INT_STS_CLR	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_STS_CLR /;"	d
COMMON_REG_O_NW_INT_STS_MASKED	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_STS_MASKED /;"	d
COMMON_REG_O_NW_INT_STS_RAW	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_STS_RAW /;"	d
COMMON_REG_O_NW_INT_TRIG	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_INT_TRIG /;"	d
COMMON_REG_O_NW_SEMAPPHORE_PEND	inc/hw_common_reg.h	/^#define COMMON_REG_O_NW_SEMAPPHORE_PEND /;"	d
COMMON_REG_O_SEMAPHORE_PREV_OWNER1	inc/hw_common_reg.h	/^#define COMMON_REG_O_SEMAPHORE_PREV_OWNER1 /;"	d
COMMON_REG_O_SEMAPHORE_PREV_OWNER2	inc/hw_common_reg.h	/^#define COMMON_REG_O_SEMAPHORE_PREV_OWNER2 /;"	d
COMMON_REG_O_SEMAPHORE_STATUS	inc/hw_common_reg.h	/^#define COMMON_REG_O_SEMAPHORE_STATUS /;"	d
COMMON_REG_O_SEMAPHORE_STATUS2	inc/hw_common_reg.h	/^#define COMMON_REG_O_SEMAPHORE_STATUS2 /;"	d
COMMON_REG_O_SPI_Properties_Register	inc/hw_common_reg.h	/^#define COMMON_REG_O_SPI_Properties_Register /;"	d
COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_M	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_M /;"	d
COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_S	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_PREV_OWNER1_SEMAPHORE_PREV_OWNER1_S /;"	d
COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_M	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_M /;"	d
COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_S	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_PREV_OWNER2_SEMAPHORE_PREV_OWNER2_S /;"	d
COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_M	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_M /;"	d
COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_S	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_STATUS2_SEMPAPHORE_STATUS2_S /;"	d
COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_M	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_M /;"	d
COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_S	inc/hw_common_reg.h	/^#define COMMON_REG_SEMAPHORE_STATUS_SEMAPHORE_STATUS_S /;"	d
COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_M	inc/hw_common_reg.h	/^#define COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_M /;"	d
COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_S	inc/hw_common_reg.h	/^#define COMMON_REG_SPI_Properties_Register_SPI_Properties_Register_S /;"	d
CPUbasepriGet	driverlib/cpu.c	/^CPUbasepriGet(void)$/;"	f
CPUbasepriSet	driverlib/cpu.c	/^CPUbasepriSet(unsigned long ulNewBasepri)$/;"	f
CPUcpsid	driverlib/cpu.c	/^CPUcpsid(void)$/;"	f
CPUcpsie	driverlib/cpu.c	/^CPUcpsie(void)$/;"	f
CPUprimask	driverlib/cpu.c	/^CPUprimask(void)$/;"	f
CPUwfi	driverlib/cpu.c	/^CPUwfi(void)$/;"	f
CRCConfigSet	driverlib/crc.c	/^CRCConfigSet(uint32_t ui32Base, uint32_t ui32CRCConfig)$/;"	f
CRCDataProcess	driverlib/crc.c	/^CRCDataProcess(uint32_t ui32Base, void *puiDataIn,$/;"	f
CRCDataWrite	driverlib/crc.c	/^CRCDataWrite(uint32_t ui32Base, uint32_t ui32Data)$/;"	f
CRCResultRead	driverlib/crc.c	/^CRCResultRead(uint32_t ui32Base)$/;"	f
CRCSeedSet	driverlib/crc.c	/^CRCSeedSet(uint32_t ui32Base, uint32_t ui32Seed)$/;"	f
CRC_CFG_ENDIAN_SBHW	driverlib/crc.h	/^#define CRC_CFG_ENDIAN_SBHW /;"	d
CRC_CFG_ENDIAN_SHW	driverlib/crc.h	/^#define CRC_CFG_ENDIAN_SHW /;"	d
CRC_CFG_IBR	driverlib/crc.h	/^#define CRC_CFG_IBR /;"	d
CRC_CFG_INIT_0	driverlib/crc.h	/^#define CRC_CFG_INIT_0 /;"	d
CRC_CFG_INIT_1	driverlib/crc.h	/^#define CRC_CFG_INIT_1 /;"	d
CRC_CFG_INIT_SEED	driverlib/crc.h	/^#define CRC_CFG_INIT_SEED /;"	d
CRC_CFG_OBR	driverlib/crc.h	/^#define CRC_CFG_OBR /;"	d
CRC_CFG_RESINV	driverlib/crc.h	/^#define CRC_CFG_RESINV /;"	d
CRC_CFG_SIZE_32BIT	driverlib/crc.h	/^#define CRC_CFG_SIZE_32BIT /;"	d
CRC_CFG_SIZE_8BIT	driverlib/crc.h	/^#define CRC_CFG_SIZE_8BIT /;"	d
CRC_CFG_TYPE_P1021	driverlib/crc.h	/^#define CRC_CFG_TYPE_P1021 /;"	d
CRC_CFG_TYPE_P1EDC6F41	driverlib/crc.h	/^#define CRC_CFG_TYPE_P1EDC6F41 /;"	d
CRC_CFG_TYPE_P4C11DB7	driverlib/crc.h	/^#define CRC_CFG_TYPE_P4C11DB7 /;"	d
CRC_CFG_TYPE_P8005	driverlib/crc.h	/^#define CRC_CFG_TYPE_P8005 /;"	d
CRC_CFG_TYPE_TCPCHKSUM	driverlib/crc.h	/^#define CRC_CFG_TYPE_TCPCHKSUM /;"	d
CTLW_INCL_NITEM_MODE	driverlib/dma_hal.c	/^#define CTLW_INCL_NITEM_MODE(/;"	d	file:
CTL_TBL_SIZE	udma_if.c	/^#define CTL_TBL_SIZE /;"	d	file:
CTL_TBL_SIZE	udma_if.h	/^#define CTL_TBL_SIZE	/;"	d
CYCLES_U16MS	driverlib/rtc_hal.c	/^#define CYCLES_U16MS(/;"	d	file:
CameraBufferRead	driverlib/camera.c	/^void CameraBufferRead(unsigned long ulBase, unsigned long *pBuffer,$/;"	f
CameraCaptureStart	driverlib/camera.c	/^void CameraCaptureStart(unsigned long ulBase)$/;"	f
CameraCaptureStop	driverlib/camera.c	/^void CameraCaptureStop(unsigned long ulBase, tBoolean bImmediate)$/;"	f
CameraDMADisable	driverlib/camera.c	/^void CameraDMADisable(unsigned long ulBase)$/;"	f
CameraDMAEnable	driverlib/camera.c	/^void CameraDMAEnable(unsigned long ulBase)$/;"	f
CameraIntClear	driverlib/camera.c	/^void CameraIntClear(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
CameraIntDisable	driverlib/camera.c	/^void CameraIntDisable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
CameraIntEnable	driverlib/camera.c	/^void CameraIntEnable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
CameraIntRegister	driverlib/camera.c	/^void CameraIntRegister(unsigned long ulBase, void (*pfnHandler)(void))$/;"	f
CameraIntStatus	driverlib/camera.c	/^unsigned long CameraIntStatus(unsigned long ulBase)$/;"	f
CameraIntUnregister	driverlib/camera.c	/^void CameraIntUnregister(unsigned long ulBase)$/;"	f
CameraParamsConfig	driverlib/camera.c	/^void CameraParamsConfig(unsigned long ulBase, unsigned long ulHSPol,$/;"	f
CameraReset	driverlib/camera.c	/^void CameraReset(unsigned long ulBase)$/;"	f
CameraThresholdSet	driverlib/camera.c	/^void CameraThresholdSet(unsigned long ulBase, unsigned long ulThreshold)$/;"	f
CameraXClkConfig	driverlib/camera.c	/^void CameraXClkConfig(unsigned long ulBase, unsigned long ulCamClkIn,$/;"	f
CameraXClkSet	driverlib/camera.c	/^void CameraXClkSet(unsigned long ulBase, unsigned char bXClkFlags)$/;"	f
Character_h	WCharacter.h	/^#define Character_h$/;"	d
Client	Client.h	/^class Client : public Stream {$/;"	c
DEC	Print.h	/^#define DEC /;"	d
DEF_HWT64_OPS	driverlib/rtc_hal.c	/^DEF_HWT64_OPS(hwt64_create_alarm,  hwt64_update_alarm,  hwt64_clear_alarm, $/;"	f
DEG_TO_RAD	Energia.h	/^#define DEG_TO_RAD /;"	d
DESConfigSet	driverlib/des.c	/^DESConfigSet(uint32_t ui32Base, uint32_t ui32Config)$/;"	f
DESDMADisable	driverlib/des.c	/^DESDMADisable(uint32_t ui32Base, uint32_t ui32Flags)$/;"	f
DESDMAEnable	driverlib/des.c	/^DESDMAEnable(uint32_t ui32Base, uint32_t ui32Flags)$/;"	f
DESDataLengthSet	driverlib/des.c	/^DESDataLengthSet(uint32_t ui32Base, uint32_t ui32Length)$/;"	f
DESDataProcess	driverlib/des.c	/^DESDataProcess(uint32_t ui32Base, uint8_t *pui8Src, uint8_t *pui8Dest,$/;"	f
DESDataRead	driverlib/des.c	/^DESDataRead(uint32_t ui32Base, uint8_t *pui8Dest, uint8_t ui8Length)$/;"	f
DESDataReadNonBlocking	driverlib/des.c	/^DESDataReadNonBlocking(uint32_t ui32Base, uint8_t *pui8Dest, uint8_t ui8Length)$/;"	f
DESDataWrite	driverlib/des.c	/^DESDataWrite(uint32_t ui32Base, uint8_t *pui8Src, uint8_t ui8Length)$/;"	f
DESDataWriteNonBlocking	driverlib/des.c	/^DESDataWriteNonBlocking(uint32_t ui32Base, uint8_t *pui8Src, uint8_t ui8Length)$/;"	f
DESIVSet	driverlib/des.c	/^DESIVSet(uint32_t ui32Base, uint8_t *pui8IVdata)$/;"	f
DESIntClear	driverlib/des.c	/^DESIntClear(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
DESIntDisable	driverlib/des.c	/^DESIntDisable(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
DESIntEnable	driverlib/des.c	/^DESIntEnable(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
DESIntRegister	driverlib/des.c	/^DESIntRegister(uint32_t ui32Base, void(*pfnHandler)(void))$/;"	f
DESIntStatus	driverlib/des.c	/^DESIntStatus(uint32_t ui32Base, bool bMasked)$/;"	f
DESIntUnregister	driverlib/des.c	/^DESIntUnregister(uint32_t ui32Base)$/;"	f
DESKeySet	driverlib/des.c	/^DESKeySet(uint32_t ui32Base, uint8_t *pui8Key)$/;"	f
DES_BASE	inc/hw_memmap.h	/^#define DES_BASE /;"	d
DES_CFG_DIR_DECRYPT	driverlib/des.h	/^#define DES_CFG_DIR_DECRYPT /;"	d
DES_CFG_DIR_ENCRYPT	driverlib/des.h	/^#define DES_CFG_DIR_ENCRYPT /;"	d
DES_CFG_MODE_CBC	driverlib/des.h	/^#define DES_CFG_MODE_CBC /;"	d
DES_CFG_MODE_CFB	driverlib/des.h	/^#define DES_CFG_MODE_CFB /;"	d
DES_CFG_MODE_ECB	driverlib/des.h	/^#define DES_CFG_MODE_ECB /;"	d
DES_CFG_SINGLE	driverlib/des.h	/^#define DES_CFG_SINGLE /;"	d
DES_CFG_TRIPLE	driverlib/des.h	/^#define DES_CFG_TRIPLE /;"	d
DES_CTRL_CONTEXT	inc/hw_des.h	/^#define DES_CTRL_CONTEXT /;"	d
DES_CTRL_DIRECTION	inc/hw_des.h	/^#define DES_CTRL_DIRECTION /;"	d
DES_CTRL_INPUT_READY	inc/hw_des.h	/^#define DES_CTRL_INPUT_READY /;"	d
DES_CTRL_MODE_M	inc/hw_des.h	/^#define DES_CTRL_MODE_M /;"	d
DES_CTRL_MODE_S	inc/hw_des.h	/^#define DES_CTRL_MODE_S /;"	d
DES_CTRL_OUTPUT_READY	inc/hw_des.h	/^#define DES_CTRL_OUTPUT_READY /;"	d
DES_CTRL_TDES	inc/hw_des.h	/^#define DES_CTRL_TDES /;"	d
DES_DATA_H_DATA_H_M	inc/hw_des.h	/^#define DES_DATA_H_DATA_H_M /;"	d
DES_DATA_H_DATA_H_S	inc/hw_des.h	/^#define DES_DATA_H_DATA_H_S /;"	d
DES_DATA_L_DATA_L_M	inc/hw_des.h	/^#define DES_DATA_L_DATA_L_M /;"	d
DES_DATA_L_DATA_L_S	inc/hw_des.h	/^#define DES_DATA_L_DATA_L_S /;"	d
DES_DMA_CONTEXT_IN	driverlib/des.h	/^#define DES_DMA_CONTEXT_IN /;"	d
DES_DMA_DATA_IN	driverlib/des.h	/^#define DES_DMA_DATA_IN /;"	d
DES_DMA_DATA_OUT	driverlib/des.h	/^#define DES_DMA_DATA_OUT /;"	d
DES_INT_CONTEXT_IN	driverlib/des.h	/^#define DES_INT_CONTEXT_IN /;"	d
DES_INT_DATA_IN	driverlib/des.h	/^#define DES_INT_DATA_IN /;"	d
DES_INT_DATA_OUT	driverlib/des.h	/^#define DES_INT_DATA_OUT /;"	d
DES_INT_DMA_CONTEXT_IN	driverlib/des.h	/^#define DES_INT_DMA_CONTEXT_IN /;"	d
DES_INT_DMA_DATA_IN	driverlib/des.h	/^#define DES_INT_DMA_DATA_IN /;"	d
DES_INT_DMA_DATA_OUT	driverlib/des.h	/^#define DES_INT_DMA_DATA_OUT /;"	d
DES_IRQENABLE_M_CONTEX_IN	inc/hw_des.h	/^#define DES_IRQENABLE_M_CONTEX_IN /;"	d
DES_IRQENABLE_M_DATA_IN	inc/hw_des.h	/^#define DES_IRQENABLE_M_DATA_IN /;"	d
DES_IRQENABLE_M_DATA_OUT	inc/hw_des.h	/^#define DES_IRQENABLE_M_DATA_OUT /;"	d
DES_IRQSTATUS_CONTEX_IN	inc/hw_des.h	/^#define DES_IRQSTATUS_CONTEX_IN /;"	d
DES_IRQSTATUS_DATA_IN	inc/hw_des.h	/^#define DES_IRQSTATUS_DATA_IN /;"	d
DES_IRQSTATUS_DATA_OUT	inc/hw_des.h	/^#define DES_IRQSTATUS_DATA_OUT /;"	d
DES_IV_H_IV_H_M	inc/hw_des.h	/^#define DES_IV_H_IV_H_M /;"	d
DES_IV_H_IV_H_S	inc/hw_des.h	/^#define DES_IV_H_IV_H_S /;"	d
DES_IV_L_IV_L_M	inc/hw_des.h	/^#define DES_IV_L_IV_L_M /;"	d
DES_IV_L_IV_L_S	inc/hw_des.h	/^#define DES_IV_L_IV_L_S /;"	d
DES_KEY1_H_KEY1_H_M	inc/hw_des.h	/^#define DES_KEY1_H_KEY1_H_M /;"	d
DES_KEY1_H_KEY1_H_S	inc/hw_des.h	/^#define DES_KEY1_H_KEY1_H_S /;"	d
DES_KEY1_L_KEY1_L_M	inc/hw_des.h	/^#define DES_KEY1_L_KEY1_L_M /;"	d
DES_KEY1_L_KEY1_L_S	inc/hw_des.h	/^#define DES_KEY1_L_KEY1_L_S /;"	d
DES_KEY2_H_KEY2_H_M	inc/hw_des.h	/^#define DES_KEY2_H_KEY2_H_M /;"	d
DES_KEY2_H_KEY2_H_S	inc/hw_des.h	/^#define DES_KEY2_H_KEY2_H_S /;"	d
DES_KEY2_L_KEY2_L_M	inc/hw_des.h	/^#define DES_KEY2_L_KEY2_L_M /;"	d
DES_KEY2_L_KEY2_L_S	inc/hw_des.h	/^#define DES_KEY2_L_KEY2_L_S /;"	d
DES_KEY3_H_KEY3_H_M	inc/hw_des.h	/^#define DES_KEY3_H_KEY3_H_M /;"	d
DES_KEY3_H_KEY3_H_S	inc/hw_des.h	/^#define DES_KEY3_H_KEY3_H_S /;"	d
DES_KEY3_L_KEY3_L_M	inc/hw_des.h	/^#define DES_KEY3_L_KEY3_L_M /;"	d
DES_KEY3_L_KEY3_L_S	inc/hw_des.h	/^#define DES_KEY3_L_KEY3_L_S /;"	d
DES_LENGTH_LENGTH_M	inc/hw_des.h	/^#define DES_LENGTH_LENGTH_M /;"	d
DES_LENGTH_LENGTH_S	inc/hw_des.h	/^#define DES_LENGTH_LENGTH_S /;"	d
DES_O_CTRL	inc/hw_des.h	/^#define DES_O_CTRL /;"	d
DES_O_DATA_H	inc/hw_des.h	/^#define DES_O_DATA_H /;"	d
DES_O_DATA_L	inc/hw_des.h	/^#define DES_O_DATA_L /;"	d
DES_O_IRQENABLE	inc/hw_des.h	/^#define DES_O_IRQENABLE /;"	d
DES_O_IRQSTATUS	inc/hw_des.h	/^#define DES_O_IRQSTATUS /;"	d
DES_O_IV_H	inc/hw_des.h	/^#define DES_O_IV_H /;"	d
DES_O_IV_L	inc/hw_des.h	/^#define DES_O_IV_L /;"	d
DES_O_KEY1_H	inc/hw_des.h	/^#define DES_O_KEY1_H /;"	d
DES_O_KEY1_L	inc/hw_des.h	/^#define DES_O_KEY1_L /;"	d
DES_O_KEY2_H	inc/hw_des.h	/^#define DES_O_KEY2_H /;"	d
DES_O_KEY2_L	inc/hw_des.h	/^#define DES_O_KEY2_L /;"	d
DES_O_KEY3_H	inc/hw_des.h	/^#define DES_O_KEY3_H /;"	d
DES_O_KEY3_L	inc/hw_des.h	/^#define DES_O_KEY3_L /;"	d
DES_O_LENGTH	inc/hw_des.h	/^#define DES_O_LENGTH /;"	d
DES_O_REVISION	inc/hw_des.h	/^#define DES_O_REVISION /;"	d
DES_O_SYSCONFIG	inc/hw_des.h	/^#define DES_O_SYSCONFIG /;"	d
DES_O_SYSSTATUS	inc/hw_des.h	/^#define DES_O_SYSSTATUS /;"	d
DES_REVISION_CUSTOM_M	inc/hw_des.h	/^#define DES_REVISION_CUSTOM_M /;"	d
DES_REVISION_CUSTOM_S	inc/hw_des.h	/^#define DES_REVISION_CUSTOM_S /;"	d
DES_REVISION_FUNC_M	inc/hw_des.h	/^#define DES_REVISION_FUNC_M /;"	d
DES_REVISION_FUNC_S	inc/hw_des.h	/^#define DES_REVISION_FUNC_S /;"	d
DES_REVISION_R_RTL_M	inc/hw_des.h	/^#define DES_REVISION_R_RTL_M /;"	d
DES_REVISION_R_RTL_S	inc/hw_des.h	/^#define DES_REVISION_R_RTL_S /;"	d
DES_REVISION_SCHEME_M	inc/hw_des.h	/^#define DES_REVISION_SCHEME_M /;"	d
DES_REVISION_SCHEME_S	inc/hw_des.h	/^#define DES_REVISION_SCHEME_S /;"	d
DES_REVISION_X_MAJOR_M	inc/hw_des.h	/^#define DES_REVISION_X_MAJOR_M /;"	d
DES_REVISION_X_MAJOR_S	inc/hw_des.h	/^#define DES_REVISION_X_MAJOR_S /;"	d
DES_REVISION_Y_MINOR_M	inc/hw_des.h	/^#define DES_REVISION_Y_MINOR_M /;"	d
DES_REVISION_Y_MINOR_S	inc/hw_des.h	/^#define DES_REVISION_Y_MINOR_S /;"	d
DES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN	inc/hw_des.h	/^#define DES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN /;"	d
DES_SYSCONFIG_DMA_REQ_DATA_IN_EN	inc/hw_des.h	/^#define DES_SYSCONFIG_DMA_REQ_DATA_IN_EN /;"	d
DES_SYSCONFIG_DMA_REQ_DATA_OUT_EN	inc/hw_des.h	/^#define DES_SYSCONFIG_DMA_REQ_DATA_OUT_EN /;"	d
DES_SYSSTATUS_RESETDONE	inc/hw_des.h	/^#define DES_SYSSTATUS_RESETDONE /;"	d
DMASetupTransfer	udma_if.c	/^void DMASetupTransfer(unsigned long ulChannel, unsigned long ulMode,$/;"	f
DMA_ARBT_CATVAL_BITMAP	driverlib/dma_hal.c	/^#define DMA_ARBT_CATVAL_BITMAP(/;"	d	file:
DMA_AUTO_MODE	driverlib/dma_hal.h	/^        DMA_AUTO_MODE,   \/* Auto  Mode *\/$/;"	e	enum:dma_mode
DMA_BASIC_REQ	driverlib/dma_hal.h	/^        DMA_BASIC_REQ,   \/* Basic Mode *\/$/;"	e	enum:dma_mode
DMA_CHAN_SELECT	driverlib/dma_hal.c	/^#define DMA_CHAN_SELECT(/;"	d	file:
DMA_INCR_08_BITS	driverlib/dma_hal.h	/^        DMA_INCR_08_BITS,$/;"	e	enum:dma_incr
DMA_INCR_16_BITS	driverlib/dma_hal.h	/^        DMA_INCR_16_BITS,$/;"	e	enum:dma_incr
DMA_INCR_32_BITS	driverlib/dma_hal.h	/^        DMA_INCR_32_BITS,$/;"	e	enum:dma_incr
DMA_INCR_NO_INCR	driverlib/dma_hal.h	/^        DMA_INCR_NO_INCR$/;"	e	enum:dma_incr
DMA_INC_CATVAL_BITMAP	driverlib/dma_hal.c	/^#define DMA_INC_CATVAL_BITMAP(/;"	d	file:
DMA_MEMORY_SG	driverlib/dma_hal.h	/^        DMA_MEMORY_SG,   \/* Scatter Gather *\/$/;"	e	enum:dma_mode
DMA_PERIPH_SG	driverlib/dma_hal.h	/^        DMA_PERIPH_SG    \/* Scatter-Gather *\/$/;"	e	enum:dma_mode
DMA_PING_PONG	driverlib/dma_hal.h	/^        DMA_PING_PONG,   \/* Ping  Pong *\/$/;"	e	enum:dma_mode
DMA_SUBMIT_ENDP	driverlib/dma_hal.c	/^#define DMA_SUBMIT_ENDP(/;"	d	file:
DMA_TYPE_08_BITS	driverlib/dma_hal.h	/^        DMA_TYPE_08_BITS,$/;"	e	enum:dma_type
DMA_TYPE_16_BITS	driverlib/dma_hal.h	/^        DMA_TYPE_16_BITS,$/;"	e	enum:dma_type
DMA_TYPE_32_BITS	driverlib/dma_hal.h	/^        DMA_TYPE_32_BITS$/;"	e	enum:dma_type
DMA_USER_CAM_PORT	driverlib/dma_hal.h	/^#define DMA_USER_CAM_PORT /;"	d
DMA_USER_GPIO_A	driverlib/dma_hal.h	/^#define DMA_USER_GPIO_A /;"	d
DMA_USER_GPIO_B	driverlib/dma_hal.h	/^#define DMA_USER_GPIO_B /;"	d
DMA_USER_GPIO_C	driverlib/dma_hal.h	/^#define DMA_USER_GPIO_C /;"	d
DMA_USER_GPIO_D	driverlib/dma_hal.h	/^#define DMA_USER_GPIO_D /;"	d
DMA_USER_I2C0_RX	driverlib/dma_hal.h	/^#define DMA_USER_I2C0_RX /;"	d
DMA_USER_I2C0_TX	driverlib/dma_hal.h	/^#define DMA_USER_I2C0_TX /;"	d
DMA_USER_MASP0_RX	driverlib/dma_hal.h	/^#define DMA_USER_MASP0_RX /;"	d
DMA_USER_MASP0_TX	driverlib/dma_hal.h	/^#define DMA_USER_MASP0_TX /;"	d
DMA_USER_MASP1_RX	driverlib/dma_hal.h	/^#define DMA_USER_MASP1_RX /;"	d
DMA_USER_MASP1_TX	driverlib/dma_hal.h	/^#define DMA_USER_MASP1_TX /;"	d
DMA_USER_MASP2_RX	driverlib/dma_hal.h	/^#define DMA_USER_MASP2_RX /;"	d
DMA_USER_MASP2_TX	driverlib/dma_hal.h	/^#define DMA_USER_MASP2_TX /;"	d
DMA_USER_MOD_ADC0	driverlib/dma_hal.h	/^#define DMA_USER_MOD_ADC0 /;"	d
DMA_USER_MOD_ADC2	driverlib/dma_hal.h	/^#define DMA_USER_MOD_ADC2 /;"	d
DMA_USER_MOD_ADC4	driverlib/dma_hal.h	/^#define DMA_USER_MOD_ADC4 /;"	d
DMA_USER_MOD_ADC6	driverlib/dma_hal.h	/^#define DMA_USER_MOD_ADC6 /;"	d
DMA_USER_MOD_NONE	driverlib/dma_hal.h	/^#define DMA_USER_MOD_NONE /;"	d
DMA_USER_SPI0_RX	driverlib/dma_hal.h	/^#define DMA_USER_SPI0_RX /;"	d
DMA_USER_SPI0_TX	driverlib/dma_hal.h	/^#define DMA_USER_SPI0_TX /;"	d
DMA_USER_SPI1_RX	driverlib/dma_hal.h	/^#define DMA_USER_SPI1_RX /;"	d
DMA_USER_SPI1_TX	driverlib/dma_hal.h	/^#define DMA_USER_SPI1_TX /;"	d
DMA_USER_SPI2_RX	driverlib/dma_hal.h	/^#define DMA_USER_SPI2_RX /;"	d
DMA_USER_SPI2_TX	driverlib/dma_hal.h	/^#define DMA_USER_SPI2_TX /;"	d
DMA_USER_SW_PROG	driverlib/dma_hal.h	/^#define DMA_USER_SW_PROG /;"	d
DMA_USER_TIMER0_A	driverlib/dma_hal.h	/^#define DMA_USER_TIMER0_A /;"	d
DMA_USER_TIMER0_B	driverlib/dma_hal.h	/^#define DMA_USER_TIMER0_B /;"	d
DMA_USER_TIMER1_A	driverlib/dma_hal.h	/^#define DMA_USER_TIMER1_A /;"	d
DMA_USER_TIMER1_B	driverlib/dma_hal.h	/^#define DMA_USER_TIMER1_B /;"	d
DMA_USER_TIMER2_A	driverlib/dma_hal.h	/^#define DMA_USER_TIMER2_A /;"	d
DMA_USER_TIMER2_B	driverlib/dma_hal.h	/^#define DMA_USER_TIMER2_B /;"	d
DMA_USER_TIMER3_A	driverlib/dma_hal.h	/^#define DMA_USER_TIMER3_A /;"	d
DMA_USER_TIMER3_B	driverlib/dma_hal.h	/^#define DMA_USER_TIMER3_B /;"	d
DMA_USER_UART0_RX	driverlib/dma_hal.h	/^#define DMA_USER_UART0_RX /;"	d
DMA_USER_UART0_TX	driverlib/dma_hal.h	/^#define DMA_USER_UART0_TX /;"	d
DMA_USER_UART1_RX	driverlib/dma_hal.h	/^#define DMA_USER_UART1_RX /;"	d
DMA_USER_UART1_TX	driverlib/dma_hal.h	/^#define DMA_USER_UART1_TX /;"	d
DRIVERLIB_MAJOR_VERSION_NUM	driverlib/version.h	/^#define DRIVERLIB_MAJOR_VERSION_NUM /;"	d
DRIVERLIB_MINOR_VERSION_NUM	driverlib/version.h	/^#define DRIVERLIB_MINOR_VERSION_NUM /;"	d
DRIVERLIB_RELEASE_DAY	driverlib/version.h	/^#define DRIVERLIB_RELEASE_DAY /;"	d
DRIVERLIB_RELEASE_MONTH	driverlib/version.h	/^#define DRIVERLIB_RELEASE_MONTH /;"	d
DRIVERLIB_RELEASE_YEAR	driverlib/version.h	/^#define DRIVERLIB_RELEASE_YEAR /;"	d
DRIVERLIB_SUBMINOR_VERSION_NUM	driverlib/version.h	/^#define DRIVERLIB_SUBMINOR_VERSION_NUM /;"	d
DTHE_AES_ICIS_CIN	inc/hw_dthe.h	/^#define DTHE_AES_ICIS_CIN /;"	d
DTHE_AES_ICIS_COUT	inc/hw_dthe.h	/^#define DTHE_AES_ICIS_COUT /;"	d
DTHE_AES_ICIS_DIN	inc/hw_dthe.h	/^#define DTHE_AES_ICIS_DIN /;"	d
DTHE_AES_ICIS_DOUT	inc/hw_dthe.h	/^#define DTHE_AES_ICIS_DOUT /;"	d
DTHE_AES_IMIS_CIN	inc/hw_dthe.h	/^#define DTHE_AES_IMIS_CIN /;"	d
DTHE_AES_IMIS_COUT	inc/hw_dthe.h	/^#define DTHE_AES_IMIS_COUT /;"	d
DTHE_AES_IMIS_DIN	inc/hw_dthe.h	/^#define DTHE_AES_IMIS_DIN /;"	d
DTHE_AES_IMIS_DOUT	inc/hw_dthe.h	/^#define DTHE_AES_IMIS_DOUT /;"	d
DTHE_AES_IMST_CIN	inc/hw_dthe.h	/^#define DTHE_AES_IMST_CIN /;"	d
DTHE_AES_IMST_COUT	inc/hw_dthe.h	/^#define DTHE_AES_IMST_COUT /;"	d
DTHE_AES_IMST_DIN	inc/hw_dthe.h	/^#define DTHE_AES_IMST_DIN /;"	d
DTHE_AES_IMST_DOUT	inc/hw_dthe.h	/^#define DTHE_AES_IMST_DOUT /;"	d
DTHE_AES_IRIS_CIN	inc/hw_dthe.h	/^#define DTHE_AES_IRIS_CIN /;"	d
DTHE_AES_IRIS_COUT	inc/hw_dthe.h	/^#define DTHE_AES_IRIS_COUT /;"	d
DTHE_AES_IRIS_DIN	inc/hw_dthe.h	/^#define DTHE_AES_IRIS_DIN /;"	d
DTHE_AES_IRIS_DOUT	inc/hw_dthe.h	/^#define DTHE_AES_IRIS_DOUT /;"	d
DTHE_BASE	inc/hw_memmap.h	/^#define DTHE_BASE /;"	d
DTHE_CRC_CTRL_ENDIAN_M	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_ENDIAN_M /;"	d
DTHE_CRC_CTRL_ENDIAN_S	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_ENDIAN_S /;"	d
DTHE_CRC_CTRL_IBR	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_IBR /;"	d
DTHE_CRC_CTRL_INIT_M	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_INIT_M /;"	d
DTHE_CRC_CTRL_INIT_S	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_INIT_S /;"	d
DTHE_CRC_CTRL_OBR	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_OBR /;"	d
DTHE_CRC_CTRL_OINV	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_OINV /;"	d
DTHE_CRC_CTRL_SIZE	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_SIZE /;"	d
DTHE_CRC_CTRL_TYPE_M	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_TYPE_M /;"	d
DTHE_CRC_CTRL_TYPE_S	inc/hw_dthe.h	/^#define DTHE_CRC_CTRL_TYPE_S /;"	d
DTHE_CRC_DIN_DATA_IN_M	inc/hw_dthe.h	/^#define DTHE_CRC_DIN_DATA_IN_M /;"	d
DTHE_CRC_DIN_DATA_IN_S	inc/hw_dthe.h	/^#define DTHE_CRC_DIN_DATA_IN_S /;"	d
DTHE_CRC_RSLT_PP_RSLT_PP_M	inc/hw_dthe.h	/^#define DTHE_CRC_RSLT_PP_RSLT_PP_M /;"	d
DTHE_CRC_RSLT_PP_RSLT_PP_S	inc/hw_dthe.h	/^#define DTHE_CRC_RSLT_PP_RSLT_PP_S /;"	d
DTHE_CRC_SEED_SEED_M	inc/hw_dthe.h	/^#define DTHE_CRC_SEED_SEED_M /;"	d
DTHE_CRC_SEED_SEED_S	inc/hw_dthe.h	/^#define DTHE_CRC_SEED_SEED_S /;"	d
DTHE_DES_ICIS_CIN	inc/hw_dthe.h	/^#define DTHE_DES_ICIS_CIN /;"	d
DTHE_DES_ICIS_DIN	inc/hw_dthe.h	/^#define DTHE_DES_ICIS_DIN /;"	d
DTHE_DES_ICIS_DOUT	inc/hw_dthe.h	/^#define DTHE_DES_ICIS_DOUT /;"	d
DTHE_DES_IMIS_CIN	inc/hw_dthe.h	/^#define DTHE_DES_IMIS_CIN /;"	d
DTHE_DES_IMIS_DIN	inc/hw_dthe.h	/^#define DTHE_DES_IMIS_DIN /;"	d
DTHE_DES_IMIS_DOUT	inc/hw_dthe.h	/^#define DTHE_DES_IMIS_DOUT /;"	d
DTHE_DES_IMST_CIN	inc/hw_dthe.h	/^#define DTHE_DES_IMST_CIN /;"	d
DTHE_DES_IMST_DIN	inc/hw_dthe.h	/^#define DTHE_DES_IMST_DIN /;"	d
DTHE_DES_IMST_DOUT	inc/hw_dthe.h	/^#define DTHE_DES_IMST_DOUT /;"	d
DTHE_DES_IRIS_CIN	inc/hw_dthe.h	/^#define DTHE_DES_IRIS_CIN /;"	d
DTHE_DES_IRIS_DIN	inc/hw_dthe.h	/^#define DTHE_DES_IRIS_DIN /;"	d
DTHE_DES_IRIS_DOUT	inc/hw_dthe.h	/^#define DTHE_DES_IRIS_DOUT /;"	d
DTHE_EIP_CGCFG_EIP16_CFG	inc/hw_dthe.h	/^#define DTHE_EIP_CGCFG_EIP16_CFG /;"	d
DTHE_EIP_CGCFG_EIP29_CFG	inc/hw_dthe.h	/^#define DTHE_EIP_CGCFG_EIP29_CFG /;"	d
DTHE_EIP_CGCFG_EIP36_CFG	inc/hw_dthe.h	/^#define DTHE_EIP_CGCFG_EIP36_CFG /;"	d
DTHE_EIP_CGCFG_EIP57_CFG	inc/hw_dthe.h	/^#define DTHE_EIP_CGCFG_EIP57_CFG /;"	d
DTHE_EIP_CGCFG_EIP75_CFG	inc/hw_dthe.h	/^#define DTHE_EIP_CGCFG_EIP75_CFG /;"	d
DTHE_EIP_CGREQ_EIP16_REQ	inc/hw_dthe.h	/^#define DTHE_EIP_CGREQ_EIP16_REQ /;"	d
DTHE_EIP_CGREQ_EIP29_REQ	inc/hw_dthe.h	/^#define DTHE_EIP_CGREQ_EIP29_REQ /;"	d
DTHE_EIP_CGREQ_EIP36_REQ	inc/hw_dthe.h	/^#define DTHE_EIP_CGREQ_EIP36_REQ /;"	d
DTHE_EIP_CGREQ_EIP57_REQ	inc/hw_dthe.h	/^#define DTHE_EIP_CGREQ_EIP57_REQ /;"	d
DTHE_EIP_CGREQ_EIP75_REQ	inc/hw_dthe.h	/^#define DTHE_EIP_CGREQ_EIP75_REQ /;"	d
DTHE_EIP_CGREQ_Key_M	inc/hw_dthe.h	/^#define DTHE_EIP_CGREQ_Key_M /;"	d
DTHE_EIP_CGREQ_Key_S	inc/hw_dthe.h	/^#define DTHE_EIP_CGREQ_Key_S /;"	d
DTHE_O_AES_IC	inc/hw_dthe.h	/^#define DTHE_O_AES_IC /;"	d
DTHE_O_AES_IM	inc/hw_dthe.h	/^#define DTHE_O_AES_IM /;"	d
DTHE_O_AES_MIS	inc/hw_dthe.h	/^#define DTHE_O_AES_MIS /;"	d
DTHE_O_AES_RIS	inc/hw_dthe.h	/^#define DTHE_O_AES_RIS /;"	d
DTHE_O_CRC_CTRL	inc/hw_dthe.h	/^#define DTHE_O_CRC_CTRL /;"	d
DTHE_O_CRC_DIN	inc/hw_dthe.h	/^#define DTHE_O_CRC_DIN /;"	d
DTHE_O_CRC_RSLT_PP	inc/hw_dthe.h	/^#define DTHE_O_CRC_RSLT_PP /;"	d
DTHE_O_CRC_SEED	inc/hw_dthe.h	/^#define DTHE_O_CRC_SEED /;"	d
DTHE_O_DES_IC	inc/hw_dthe.h	/^#define DTHE_O_DES_IC /;"	d
DTHE_O_DES_IM	inc/hw_dthe.h	/^#define DTHE_O_DES_IM /;"	d
DTHE_O_DES_MIS	inc/hw_dthe.h	/^#define DTHE_O_DES_MIS /;"	d
DTHE_O_DES_RIS	inc/hw_dthe.h	/^#define DTHE_O_DES_RIS /;"	d
DTHE_O_EIP_CGCFG	inc/hw_dthe.h	/^#define DTHE_O_EIP_CGCFG /;"	d
DTHE_O_EIP_CGREQ	inc/hw_dthe.h	/^#define DTHE_O_EIP_CGREQ /;"	d
DTHE_O_RAND_KEY0	inc/hw_dthe.h	/^#define DTHE_O_RAND_KEY0 /;"	d
DTHE_O_RAND_KEY1	inc/hw_dthe.h	/^#define DTHE_O_RAND_KEY1 /;"	d
DTHE_O_RAND_KEY2	inc/hw_dthe.h	/^#define DTHE_O_RAND_KEY2 /;"	d
DTHE_O_RAND_KEY3	inc/hw_dthe.h	/^#define DTHE_O_RAND_KEY3 /;"	d
DTHE_O_SHA_IC	inc/hw_dthe.h	/^#define DTHE_O_SHA_IC /;"	d
DTHE_O_SHA_IM	inc/hw_dthe.h	/^#define DTHE_O_SHA_IM /;"	d
DTHE_O_SHA_MIS	inc/hw_dthe.h	/^#define DTHE_O_SHA_MIS /;"	d
DTHE_O_SHA_RIS	inc/hw_dthe.h	/^#define DTHE_O_SHA_RIS /;"	d
DTHE_RAND_KEY0_KEY_M	inc/hw_dthe.h	/^#define DTHE_RAND_KEY0_KEY_M /;"	d
DTHE_RAND_KEY0_KEY_S	inc/hw_dthe.h	/^#define DTHE_RAND_KEY0_KEY_S /;"	d
DTHE_RAND_KEY1_KEY_M	inc/hw_dthe.h	/^#define DTHE_RAND_KEY1_KEY_M /;"	d
DTHE_RAND_KEY1_KEY_S	inc/hw_dthe.h	/^#define DTHE_RAND_KEY1_KEY_S /;"	d
DTHE_RAND_KEY2_KEY_M	inc/hw_dthe.h	/^#define DTHE_RAND_KEY2_KEY_M /;"	d
DTHE_RAND_KEY2_KEY_S	inc/hw_dthe.h	/^#define DTHE_RAND_KEY2_KEY_S /;"	d
DTHE_RAND_KEY3_KEY_M	inc/hw_dthe.h	/^#define DTHE_RAND_KEY3_KEY_M /;"	d
DTHE_RAND_KEY3_KEY_S	inc/hw_dthe.h	/^#define DTHE_RAND_KEY3_KEY_S /;"	d
DTHE_SHAMD5_ICIS_CIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_ICIS_CIN /;"	d
DTHE_SHAMD5_ICIS_COUT	inc/hw_dthe.h	/^#define DTHE_SHAMD5_ICIS_COUT /;"	d
DTHE_SHAMD5_ICIS_DIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_ICIS_DIN /;"	d
DTHE_SHAMD5_IMIS_CIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IMIS_CIN /;"	d
DTHE_SHAMD5_IMIS_COUT	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IMIS_COUT /;"	d
DTHE_SHAMD5_IMIS_DIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IMIS_DIN /;"	d
DTHE_SHAMD5_IMST_CIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IMST_CIN /;"	d
DTHE_SHAMD5_IMST_COUT	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IMST_COUT /;"	d
DTHE_SHAMD5_IMST_DIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IMST_DIN /;"	d
DTHE_SHAMD5_IRIS_CIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IRIS_CIN /;"	d
DTHE_SHAMD5_IRIS_COUT	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IRIS_COUT /;"	d
DTHE_SHAMD5_IRIS_DIN	inc/hw_dthe.h	/^#define DTHE_SHAMD5_IRIS_DIN /;"	d
DUTYCYCLE_GRANULARITY	wiring_analog.c	/^#define DUTYCYCLE_GRANULARITY /;"	d	file:
DmaErrorIntHandler	udma_if.c	/^DmaErrorIntHandler(void)$/;"	f
DmaSwIntHandler	udma_if.c	/^DmaSwIntHandler(void)$/;"	f
EXTRACT_PIN	driverlib/gpio_hal.c	/^#define EXTRACT_PIN(/;"	d	file:
EXTRACT_PORT	driverlib/gpio_hal.c	/^#define EXTRACT_PORT(/;"	d	file:
Energia_h	Energia.h	/^#define Energia_h /;"	d
F	WString.h	/^#define F(/;"	d
FALLING	Energia.h	/^#define FALLING /;"	d
FAULT_BUS	inc/hw_ints.h	/^#define FAULT_BUS /;"	d
FAULT_DEBUG	inc/hw_ints.h	/^#define FAULT_DEBUG /;"	d
FAULT_HARD	inc/hw_ints.h	/^#define FAULT_HARD /;"	d
FAULT_MPU	inc/hw_ints.h	/^#define FAULT_MPU /;"	d
FAULT_NMI	inc/hw_ints.h	/^#define FAULT_NMI /;"	d
FAULT_PENDSV	inc/hw_ints.h	/^#define FAULT_PENDSV /;"	d
FAULT_SVCALL	inc/hw_ints.h	/^#define FAULT_SVCALL /;"	d
FAULT_SYSTICK	inc/hw_ints.h	/^#define FAULT_SYSTICK /;"	d
FAULT_USAGE	inc/hw_ints.h	/^#define FAULT_USAGE /;"	d
FLASH_BASE	inc/hw_memmap.h	/^#define FLASH_BASE /;"	d
FLASH_CONTROL_BASE	inc/hw_memmap.h	/^#define FLASH_CONTROL_BASE /;"	d
FLASH_CTRL_ERASE_SIZE	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_ERASE_SIZE /;"	d
FLASH_CTRL_FCIM_AMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_AMASK /;"	d
FLASH_CTRL_FCIM_EMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_EMASK /;"	d
FLASH_CTRL_FCIM_ERMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_ERMASK /;"	d
FLASH_CTRL_FCIM_ILLMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_ILLMASK /;"	d
FLASH_CTRL_FCIM_INVDMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_INVDMASK /;"	d
FLASH_CTRL_FCIM_LOCKMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_LOCKMASK /;"	d
FLASH_CTRL_FCIM_PMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_PMASK /;"	d
FLASH_CTRL_FCIM_PREMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_PREMASK /;"	d
FLASH_CTRL_FCIM_PROGMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_PROGMASK /;"	d
FLASH_CTRL_FCIM_VOLTMASK	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCIM_VOLTMASK /;"	d
FLASH_CTRL_FCMISC_AMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_AMISC /;"	d
FLASH_CTRL_FCMISC_EMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_EMISC /;"	d
FLASH_CTRL_FCMISC_ERMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_ERMISC /;"	d
FLASH_CTRL_FCMISC_ILLMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_ILLMISC /;"	d
FLASH_CTRL_FCMISC_INVDMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_INVDMISC /;"	d
FLASH_CTRL_FCMISC_LOCKMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_LOCKMISC /;"	d
FLASH_CTRL_FCMISC_PMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_PMISC /;"	d
FLASH_CTRL_FCMISC_PREMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_PREMISC /;"	d
FLASH_CTRL_FCMISC_PROGMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_PROGMISC /;"	d
FLASH_CTRL_FCMISC_VOLTMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCMISC_VOLTMISC /;"	d
FLASH_CTRL_FCRIS_ARIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCRIS_ARIS /;"	d
FLASH_CTRL_FCRIS_ERIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCRIS_ERIS /;"	d
FLASH_CTRL_FCRIS_ERRIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCRIS_ERRIS /;"	d
FLASH_CTRL_FCRIS_INVDRIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCRIS_INVDRIS /;"	d
FLASH_CTRL_FCRIS_PRIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCRIS_PRIS /;"	d
FLASH_CTRL_FCRIS_PROGRIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCRIS_PROGRIS /;"	d
FLASH_CTRL_FCRIS_VOLTRIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FCRIS_VOLTRIS /;"	d
FLASH_CTRL_FMA_OFFSET_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMA_OFFSET_M /;"	d
FLASH_CTRL_FMA_OFFSET_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMA_OFFSET_S /;"	d
FLASH_CTRL_FMC2_WRBUF	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC2_WRBUF /;"	d
FLASH_CTRL_FMC2_WRKEY	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC2_WRKEY /;"	d
FLASH_CTRL_FMC2_WRKEY_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC2_WRKEY_M /;"	d
FLASH_CTRL_FMC2_WRKEY_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC2_WRKEY_S /;"	d
FLASH_CTRL_FMC_COMT	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC_COMT /;"	d
FLASH_CTRL_FMC_ERASE	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC_ERASE /;"	d
FLASH_CTRL_FMC_MERASE1	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC_MERASE1 /;"	d
FLASH_CTRL_FMC_WRITE	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC_WRITE /;"	d
FLASH_CTRL_FMC_WRKEY	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC_WRKEY /;"	d
FLASH_CTRL_FMC_WRKEY_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC_WRKEY_M /;"	d
FLASH_CTRL_FMC_WRKEY_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMC_WRKEY_S /;"	d
FLASH_CTRL_FMD_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMD_DATA_M /;"	d
FLASH_CTRL_FMD_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FMD_DATA_S /;"	d
FLASH_CTRL_FSIZE_SIZE_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FSIZE_SIZE_M /;"	d
FLASH_CTRL_FSIZE_SIZE_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FSIZE_SIZE_S /;"	d
FLASH_CTRL_FWB10_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB10_DATA_M /;"	d
FLASH_CTRL_FWB10_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB10_DATA_S /;"	d
FLASH_CTRL_FWB11_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB11_DATA_M /;"	d
FLASH_CTRL_FWB11_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB11_DATA_S /;"	d
FLASH_CTRL_FWB12_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB12_DATA_M /;"	d
FLASH_CTRL_FWB12_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB12_DATA_S /;"	d
FLASH_CTRL_FWB13_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB13_DATA_M /;"	d
FLASH_CTRL_FWB13_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB13_DATA_S /;"	d
FLASH_CTRL_FWB14_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB14_DATA_M /;"	d
FLASH_CTRL_FWB14_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB14_DATA_S /;"	d
FLASH_CTRL_FWB15_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB15_DATA_M /;"	d
FLASH_CTRL_FWB15_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB15_DATA_S /;"	d
FLASH_CTRL_FWB16_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB16_DATA_M /;"	d
FLASH_CTRL_FWB16_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB16_DATA_S /;"	d
FLASH_CTRL_FWB17_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB17_DATA_M /;"	d
FLASH_CTRL_FWB17_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB17_DATA_S /;"	d
FLASH_CTRL_FWB18_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB18_DATA_M /;"	d
FLASH_CTRL_FWB18_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB18_DATA_S /;"	d
FLASH_CTRL_FWB19_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB19_DATA_M /;"	d
FLASH_CTRL_FWB19_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB19_DATA_S /;"	d
FLASH_CTRL_FWB1_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB1_DATA_M /;"	d
FLASH_CTRL_FWB1_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB1_DATA_S /;"	d
FLASH_CTRL_FWB20_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB20_DATA_M /;"	d
FLASH_CTRL_FWB20_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB20_DATA_S /;"	d
FLASH_CTRL_FWB21_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB21_DATA_M /;"	d
FLASH_CTRL_FWB21_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB21_DATA_S /;"	d
FLASH_CTRL_FWB22_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB22_DATA_M /;"	d
FLASH_CTRL_FWB22_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB22_DATA_S /;"	d
FLASH_CTRL_FWB23_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB23_DATA_M /;"	d
FLASH_CTRL_FWB23_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB23_DATA_S /;"	d
FLASH_CTRL_FWB24_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB24_DATA_M /;"	d
FLASH_CTRL_FWB24_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB24_DATA_S /;"	d
FLASH_CTRL_FWB25_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB25_DATA_M /;"	d
FLASH_CTRL_FWB25_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB25_DATA_S /;"	d
FLASH_CTRL_FWB26_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB26_DATA_M /;"	d
FLASH_CTRL_FWB26_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB26_DATA_S /;"	d
FLASH_CTRL_FWB27_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB27_DATA_M /;"	d
FLASH_CTRL_FWB27_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB27_DATA_S /;"	d
FLASH_CTRL_FWB28_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB28_DATA_M /;"	d
FLASH_CTRL_FWB28_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB28_DATA_S /;"	d
FLASH_CTRL_FWB29_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB29_DATA_M /;"	d
FLASH_CTRL_FWB29_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB29_DATA_S /;"	d
FLASH_CTRL_FWB2_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB2_DATA_M /;"	d
FLASH_CTRL_FWB2_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB2_DATA_S /;"	d
FLASH_CTRL_FWB30_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB30_DATA_M /;"	d
FLASH_CTRL_FWB30_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB30_DATA_S /;"	d
FLASH_CTRL_FWB31_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB31_DATA_M /;"	d
FLASH_CTRL_FWB31_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB31_DATA_S /;"	d
FLASH_CTRL_FWB32_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB32_DATA_M /;"	d
FLASH_CTRL_FWB32_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB32_DATA_S /;"	d
FLASH_CTRL_FWB3_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB3_DATA_M /;"	d
FLASH_CTRL_FWB3_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB3_DATA_S /;"	d
FLASH_CTRL_FWB4_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB4_DATA_M /;"	d
FLASH_CTRL_FWB4_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB4_DATA_S /;"	d
FLASH_CTRL_FWB5_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB5_DATA_M /;"	d
FLASH_CTRL_FWB5_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB5_DATA_S /;"	d
FLASH_CTRL_FWB6_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB6_DATA_M /;"	d
FLASH_CTRL_FWB6_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB6_DATA_S /;"	d
FLASH_CTRL_FWB7_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB7_DATA_M /;"	d
FLASH_CTRL_FWB7_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB7_DATA_S /;"	d
FLASH_CTRL_FWB8_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB8_DATA_M /;"	d
FLASH_CTRL_FWB8_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB8_DATA_S /;"	d
FLASH_CTRL_FWB9_DATA_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB9_DATA_M /;"	d
FLASH_CTRL_FWB9_DATA_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWB9_DATA_S /;"	d
FLASH_CTRL_FWBVAL_FWBN_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWBVAL_FWBN_M /;"	d
FLASH_CTRL_FWBVAL_FWBN_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_FWBVAL_FWBN_S /;"	d
FLASH_CTRL_O_FCIM	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FCIM /;"	d
FLASH_CTRL_O_FCMISC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FCMISC /;"	d
FLASH_CTRL_O_FCRIS	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FCRIS /;"	d
FLASH_CTRL_O_FMA	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FMA /;"	d
FLASH_CTRL_O_FMC	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FMC /;"	d
FLASH_CTRL_O_FMC2	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FMC2 /;"	d
FLASH_CTRL_O_FMD	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FMD /;"	d
FLASH_CTRL_O_FSIZE	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FSIZE /;"	d
FLASH_CTRL_O_FWB1	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB1 /;"	d
FLASH_CTRL_O_FWB10	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB10 /;"	d
FLASH_CTRL_O_FWB11	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB11 /;"	d
FLASH_CTRL_O_FWB12	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB12 /;"	d
FLASH_CTRL_O_FWB13	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB13 /;"	d
FLASH_CTRL_O_FWB14	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB14 /;"	d
FLASH_CTRL_O_FWB15	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB15 /;"	d
FLASH_CTRL_O_FWB16	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB16 /;"	d
FLASH_CTRL_O_FWB17	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB17 /;"	d
FLASH_CTRL_O_FWB18	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB18 /;"	d
FLASH_CTRL_O_FWB19	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB19 /;"	d
FLASH_CTRL_O_FWB2	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB2 /;"	d
FLASH_CTRL_O_FWB20	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB20 /;"	d
FLASH_CTRL_O_FWB21	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB21 /;"	d
FLASH_CTRL_O_FWB22	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB22 /;"	d
FLASH_CTRL_O_FWB23	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB23 /;"	d
FLASH_CTRL_O_FWB24	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB24 /;"	d
FLASH_CTRL_O_FWB25	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB25 /;"	d
FLASH_CTRL_O_FWB26	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB26 /;"	d
FLASH_CTRL_O_FWB27	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB27 /;"	d
FLASH_CTRL_O_FWB28	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB28 /;"	d
FLASH_CTRL_O_FWB29	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB29 /;"	d
FLASH_CTRL_O_FWB3	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB3 /;"	d
FLASH_CTRL_O_FWB30	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB30 /;"	d
FLASH_CTRL_O_FWB31	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB31 /;"	d
FLASH_CTRL_O_FWB32	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB32 /;"	d
FLASH_CTRL_O_FWB4	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB4 /;"	d
FLASH_CTRL_O_FWB5	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB5 /;"	d
FLASH_CTRL_O_FWB6	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB6 /;"	d
FLASH_CTRL_O_FWB7	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB7 /;"	d
FLASH_CTRL_O_FWB8	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB8 /;"	d
FLASH_CTRL_O_FWB9	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWB9 /;"	d
FLASH_CTRL_O_FWBN	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWBN /;"	d
FLASH_CTRL_O_FWBVAL	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_FWBVAL /;"	d
FLASH_CTRL_O_SSIZE	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_O_SSIZE /;"	d
FLASH_CTRL_SSIZE_SRAM_SIZE_M	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_SSIZE_SRAM_SIZE_M /;"	d
FLASH_CTRL_SSIZE_SRAM_SIZE_S	inc/hw_flash_ctrl.h	/^#define FLASH_CTRL_SSIZE_SRAM_SIZE_S /;"	d
FLASH_ERASE_SIZE	inc/hw_flash_ctrl.h	/^#define FLASH_ERASE_SIZE /;"	d
FLASH_FMPPE0	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE0 /;"	d
FLASH_FMPPE1	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE1 /;"	d
FLASH_FMPPE10	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE10 /;"	d
FLASH_FMPPE11	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE11 /;"	d
FLASH_FMPPE12	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE12 /;"	d
FLASH_FMPPE13	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE13 /;"	d
FLASH_FMPPE14	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE14 /;"	d
FLASH_FMPPE15	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE15 /;"	d
FLASH_FMPPE2	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE2 /;"	d
FLASH_FMPPE3	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE3 /;"	d
FLASH_FMPPE4	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE4 /;"	d
FLASH_FMPPE5	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE5 /;"	d
FLASH_FMPPE6	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE6 /;"	d
FLASH_FMPPE7	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE7 /;"	d
FLASH_FMPPE8	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE8 /;"	d
FLASH_FMPPE9	inc/hw_flash_ctrl.h	/^#define FLASH_FMPPE9 /;"	d
FLASH_FMPRE0	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE0 /;"	d
FLASH_FMPRE1	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE1 /;"	d
FLASH_FMPRE10	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE10 /;"	d
FLASH_FMPRE11	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE11 /;"	d
FLASH_FMPRE12	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE12 /;"	d
FLASH_FMPRE13	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE13 /;"	d
FLASH_FMPRE14	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE14 /;"	d
FLASH_FMPRE15	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE15 /;"	d
FLASH_FMPRE2	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE2 /;"	d
FLASH_FMPRE3	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE3 /;"	d
FLASH_FMPRE4	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE4 /;"	d
FLASH_FMPRE5	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE5 /;"	d
FLASH_FMPRE6	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE6 /;"	d
FLASH_FMPRE7	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE7 /;"	d
FLASH_FMPRE8	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE8 /;"	d
FLASH_FMPRE9	inc/hw_flash_ctrl.h	/^#define FLASH_FMPRE9 /;"	d
FLASH_FMP_BLOCK_0	inc/hw_flash_ctrl.h	/^#define FLASH_FMP_BLOCK_0 /;"	d
FLASH_INT_ACCESS	driverlib/flash.h	/^#define FLASH_INT_ACCESS /;"	d
FLASH_INT_DATA_ERR	driverlib/flash.h	/^#define FLASH_INT_DATA_ERR /;"	d
FLASH_INT_EEPROM	driverlib/flash.h	/^#define FLASH_INT_EEPROM /;"	d
FLASH_INT_ERASE_ERR	driverlib/flash.h	/^#define FLASH_INT_ERASE_ERR /;"	d
FLASH_INT_PROGRAM	driverlib/flash.h	/^#define FLASH_INT_PROGRAM /;"	d
FLASH_INT_PROGRAM_ERR	driverlib/flash.h	/^#define FLASH_INT_PROGRAM_ERR /;"	d
FLASH_INT_VOLTAGE_ERR	driverlib/flash.h	/^#define FLASH_INT_VOLTAGE_ERR /;"	d
FLASH_PROTECT_SIZE	inc/hw_flash_ctrl.h	/^#define FLASH_PROTECT_SIZE /;"	d
FLASH_USECRL	inc/hw_flash_ctrl.h	/^#define FLASH_USECRL /;"	d
FaultISR	startup_gcc.c	/^FaultISR(void)$/;"	f	file:
FlashDisable	driverlib/flash.c	/^FlashDisable()$/;"	f
FlashErase	driverlib/flash.c	/^FlashErase(unsigned long ulAddress)$/;"	f
FlashEraseNonBlocking	driverlib/flash.c	/^FlashEraseNonBlocking(unsigned long ulAddress)$/;"	f
FlashExecuteOnly	driverlib/flash.h	/^    FlashExecuteOnly                        \/\/ Flash can only be executed$/;"	e	enum:__anon2
FlashIntClear	driverlib/flash.c	/^FlashIntClear(unsigned long ulIntFlags)$/;"	f
FlashIntDisable	driverlib/flash.c	/^FlashIntDisable(unsigned long ulIntFlags)$/;"	f
FlashIntEnable	driverlib/flash.c	/^FlashIntEnable(unsigned long ulIntFlags)$/;"	f
FlashIntRegister	driverlib/flash.c	/^FlashIntRegister(void (*pfnHandler)(void))$/;"	f
FlashIntStatus	driverlib/flash.c	/^FlashIntStatus(tBoolean bMasked)$/;"	f
FlashIntUnregister	driverlib/flash.c	/^FlashIntUnregister(void)$/;"	f
FlashMassErase	driverlib/flash.c	/^FlashMassErase()$/;"	f
FlashMassEraseNonBlocking	driverlib/flash.c	/^FlashMassEraseNonBlocking()$/;"	f
FlashProgram	driverlib/flash.c	/^FlashProgram(unsigned long *pulData, unsigned long ulAddress,$/;"	f
FlashProgramNonBlocking	driverlib/flash.c	/^FlashProgramNonBlocking(unsigned long *pulData, unsigned long ulAddress,$/;"	f
FlashProtectGet	driverlib/flash.c	/^FlashProtectGet(unsigned long ulAddress)$/;"	f
FlashReadOnly	driverlib/flash.h	/^    FlashReadOnly,                          \/\/ Flash can only be read$/;"	e	enum:__anon2
FlashReadWrite	driverlib/flash.h	/^    FlashReadWrite,                         \/\/ Flash can be read and written$/;"	e	enum:__anon2
GPIOA0IntHandler	WInterrupts.c	/^void GPIOA0IntHandler(void)$/;"	f
GPIOA0_BASE	inc/hw_memmap.h	/^#define GPIOA0_BASE /;"	d
GPIOA1IntHandler	WInterrupts.c	/^void GPIOA1IntHandler(void)$/;"	f
GPIOA1_BASE	inc/hw_memmap.h	/^#define GPIOA1_BASE /;"	d
GPIOA2IntHandler	WInterrupts.c	/^void GPIOA2IntHandler(void)$/;"	f
GPIOA2_BASE	inc/hw_memmap.h	/^#define GPIOA2_BASE /;"	d
GPIOA3IntHandler	WInterrupts.c	/^void GPIOA3IntHandler(void)$/;"	f
GPIOA3_BASE	inc/hw_memmap.h	/^#define GPIOA3_BASE /;"	d
GPIOA4_BASE	inc/hw_memmap.h	/^#define GPIOA4_BASE /;"	d
GPIOBaseValid	driverlib/gpio.c	/^GPIOBaseValid(unsigned long ulPort)$/;"	f	file:
GPIODMATriggerDisable	driverlib/gpio.c	/^GPIODMATriggerDisable(unsigned long ulPort)$/;"	f
GPIODMATriggerEnable	driverlib/gpio.c	/^GPIODMATriggerEnable(unsigned long ulPort)$/;"	f
GPIODirModeGet	driverlib/gpio.c	/^GPIODirModeGet(unsigned long ulPort, unsigned char ucPin)$/;"	f
GPIODirModeSet	driverlib/gpio.c	/^GPIODirModeSet(unsigned long ulPort, unsigned char ucPins,$/;"	f
GPIOGetIntNumber	driverlib/gpio.c	/^GPIOGetIntNumber(unsigned long ulPort)$/;"	f	file:
GPIOIntClear	driverlib/gpio.c	/^GPIOIntClear(unsigned long ulPort, unsigned long ulIntFlags)$/;"	f
GPIOIntDisable	driverlib/gpio.c	/^GPIOIntDisable(unsigned long ulPort, unsigned long ulIntFlags)$/;"	f
GPIOIntEnable	driverlib/gpio.c	/^GPIOIntEnable(unsigned long ulPort, unsigned long ulIntFlags)$/;"	f
GPIOIntRegister	driverlib/gpio.c	/^GPIOIntRegister(unsigned long ulPort, void (*pfnIntHandler)(void))$/;"	f
GPIOIntStatus	driverlib/gpio.c	/^GPIOIntStatus(unsigned long ulPort, tBoolean bMasked)$/;"	f
GPIOIntTypeGet	driverlib/gpio.c	/^GPIOIntTypeGet(unsigned long ulPort, unsigned char ucPin)$/;"	f
GPIOIntTypeSet	driverlib/gpio.c	/^GPIOIntTypeSet(unsigned long ulPort, unsigned char ucPins,$/;"	f
GPIOIntUnregister	driverlib/gpio.c	/^GPIOIntUnregister(unsigned long ulPort)$/;"	f
GPIOPinRead	driverlib/gpio.c	/^GPIOPinRead(unsigned long ulPort, unsigned char ucPins)$/;"	f
GPIOPinWrite	driverlib/gpio.c	/^GPIOPinWrite(unsigned long ulPort, unsigned char ucPins, unsigned char ucVal)$/;"	f
GPIOXIntHandler	WInterrupts.c	/^void GPIOXIntHandler(uint32_t base, void (**funcs)(void))$/;"	f
GPIO_BOTH_EDGES	driverlib/gpio.h	/^#define GPIO_BOTH_EDGES /;"	d
GPIO_DIR_INPUT	driverlib/gpio_hal.h	/^        GPIO_DIR_INPUT,$/;"	e	enum:gpio_dir
GPIO_DIR_MODE_IN	driverlib/gpio.h	/^#define GPIO_DIR_MODE_IN /;"	d
GPIO_DIR_MODE_OUT	driverlib/gpio.h	/^#define GPIO_DIR_MODE_OUT /;"	d
GPIO_DIR_OUTPUT	driverlib/gpio_hal.h	/^        GPIO_DIR_OUTPUT$/;"	e	enum:gpio_dir
GPIO_FALLING_EDGE	driverlib/gpio.h	/^#define GPIO_FALLING_EDGE /;"	d
GPIO_GPIO_ADCCTL_ADCEN_M	inc/hw_gpio.h	/^#define GPIO_GPIO_ADCCTL_ADCEN_M /;"	d
GPIO_GPIO_ADCCTL_ADCEN_S	inc/hw_gpio.h	/^#define GPIO_GPIO_ADCCTL_ADCEN_S /;"	d
GPIO_GPIO_AMSEL_GPIO_AMSEL_M	inc/hw_gpio.h	/^#define GPIO_GPIO_AMSEL_GPIO_AMSEL_M /;"	d
GPIO_GPIO_AMSEL_GPIO_AMSEL_S	inc/hw_gpio.h	/^#define GPIO_GPIO_AMSEL_GPIO_AMSEL_S /;"	d
GPIO_GPIO_CR_CR_M	inc/hw_gpio.h	/^#define GPIO_GPIO_CR_CR_M /;"	d
GPIO_GPIO_CR_CR_S	inc/hw_gpio.h	/^#define GPIO_GPIO_CR_CR_S /;"	d
GPIO_GPIO_DATA_DATA_M	inc/hw_gpio.h	/^#define GPIO_GPIO_DATA_DATA_M /;"	d
GPIO_GPIO_DATA_DATA_S	inc/hw_gpio.h	/^#define GPIO_GPIO_DATA_DATA_S /;"	d
GPIO_GPIO_DEN_DEN_M	inc/hw_gpio.h	/^#define GPIO_GPIO_DEN_DEN_M /;"	d
GPIO_GPIO_DEN_DEN_S	inc/hw_gpio.h	/^#define GPIO_GPIO_DEN_DEN_S /;"	d
GPIO_GPIO_DIR_DIR_M	inc/hw_gpio.h	/^#define GPIO_GPIO_DIR_DIR_M /;"	d
GPIO_GPIO_DIR_DIR_S	inc/hw_gpio.h	/^#define GPIO_GPIO_DIR_DIR_S /;"	d
GPIO_GPIO_DMACTL_DMAEN_M	inc/hw_gpio.h	/^#define GPIO_GPIO_DMACTL_DMAEN_M /;"	d
GPIO_GPIO_DMACTL_DMAEN_S	inc/hw_gpio.h	/^#define GPIO_GPIO_DMACTL_DMAEN_S /;"	d
GPIO_GPIO_DR2R_DRV2_M	inc/hw_gpio.h	/^#define GPIO_GPIO_DR2R_DRV2_M /;"	d
GPIO_GPIO_DR2R_DRV2_S	inc/hw_gpio.h	/^#define GPIO_GPIO_DR2R_DRV2_S /;"	d
GPIO_GPIO_DR4R_DRV4_M	inc/hw_gpio.h	/^#define GPIO_GPIO_DR4R_DRV4_M /;"	d
GPIO_GPIO_DR4R_DRV4_S	inc/hw_gpio.h	/^#define GPIO_GPIO_DR4R_DRV4_S /;"	d
GPIO_GPIO_DR8R_DRV8_M	inc/hw_gpio.h	/^#define GPIO_GPIO_DR8R_DRV8_M /;"	d
GPIO_GPIO_DR8R_DRV8_S	inc/hw_gpio.h	/^#define GPIO_GPIO_DR8R_DRV8_S /;"	d
GPIO_GPIO_IBE_IBE_M	inc/hw_gpio.h	/^#define GPIO_GPIO_IBE_IBE_M /;"	d
GPIO_GPIO_IBE_IBE_S	inc/hw_gpio.h	/^#define GPIO_GPIO_IBE_IBE_S /;"	d
GPIO_GPIO_ICR_IC_M	inc/hw_gpio.h	/^#define GPIO_GPIO_ICR_IC_M /;"	d
GPIO_GPIO_ICR_IC_S	inc/hw_gpio.h	/^#define GPIO_GPIO_ICR_IC_S /;"	d
GPIO_GPIO_IEV_IEV_M	inc/hw_gpio.h	/^#define GPIO_GPIO_IEV_IEV_M /;"	d
GPIO_GPIO_IEV_IEV_S	inc/hw_gpio.h	/^#define GPIO_GPIO_IEV_IEV_S /;"	d
GPIO_GPIO_IM_IME_M	inc/hw_gpio.h	/^#define GPIO_GPIO_IM_IME_M /;"	d
GPIO_GPIO_IM_IME_S	inc/hw_gpio.h	/^#define GPIO_GPIO_IM_IME_S /;"	d
GPIO_GPIO_IS_IS_M	inc/hw_gpio.h	/^#define GPIO_GPIO_IS_IS_M /;"	d
GPIO_GPIO_IS_IS_S	inc/hw_gpio.h	/^#define GPIO_GPIO_IS_IS_S /;"	d
GPIO_GPIO_LOCK_LOCK_M	inc/hw_gpio.h	/^#define GPIO_GPIO_LOCK_LOCK_M /;"	d
GPIO_GPIO_LOCK_LOCK_S	inc/hw_gpio.h	/^#define GPIO_GPIO_LOCK_LOCK_S /;"	d
GPIO_GPIO_MIS_MIS_M	inc/hw_gpio.h	/^#define GPIO_GPIO_MIS_MIS_M /;"	d
GPIO_GPIO_MIS_MIS_S	inc/hw_gpio.h	/^#define GPIO_GPIO_MIS_MIS_S /;"	d
GPIO_GPIO_ODR_ODE_M	inc/hw_gpio.h	/^#define GPIO_GPIO_ODR_ODE_M /;"	d
GPIO_GPIO_ODR_ODE_S	inc/hw_gpio.h	/^#define GPIO_GPIO_ODR_ODE_S /;"	d
GPIO_GPIO_PCELLID0_CID0_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID0_CID0_M /;"	d
GPIO_GPIO_PCELLID0_CID0_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID0_CID0_S /;"	d
GPIO_GPIO_PCELLID1_CID1_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID1_CID1_M /;"	d
GPIO_GPIO_PCELLID1_CID1_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID1_CID1_S /;"	d
GPIO_GPIO_PCELLID2_CID2_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID2_CID2_M /;"	d
GPIO_GPIO_PCELLID2_CID2_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID2_CID2_S /;"	d
GPIO_GPIO_PCELLID3_CID3_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID3_CID3_M /;"	d
GPIO_GPIO_PCELLID3_CID3_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCELLID3_CID3_S /;"	d
GPIO_GPIO_PCTL_PMC0_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC0_M /;"	d
GPIO_GPIO_PCTL_PMC0_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC0_S /;"	d
GPIO_GPIO_PCTL_PMC1_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC1_M /;"	d
GPIO_GPIO_PCTL_PMC1_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC1_S /;"	d
GPIO_GPIO_PCTL_PMC2_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC2_M /;"	d
GPIO_GPIO_PCTL_PMC2_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC2_S /;"	d
GPIO_GPIO_PCTL_PMC3_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC3_M /;"	d
GPIO_GPIO_PCTL_PMC3_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC3_S /;"	d
GPIO_GPIO_PCTL_PMC4_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC4_M /;"	d
GPIO_GPIO_PCTL_PMC4_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC4_S /;"	d
GPIO_GPIO_PCTL_PMC5_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC5_M /;"	d
GPIO_GPIO_PCTL_PMC5_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC5_S /;"	d
GPIO_GPIO_PCTL_PMC6_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC6_M /;"	d
GPIO_GPIO_PCTL_PMC6_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC6_S /;"	d
GPIO_GPIO_PCTL_PMC7_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC7_M /;"	d
GPIO_GPIO_PCTL_PMC7_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PCTL_PMC7_S /;"	d
GPIO_GPIO_PDR_PDE_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PDR_PDE_M /;"	d
GPIO_GPIO_PDR_PDE_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PDR_PDE_S /;"	d
GPIO_GPIO_PERIPHID0_PID0_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID0_PID0_M /;"	d
GPIO_GPIO_PERIPHID0_PID0_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID0_PID0_S /;"	d
GPIO_GPIO_PERIPHID1_PID1_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID1_PID1_M /;"	d
GPIO_GPIO_PERIPHID1_PID1_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID1_PID1_S /;"	d
GPIO_GPIO_PERIPHID2_PID2_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID2_PID2_M /;"	d
GPIO_GPIO_PERIPHID2_PID2_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID2_PID2_S /;"	d
GPIO_GPIO_PERIPHID3_PID3_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID3_PID3_M /;"	d
GPIO_GPIO_PERIPHID3_PID3_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID3_PID3_S /;"	d
GPIO_GPIO_PERIPHID4_PID4_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID4_PID4_M /;"	d
GPIO_GPIO_PERIPHID4_PID4_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID4_PID4_S /;"	d
GPIO_GPIO_PERIPHID5_PID5_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID5_PID5_M /;"	d
GPIO_GPIO_PERIPHID5_PID5_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID5_PID5_S /;"	d
GPIO_GPIO_PERIPHID6_PID6_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID6_PID6_M /;"	d
GPIO_GPIO_PERIPHID6_PID6_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID6_PID6_S /;"	d
GPIO_GPIO_PERIPHID7_PID7_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID7_PID7_M /;"	d
GPIO_GPIO_PERIPHID7_PID7_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PERIPHID7_PID7_S /;"	d
GPIO_GPIO_PUR_PUE_M	inc/hw_gpio.h	/^#define GPIO_GPIO_PUR_PUE_M /;"	d
GPIO_GPIO_PUR_PUE_S	inc/hw_gpio.h	/^#define GPIO_GPIO_PUR_PUE_S /;"	d
GPIO_GPIO_RIS_RIS_M	inc/hw_gpio.h	/^#define GPIO_GPIO_RIS_RIS_M /;"	d
GPIO_GPIO_RIS_RIS_S	inc/hw_gpio.h	/^#define GPIO_GPIO_RIS_RIS_S /;"	d
GPIO_GPIO_SI_SUM	inc/hw_gpio.h	/^#define GPIO_GPIO_SI_SUM /;"	d
GPIO_GPIO_SLR_SRL_M	inc/hw_gpio.h	/^#define GPIO_GPIO_SLR_SRL_M /;"	d
GPIO_GPIO_SLR_SRL_S	inc/hw_gpio.h	/^#define GPIO_GPIO_SLR_SRL_S /;"	d
GPIO_HIGH_LEVEL	driverlib/gpio.h	/^#define GPIO_HIGH_LEVEL /;"	d
GPIO_INT_DMA	driverlib/gpio.h	/^#define GPIO_INT_DMA /;"	d
GPIO_INT_PIN_0	driverlib/gpio.h	/^#define GPIO_INT_PIN_0 /;"	d
GPIO_INT_PIN_1	driverlib/gpio.h	/^#define GPIO_INT_PIN_1 /;"	d
GPIO_INT_PIN_2	driverlib/gpio.h	/^#define GPIO_INT_PIN_2 /;"	d
GPIO_INT_PIN_3	driverlib/gpio.h	/^#define GPIO_INT_PIN_3 /;"	d
GPIO_INT_PIN_4	driverlib/gpio.h	/^#define GPIO_INT_PIN_4 /;"	d
GPIO_INT_PIN_5	driverlib/gpio.h	/^#define GPIO_INT_PIN_5 /;"	d
GPIO_INT_PIN_6	driverlib/gpio.h	/^#define GPIO_INT_PIN_6 /;"	d
GPIO_INT_PIN_7	driverlib/gpio.h	/^#define GPIO_INT_PIN_7 /;"	d
GPIO_LOCK_KEY_DD	wiring_digital.c	/^#define GPIO_LOCK_KEY_DD /;"	d	file:
GPIO_LOW_LEVEL	driverlib/gpio.h	/^#define GPIO_LOW_LEVEL /;"	d
GPIO_O_GPIO_ADCCTL	inc/hw_gpio.h	/^#define GPIO_O_GPIO_ADCCTL /;"	d
GPIO_O_GPIO_AFSEL	inc/hw_gpio.h	/^#define GPIO_O_GPIO_AFSEL /;"	d
GPIO_O_GPIO_AMSEL	inc/hw_gpio.h	/^#define GPIO_O_GPIO_AMSEL /;"	d
GPIO_O_GPIO_CR	inc/hw_gpio.h	/^#define GPIO_O_GPIO_CR /;"	d
GPIO_O_GPIO_DATA	inc/hw_gpio.h	/^#define GPIO_O_GPIO_DATA /;"	d
GPIO_O_GPIO_DEN	inc/hw_gpio.h	/^#define GPIO_O_GPIO_DEN /;"	d
GPIO_O_GPIO_DIR	inc/hw_gpio.h	/^#define GPIO_O_GPIO_DIR /;"	d
GPIO_O_GPIO_DMACTL	inc/hw_gpio.h	/^#define GPIO_O_GPIO_DMACTL /;"	d
GPIO_O_GPIO_DR2R	inc/hw_gpio.h	/^#define GPIO_O_GPIO_DR2R /;"	d
GPIO_O_GPIO_DR4R	inc/hw_gpio.h	/^#define GPIO_O_GPIO_DR4R /;"	d
GPIO_O_GPIO_DR8R	inc/hw_gpio.h	/^#define GPIO_O_GPIO_DR8R /;"	d
GPIO_O_GPIO_IBE	inc/hw_gpio.h	/^#define GPIO_O_GPIO_IBE /;"	d
GPIO_O_GPIO_ICR	inc/hw_gpio.h	/^#define GPIO_O_GPIO_ICR /;"	d
GPIO_O_GPIO_IEV	inc/hw_gpio.h	/^#define GPIO_O_GPIO_IEV /;"	d
GPIO_O_GPIO_IM	inc/hw_gpio.h	/^#define GPIO_O_GPIO_IM /;"	d
GPIO_O_GPIO_IS	inc/hw_gpio.h	/^#define GPIO_O_GPIO_IS /;"	d
GPIO_O_GPIO_LOCK	inc/hw_gpio.h	/^#define GPIO_O_GPIO_LOCK /;"	d
GPIO_O_GPIO_MIS	inc/hw_gpio.h	/^#define GPIO_O_GPIO_MIS /;"	d
GPIO_O_GPIO_ODR	inc/hw_gpio.h	/^#define GPIO_O_GPIO_ODR /;"	d
GPIO_O_GPIO_PCELLID0	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PCELLID0 /;"	d
GPIO_O_GPIO_PCELLID1	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PCELLID1 /;"	d
GPIO_O_GPIO_PCELLID2	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PCELLID2 /;"	d
GPIO_O_GPIO_PCELLID3	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PCELLID3 /;"	d
GPIO_O_GPIO_PCTL	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PCTL /;"	d
GPIO_O_GPIO_PDR	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PDR /;"	d
GPIO_O_GPIO_PERIPHID0	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID0 /;"	d
GPIO_O_GPIO_PERIPHID1	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID1 /;"	d
GPIO_O_GPIO_PERIPHID2	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID2 /;"	d
GPIO_O_GPIO_PERIPHID3	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID3 /;"	d
GPIO_O_GPIO_PERIPHID4	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID4 /;"	d
GPIO_O_GPIO_PERIPHID5	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID5 /;"	d
GPIO_O_GPIO_PERIPHID6	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID6 /;"	d
GPIO_O_GPIO_PERIPHID7	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PERIPHID7 /;"	d
GPIO_O_GPIO_PUR	inc/hw_gpio.h	/^#define GPIO_O_GPIO_PUR /;"	d
GPIO_O_GPIO_RIS	inc/hw_gpio.h	/^#define GPIO_O_GPIO_RIS /;"	d
GPIO_O_GPIO_SI	inc/hw_gpio.h	/^#define GPIO_O_GPIO_SI /;"	d
GPIO_O_GPIO_SLR	inc/hw_gpio.h	/^#define GPIO_O_GPIO_SLR /;"	d
GPIO_PIN_0	driverlib/gpio.h	/^#define GPIO_PIN_0 /;"	d
GPIO_PIN_1	driverlib/gpio.h	/^#define GPIO_PIN_1 /;"	d
GPIO_PIN_2	driverlib/gpio.h	/^#define GPIO_PIN_2 /;"	d
GPIO_PIN_3	driverlib/gpio.h	/^#define GPIO_PIN_3 /;"	d
GPIO_PIN_4	driverlib/gpio.h	/^#define GPIO_PIN_4 /;"	d
GPIO_PIN_5	driverlib/gpio.h	/^#define GPIO_PIN_5 /;"	d
GPIO_PIN_6	driverlib/gpio.h	/^#define GPIO_PIN_6 /;"	d
GPIO_PIN_7	driverlib/gpio.h	/^#define GPIO_PIN_7 /;"	d
GPIO_RISING_EDGE	driverlib/gpio.h	/^#define GPIO_RISING_EDGE /;"	d
GPIO_TYPE_NORMAL	driverlib/gpio_hal.h	/^#define GPIO_TYPE_NORMAL /;"	d
GPIO_TYPE_WAKE_SOURCE	driverlib/gpio_hal.h	/^#define GPIO_TYPE_WAKE_SOURCE /;"	d
GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_M /;"	d
GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_S /;"	d
GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_M /;"	d
GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_S /;"	d
GPRCM_ADC_CLK_CONFIG_ADC_CLK_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_ADC_CLK_CONFIG_ADC_CLK_ENABLE /;"	d
GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_M /;"	d
GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_S /;"	d
GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_M /;"	d
GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_S /;"	d
GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE /;"	d
GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE_CTRL /;"	d
GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_LOCK	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_LOCK /;"	d
GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_CTRL /;"	d
GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_M /;"	d
GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_8_26	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_8_26 /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_8_38P4	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_8_38P4 /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_HISPEED_26	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_HISPEED_26 /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SEL96_26	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SEL96_26 /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_S /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_HISPEED_38P4	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_HISPEED_38P4 /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SEL96_38P4	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SEL96_38P4 /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_M /;"	d
GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_S /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_M /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_S /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_M /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_S /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_M /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_S /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_M /;"	d
GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_S /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_HISPEED_26	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_HISPEED_26 /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SEL96_26	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SEL96_26 /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_M /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_S /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_HISPEED_40	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_HISPEED_40 /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SEL96_40	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SEL96_40 /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_M /;"	d
GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_S /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE_CTRL /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_CTRL /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_M /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_S /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_CTRL /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_M /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_S /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_M	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_M /;"	d
GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_S	inc/hw_gprcm.h	/^#define GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_S /;"	d
GPRCM_APPS_DEV_MODE_INIT_DONE_APPS_DEV_MODE_INIT_DONE	inc/hw_gprcm.h	/^#define GPRCM_APPS_DEV_MODE_INIT_DONE_APPS_DEV_MODE_INIT_DONE /;"	d
GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_M /;"	d
GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_S /;"	d
GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_M /;"	d
GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_S /;"	d
GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_M /;"	d
GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_S /;"	d
GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_M /;"	d
GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_S /;"	d
GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_M /;"	d
GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_S /;"	d
GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_M /;"	d
GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_S /;"	d
GPRCM_APPS_PWR_STATE_APPS_RCM_PS_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_PWR_STATE_APPS_RCM_PS_M /;"	d
GPRCM_APPS_PWR_STATE_APPS_RCM_PS_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_PWR_STATE_APPS_RCM_PS_S /;"	d
GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_M /;"	d
GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_S /;"	d
GPRCM_APPS_SECURE_INIT_DONE_APPS_SECURE_INIT_DONE	inc/hw_gprcm.h	/^#define GPRCM_APPS_SECURE_INIT_DONE_APPS_SECURE_INIT_DONE /;"	d
GPRCM_APPS_SECURE_INIT_DONE_SECURE_INIT_DONE_STATUS	inc/hw_gprcm.h	/^#define GPRCM_APPS_SECURE_INIT_DONE_SECURE_INIT_DONE_STATUS /;"	d
GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET0	inc/hw_gprcm.h	/^#define GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET0 /;"	d
GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET1	inc/hw_gprcm.h	/^#define GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET1 /;"	d
GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_M /;"	d
GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_S /;"	d
GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_M /;"	d
GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_S /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override_ctrl /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override_ctrl /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override_ctrl /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override_ctrl /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override /;"	d
GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override_ctrl /;"	d
GPRCM_APPS_SS_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_reserved_M /;"	d
GPRCM_APPS_SS_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_APPS_SS_OVERRIDES_reserved_S /;"	d
GPRCM_BASE	inc/hw_memmap.h	/^#define GPRCM_BASE /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_M	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_M /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_S	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_S /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_M	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_M /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_S	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_S /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_M	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_M /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_S	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_S /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_ENABLE /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_GAIN	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_GAIN /;"	d
GPRCM_COEX_CLK_SWALLOW_CFG2_SWALLOW_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_CFG2_SWALLOW_ENABLE /;"	d
GPRCM_COEX_CLK_SWALLOW_ENABLE_COEX_CLK_SWALLOW_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_COEX_CLK_SWALLOW_ENABLE_COEX_CLK_SWALLOW_ENABLE /;"	d
GPRCM_DCDC_CLK_GEN_CONFIG_DCDC_CLK_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_DCDC_CLK_GEN_CONFIG_DCDC_CLK_ENABLE /;"	d
GPRCM_EN_APPS_REBOOT_EN_APPS_REBOOT	inc/hw_gprcm.h	/^#define GPRCM_EN_APPS_REBOOT_EN_APPS_REBOOT /;"	d
GPRCM_EN_NWP_BOOT_WO_DEVINIT_mem_en_nwp_boot_wo_devinit	inc/hw_gprcm.h	/^#define GPRCM_EN_NWP_BOOT_WO_DEVINIT_mem_en_nwp_boot_wo_devinit /;"	d
GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_M /;"	d
GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_S /;"	d
GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_M /;"	d
GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_S /;"	d
GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_M /;"	d
GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_S /;"	d
GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_M /;"	d
GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_S /;"	d
GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_M /;"	d
GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_S /;"	d
GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_M /;"	d
GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_S /;"	d
GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_M /;"	d
GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_S /;"	d
GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_M /;"	d
GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_S /;"	d
GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_M	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_M /;"	d
GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_S	inc/hw_gprcm.h	/^#define GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_S /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW0	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW0 /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW1	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW1 /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override_ctrl /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override_ctrl /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override_ctrl /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_M /;"	d
GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_S /;"	d
GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE /;"	d
GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE_CTRL /;"	d
GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_ENABLE /;"	d
GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_M	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_M /;"	d
GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_S	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_S /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override_ctrl /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override_ctrl /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override_ctrl /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override_ctrl /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_reserved_M /;"	d
GPRCM_MCSPI_PSCON_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MCSPI_PSCON_OVERRIDES_reserved_S /;"	d
GPRCM_MCU_GLOBAL_SOFT_RESET_MCU_GLOBAL_SOFT_RESET	inc/hw_gprcm.h	/^#define GPRCM_MCU_GLOBAL_SOFT_RESET_MCU_GLOBAL_SOFT_RESET /;"	d
GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE /;"	d
GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE_CTRL /;"	d
GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_M /;"	d
GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_S /;"	d
GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_M /;"	d
GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_S /;"	d
GPRCM_MCU_PSCON_DEBUG_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_DEBUG_reserved_M /;"	d
GPRCM_MCU_PSCON_DEBUG_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_DEBUG_reserved_S /;"	d
GPRCM_MCU_PSCON_OVERRIDES_NU1_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_NU1_M /;"	d
GPRCM_MCU_PSCON_OVERRIDES_NU1_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_NU1_S /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_M /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_S /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_ctrl /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_M /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_S /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_ctrl /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_sleep_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_sleep_override_ctrl /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override_ctrl /;"	d
GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_sleep_override	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_sleep_override /;"	d
GPRCM_MCU_PSCON_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_reserved_M /;"	d
GPRCM_MCU_PSCON_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PSCON_OVERRIDES_reserved_S /;"	d
GPRCM_MCU_PWR_STATE_MCU_OPP_PS_M	inc/hw_gprcm.h	/^#define GPRCM_MCU_PWR_STATE_MCU_OPP_PS_M /;"	d
GPRCM_MCU_PWR_STATE_MCU_OPP_PS_S	inc/hw_gprcm.h	/^#define GPRCM_MCU_PWR_STATE_MCU_OPP_PS_S /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_M	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_M /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_S	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_S /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_M	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_M /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_S	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_S /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memms_pscon_mem_retain_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memms_pscon_mem_retain_override_ctrl /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_off_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_off_override_ctrl /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override_ctrl /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override_ctrl /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_M /;"	d
GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_S /;"	d
GPRCM_MEMSS_PWR_PS_pwr_ps_memss_M	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PWR_PS_pwr_ps_memss_M /;"	d
GPRCM_MEMSS_PWR_PS_pwr_ps_memss_S	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PWR_PS_pwr_ps_memss_S /;"	d
GPRCM_MEMSS_PWR_PS_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PWR_PS_reserved_M /;"	d
GPRCM_MEMSS_PWR_PS_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MEMSS_PWR_PS_reserved_S /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_AES_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_AES_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_CAMERA_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_CAMERA_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_DES_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_DES_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A0_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A0_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A1_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A1_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A2_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A2_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A3_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A3_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCASP_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCASP_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A1_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A1_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A2_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A2_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MMCHS_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MMCHS_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_SHA_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_SHA_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A0_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A0_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A1_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A1_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UDMA_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UDMA_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_WDOG_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_WDOG_PP /;"	d
GPRCM_MEM_APPS_PERIPH_PRESENT_WLAN_GEM_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_APPS_PERIPH_PRESENT_WLAN_GEM_PP /;"	d
GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_M /;"	d
GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_S /;"	d
GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override	inc/hw_gprcm.h	/^#define GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override /;"	d
GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override_ctrl /;"	d
GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_mode_req_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_mode_req_override_ctrl /;"	d
GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_pwrdn_req_override	inc/hw_gprcm.h	/^#define GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_pwrdn_req_override /;"	d
GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_ret_req_override	inc/hw_gprcm.h	/^#define GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_ret_req_override /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_ASYNC_BRIDGE_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_ASYNC_BRIDGE_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N0_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N0_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N1_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N1_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N1_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N1_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N2_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N2_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_SSDIO_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_SSDIO_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N0_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N0_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N1_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N1_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UDMA_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UDMA_PP /;"	d
GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_WDOG_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_WDOG_PP /;"	d
GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_M /;"	d
GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_S /;"	d
GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_M /;"	d
GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_S /;"	d
GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_M /;"	d
GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_S /;"	d
GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_A_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_A_PP /;"	d
GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_B_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_B_PP /;"	d
GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_C_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_C_PP /;"	d
GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_D_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_D_PP /;"	d
GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_E_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_E_PP /;"	d
GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_I2C_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_I2C_PP /;"	d
GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_MCSPI_PP	inc/hw_gprcm.h	/^#define GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_MCSPI_PP /;"	d
GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_M /;"	d
GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_S /;"	d
GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_M /;"	d
GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_S /;"	d
GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_M /;"	d
GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_S /;"	d
GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_ctrl /;"	d
GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_M /;"	d
GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_S /;"	d
GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_mem_sleep_opp_enter_with_testpd_on	inc/hw_gprcm.h	/^#define GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_mem_sleep_opp_enter_with_testpd_on /;"	d
GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_M /;"	d
GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_S /;"	d
GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override	inc/hw_gprcm.h	/^#define GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override /;"	d
GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override_ctrl /;"	d
GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_wlan_apllmcs_lock	inc/hw_gprcm.h	/^#define GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_wlan_apllmcs_lock /;"	d
GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override	inc/hw_gprcm.h	/^#define GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override /;"	d
GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override_ctrl /;"	d
GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_sleep_with_clk_req_override	inc/hw_gprcm.h	/^#define GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_sleep_with_clk_req_override /;"	d
GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_M /;"	d
GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_S /;"	d
GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_ACK	inc/hw_gprcm.h	/^#define GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_ACK /;"	d
GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_REQ	inc/hw_gprcm.h	/^#define GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_REQ /;"	d
GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_WAKEUP	inc/hw_gprcm.h	/^#define GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_WAKEUP /;"	d
GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_M /;"	d
GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_S /;"	d
GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_MEM_AUTONMS_SPI_MASTER_SEL	inc/hw_gprcm.h	/^#define GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_MEM_AUTONMS_SPI_MASTER_SEL /;"	d
GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_M /;"	d
GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_S /;"	d
GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_M /;"	d
GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_S /;"	d
GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_M /;"	d
GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_S /;"	d
GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_M /;"	d
GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_S /;"	d
GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_M /;"	d
GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_S /;"	d
GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_M /;"	d
GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_S /;"	d
GPRCM_NWP_PWR_STATE_NWP_RCM_PS_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_PWR_STATE_NWP_RCM_PS_M /;"	d
GPRCM_NWP_PWR_STATE_NWP_RCM_PS_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_PWR_STATE_NWP_RCM_PS_S /;"	d
GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_M /;"	d
GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_S /;"	d
GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET0	inc/hw_gprcm.h	/^#define GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET0 /;"	d
GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET1	inc/hw_gprcm.h	/^#define GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET1 /;"	d
GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_M /;"	d
GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_S /;"	d
GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_M /;"	d
GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_S /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override_ctrl /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override_ctrl /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override_ctrl /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override_ctrl /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override /;"	d
GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override_ctrl /;"	d
GPRCM_NWP_SS_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_reserved_M /;"	d
GPRCM_NWP_SS_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_NWP_SS_OVERRIDES_reserved_S /;"	d
GPRCM_NWP_TO_WLAN_WAKE_REQUEST_NWP_TO_WLAN_WAKE_REQUEST	inc/hw_gprcm.h	/^#define GPRCM_NWP_TO_WLAN_WAKE_REQUEST_NWP_TO_WLAN_WAKE_REQUEST /;"	d
GPRCM_O_ADC_CLK_CONFIG	inc/hw_gprcm.h	/^#define GPRCM_O_ADC_CLK_CONFIG /;"	d
GPRCM_O_APLLMCS_LOCK_TIME_CONF	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_LOCK_TIME_CONF /;"	d
GPRCM_O_APLLMCS_MCU_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_MCU_OVERRIDES /;"	d
GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_26	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_26 /;"	d
GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_38P4	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_38P4 /;"	d
GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_26	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_26 /;"	d
GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_38P4	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_38P4 /;"	d
GPRCM_O_APLLMCS_WLAN_CONFIG0_26	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_WLAN_CONFIG0_26 /;"	d
GPRCM_O_APLLMCS_WLAN_CONFIG0_40	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_WLAN_CONFIG0_40 /;"	d
GPRCM_O_APLLMCS_WLAN_CONFIG1_26	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_WLAN_CONFIG1_26 /;"	d
GPRCM_O_APLLMCS_WLAN_CONFIG1_40	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_WLAN_CONFIG1_40 /;"	d
GPRCM_O_APLLMCS_WLAN_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_APLLMCS_WLAN_OVERRIDES /;"	d
GPRCM_O_APPS_DEV_MODE_INIT_DONE	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_DEV_MODE_INIT_DONE /;"	d
GPRCM_O_APPS_GPIO_WAKE_CONF	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_GPIO_WAKE_CONF /;"	d
GPRCM_O_APPS_LPDS_WAKETIME_OPP_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_LPDS_WAKETIME_OPP_CFG /;"	d
GPRCM_O_APPS_LPDS_WAKETIME_WAKE_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_LPDS_WAKETIME_WAKE_CFG /;"	d
GPRCM_O_APPS_LPDS_WAKEUP_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_LPDS_WAKEUP_CFG /;"	d
GPRCM_O_APPS_LPDS_WAKEUP_SRC	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_LPDS_WAKEUP_SRC /;"	d
GPRCM_O_APPS_PWR_STATE	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_PWR_STATE /;"	d
GPRCM_O_APPS_RESET_CAUSE	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_RESET_CAUSE /;"	d
GPRCM_O_APPS_SECURE_INIT_DONE	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_SECURE_INIT_DONE /;"	d
GPRCM_O_APPS_SOFT_RESET	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_SOFT_RESET /;"	d
GPRCM_O_APPS_SRAM_DSLP_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_SRAM_DSLP_CFG /;"	d
GPRCM_O_APPS_SRAM_LPDS_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_SRAM_LPDS_CFG /;"	d
GPRCM_O_APPS_SS_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_APPS_SS_OVERRIDES /;"	d
GPRCM_O_COEX_CLK_SWALLOW_CFG0	inc/hw_gprcm.h	/^#define GPRCM_O_COEX_CLK_SWALLOW_CFG0 /;"	d
GPRCM_O_COEX_CLK_SWALLOW_CFG1	inc/hw_gprcm.h	/^#define GPRCM_O_COEX_CLK_SWALLOW_CFG1 /;"	d
GPRCM_O_COEX_CLK_SWALLOW_CFG2	inc/hw_gprcm.h	/^#define GPRCM_O_COEX_CLK_SWALLOW_CFG2 /;"	d
GPRCM_O_COEX_CLK_SWALLOW_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_O_COEX_CLK_SWALLOW_ENABLE /;"	d
GPRCM_O_DCDC_CLK_GEN_CONFIG	inc/hw_gprcm.h	/^#define GPRCM_O_DCDC_CLK_GEN_CONFIG /;"	d
GPRCM_O_EN_APPS_REBOOT	inc/hw_gprcm.h	/^#define GPRCM_O_EN_APPS_REBOOT /;"	d
GPRCM_O_EN_NWP_BOOT_WO_DEVINIT	inc/hw_gprcm.h	/^#define GPRCM_O_EN_NWP_BOOT_WO_DEVINIT /;"	d
GPRCM_O_GPRCM_DIEID_READ_REG0	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_DIEID_READ_REG0 /;"	d
GPRCM_O_GPRCM_DIEID_READ_REG1	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_DIEID_READ_REG1 /;"	d
GPRCM_O_GPRCM_DIEID_READ_REG2	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_DIEID_READ_REG2 /;"	d
GPRCM_O_GPRCM_DIEID_READ_REG3	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_DIEID_READ_REG3 /;"	d
GPRCM_O_GPRCM_DIEID_READ_REG4	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_DIEID_READ_REG4 /;"	d
GPRCM_O_GPRCM_DIEID_READ_REG5	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_DIEID_READ_REG5 /;"	d
GPRCM_O_GPRCM_DIEID_READ_REG6	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_DIEID_READ_REG6 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG0	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG0 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG1	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG1 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG10	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG10 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG11	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG11 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG12	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG12 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG2	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG2 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG3	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG3 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG4	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG4 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG5	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG5 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG6	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG6 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG7	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG7 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG8	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG8 /;"	d
GPRCM_O_GPRCM_EFUSE_READ_REG9	inc/hw_gprcm.h	/^#define GPRCM_O_GPRCM_EFUSE_READ_REG9 /;"	d
GPRCM_O_IDMEM_CORE_RST_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_IDMEM_CORE_RST_OVERRIDES /;"	d
GPRCM_O_MCSPI_N1_PD_RESETZ_OVERRIDE_REG	inc/hw_gprcm.h	/^#define GPRCM_O_MCSPI_N1_PD_RESETZ_OVERRIDE_REG /;"	d
GPRCM_O_MCSPI_N1_POWER_CTRL	inc/hw_gprcm.h	/^#define GPRCM_O_MCSPI_N1_POWER_CTRL /;"	d
GPRCM_O_MCSPI_PSCON_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_MCSPI_PSCON_OVERRIDES /;"	d
GPRCM_O_MCU_GLOBAL_SOFT_RESET	inc/hw_gprcm.h	/^#define GPRCM_O_MCU_GLOBAL_SOFT_RESET /;"	d
GPRCM_O_MCU_PD_RESETZ_OVERRIDE_REG	inc/hw_gprcm.h	/^#define GPRCM_O_MCU_PD_RESETZ_OVERRIDE_REG /;"	d
GPRCM_O_MCU_PSCON_DEBUG	inc/hw_gprcm.h	/^#define GPRCM_O_MCU_PSCON_DEBUG /;"	d
GPRCM_O_MCU_PSCON_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_MCU_PSCON_OVERRIDES /;"	d
GPRCM_O_MCU_PWR_STATE	inc/hw_gprcm.h	/^#define GPRCM_O_MCU_PWR_STATE /;"	d
GPRCM_O_MEMSS_PSCON_OVERRIDES0	inc/hw_gprcm.h	/^#define GPRCM_O_MEMSS_PSCON_OVERRIDES0 /;"	d
GPRCM_O_MEMSS_PSCON_OVERRIDES1	inc/hw_gprcm.h	/^#define GPRCM_O_MEMSS_PSCON_OVERRIDES1 /;"	d
GPRCM_O_MEMSS_PWR_PS	inc/hw_gprcm.h	/^#define GPRCM_O_MEMSS_PWR_PS /;"	d
GPRCM_O_MEM_APPS_PERIPH_PRESENT	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_APPS_PERIPH_PRESENT /;"	d
GPRCM_O_MEM_HCLK_DIV_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_HCLK_DIV_CFG /;"	d
GPRCM_O_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES /;"	d
GPRCM_O_MEM_MCU_PD_MODE_REQ_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_MCU_PD_MODE_REQ_OVERRIDES /;"	d
GPRCM_O_MEM_NWP_PERIPH_PRESENT	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_NWP_PERIPH_PRESENT /;"	d
GPRCM_O_MEM_REF_FSM_CFG2	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_REF_FSM_CFG2 /;"	d
GPRCM_O_MEM_SHARED_PERIPH_PRESENT	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_SHARED_PERIPH_PRESENT /;"	d
GPRCM_O_MEM_SYSCLK_DIV_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_SYSCLK_DIV_CFG /;"	d
GPRCM_O_MEM_SYS_OPP_REQ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_SYS_OPP_REQ_OVERRIDE /;"	d
GPRCM_O_MEM_TESTCTRL_PD_OPP_CONFIG	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_TESTCTRL_PD_OPP_CONFIG /;"	d
GPRCM_O_MEM_WLAN_APLLMCS_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_WLAN_APLLMCS_OVERRIDES /;"	d
GPRCM_O_MEM_WL_FAST_CLK_REQ_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_MEM_WL_FAST_CLK_REQ_OVERRIDES /;"	d
GPRCM_O_NWP_AUTONMS_SPI_IDLE_REQ	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_AUTONMS_SPI_IDLE_REQ /;"	d
GPRCM_O_NWP_AUTONMS_SPI_MASTER_SEL	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_AUTONMS_SPI_MASTER_SEL /;"	d
GPRCM_O_NWP_GPIO_WAKE_CONF	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_GPIO_WAKE_CONF /;"	d
GPRCM_O_NWP_LPDS_WAKETIME_OPP_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_LPDS_WAKETIME_OPP_CFG /;"	d
GPRCM_O_NWP_LPDS_WAKETIME_WAKE_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_LPDS_WAKETIME_WAKE_CFG /;"	d
GPRCM_O_NWP_LPDS_WAKEUP_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_LPDS_WAKEUP_CFG /;"	d
GPRCM_O_NWP_LPDS_WAKEUP_SRC	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_LPDS_WAKEUP_SRC /;"	d
GPRCM_O_NWP_PWR_STATE	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_PWR_STATE /;"	d
GPRCM_O_NWP_RESET_CAUSE	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_RESET_CAUSE /;"	d
GPRCM_O_NWP_SOFT_RESET	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_SOFT_RESET /;"	d
GPRCM_O_NWP_SRAM_DSLP_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_SRAM_DSLP_CFG /;"	d
GPRCM_O_NWP_SRAM_LPDS_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_SRAM_LPDS_CFG /;"	d
GPRCM_O_NWP_SS_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_SS_OVERRIDES /;"	d
GPRCM_O_NWP_TO_WLAN_WAKE_REQUEST	inc/hw_gprcm.h	/^#define GPRCM_O_NWP_TO_WLAN_WAKE_REQUEST /;"	d
GPRCM_O_PLL_REF_LOCK_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_PLL_REF_LOCK_OVERRIDES /;"	d
GPRCM_O_REF_ANA_BGAP_CONTROLS0	inc/hw_gprcm.h	/^#define GPRCM_O_REF_ANA_BGAP_CONTROLS0 /;"	d
GPRCM_O_REF_ANA_BGAP_CONTROLS1	inc/hw_gprcm.h	/^#define GPRCM_O_REF_ANA_BGAP_CONTROLS1 /;"	d
GPRCM_O_REF_ANA_SPARE_CONTROLS0	inc/hw_gprcm.h	/^#define GPRCM_O_REF_ANA_SPARE_CONTROLS0 /;"	d
GPRCM_O_REF_ANA_SPARE_CONTROLS1	inc/hw_gprcm.h	/^#define GPRCM_O_REF_ANA_SPARE_CONTROLS1 /;"	d
GPRCM_O_REF_FSM_CFG0	inc/hw_gprcm.h	/^#define GPRCM_O_REF_FSM_CFG0 /;"	d
GPRCM_O_REF_FSM_CFG1	inc/hw_gprcm.h	/^#define GPRCM_O_REF_FSM_CFG1 /;"	d
GPRCM_O_REF_FSM_DEBUG	inc/hw_gprcm.h	/^#define GPRCM_O_REF_FSM_DEBUG /;"	d
GPRCM_O_REF_LDO_CONTROLS	inc/hw_gprcm.h	/^#define GPRCM_O_REF_LDO_CONTROLS /;"	d
GPRCM_O_REF_RTRIM_CONTROL	inc/hw_gprcm.h	/^#define GPRCM_O_REF_RTRIM_CONTROL /;"	d
GPRCM_O_REF_SLICER_CONTROLS0	inc/hw_gprcm.h	/^#define GPRCM_O_REF_SLICER_CONTROLS0 /;"	d
GPRCM_O_REF_SLICER_CONTROLS1	inc/hw_gprcm.h	/^#define GPRCM_O_REF_SLICER_CONTROLS1 /;"	d
GPRCM_O_SHARED_SS_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_SHARED_SS_OVERRIDES /;"	d
GPRCM_O_SPARE_RW0	inc/hw_gprcm.h	/^#define GPRCM_O_SPARE_RW0 /;"	d
GPRCM_O_SPARE_RW1	inc/hw_gprcm.h	/^#define GPRCM_O_SPARE_RW1 /;"	d
GPRCM_O_SSDIO_PD_RESETZ_OVERRIDE_REG	inc/hw_gprcm.h	/^#define GPRCM_O_SSDIO_PD_RESETZ_OVERRIDE_REG /;"	d
GPRCM_O_SSDIO_POWER_CTRL	inc/hw_gprcm.h	/^#define GPRCM_O_SSDIO_POWER_CTRL /;"	d
GPRCM_O_SSDIO_PSCON_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_SSDIO_PSCON_OVERRIDES /;"	d
GPRCM_O_SYSCLK_SWITCH_STATUS	inc/hw_gprcm.h	/^#define GPRCM_O_SYSCLK_SWITCH_STATUS /;"	d
GPRCM_O_TESTCTRL_PD_RESETZ_OVERRIDE_REG	inc/hw_gprcm.h	/^#define GPRCM_O_TESTCTRL_PD_RESETZ_OVERRIDE_REG /;"	d
GPRCM_O_TESTCTRL_POWER_CTRL	inc/hw_gprcm.h	/^#define GPRCM_O_TESTCTRL_POWER_CTRL /;"	d
GPRCM_O_TOP_DIE_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_O_TOP_DIE_ENABLE /;"	d
GPRCM_O_TOP_DIE_ENABLE_PARAMETERS	inc/hw_gprcm.h	/^#define GPRCM_O_TOP_DIE_ENABLE_PARAMETERS /;"	d
GPRCM_O_TOP_DIE_FSM_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_TOP_DIE_FSM_OVERRIDES /;"	d
GPRCM_O_WELP_PD_RESETZ_OVERRIDE_REG	inc/hw_gprcm.h	/^#define GPRCM_O_WELP_PD_RESETZ_OVERRIDE_REG /;"	d
GPRCM_O_WELP_POWER_CTRL	inc/hw_gprcm.h	/^#define GPRCM_O_WELP_POWER_CTRL /;"	d
GPRCM_O_WELP_PSCON_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_WELP_PSCON_OVERRIDES /;"	d
GPRCM_O_WLAN_SRAM_ACTIVE_PWR_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_WLAN_SRAM_ACTIVE_PWR_CFG /;"	d
GPRCM_O_WLAN_SRAM_SLEEP_PWR_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_WLAN_SRAM_SLEEP_PWR_CFG /;"	d
GPRCM_O_WLAN_TO_NWP_WAKE_REQUEST	inc/hw_gprcm.h	/^#define GPRCM_O_WLAN_TO_NWP_WAKE_REQUEST /;"	d
GPRCM_O_WL_SDIO_PD_RESETZ_OVERRIDE_REG	inc/hw_gprcm.h	/^#define GPRCM_O_WL_SDIO_PD_RESETZ_OVERRIDE_REG /;"	d
GPRCM_O_WL_SDIO_POWER_CTRL	inc/hw_gprcm.h	/^#define GPRCM_O_WL_SDIO_POWER_CTRL /;"	d
GPRCM_O_WL_SDIO_PSCON_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_WL_SDIO_PSCON_OVERRIDES /;"	d
GPRCM_O_WTOP_MEM_RET_CFG	inc/hw_gprcm.h	/^#define GPRCM_O_WTOP_MEM_RET_CFG /;"	d
GPRCM_O_WTOP_PD_RESETZ_OVERRIDE_REG	inc/hw_gprcm.h	/^#define GPRCM_O_WTOP_PD_RESETZ_OVERRIDE_REG /;"	d
GPRCM_O_WTOP_PM_PS	inc/hw_gprcm.h	/^#define GPRCM_O_WTOP_PM_PS /;"	d
GPRCM_O_WTOP_PSCON_OVERRIDES	inc/hw_gprcm.h	/^#define GPRCM_O_WTOP_PSCON_OVERRIDES /;"	d
GPRCM_PLL_REF_LOCK_OVERRIDES_mem_mcu_apllmcs_lock_override	inc/hw_gprcm.h	/^#define GPRCM_PLL_REF_LOCK_OVERRIDES_mem_mcu_apllmcs_lock_override /;"	d
GPRCM_PLL_REF_LOCK_OVERRIDES_mem_ref_clk_valid_override	inc/hw_gprcm.h	/^#define GPRCM_PLL_REF_LOCK_OVERRIDES_mem_ref_clk_valid_override /;"	d
GPRCM_PLL_REF_LOCK_OVERRIDES_mem_wlan_apllmcs_lock_override	inc/hw_gprcm.h	/^#define GPRCM_PLL_REF_LOCK_OVERRIDES_mem_wlan_apllmcs_lock_override /;"	d
GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_M /;"	d
GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en_override_ctrl /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en_override_ctrl /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_mag_trim_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_mag_trim_override_ctrl /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en_override_ctrl /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_override_ctrl /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en_override_ctrl /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_override_ctrl /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_S /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_M /;"	d
GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_S /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_M /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_S /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_M /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_S /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_M /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_S /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_M	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_M /;"	d
GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_S	inc/hw_gprcm.h	/^#define GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_S /;"	d
GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_M /;"	d
GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_S /;"	d
GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_M /;"	d
GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_S /;"	d
GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_M /;"	d
GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_S /;"	d
GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_M /;"	d
GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_S /;"	d
GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_M /;"	d
GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_S /;"	d
GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_M /;"	d
GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_S /;"	d
GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_M /;"	d
GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_S /;"	d
GPRCM_REF_FSM_DEBUG_fref_mode_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_DEBUG_fref_mode_M /;"	d
GPRCM_REF_FSM_DEBUG_fref_mode_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_DEBUG_fref_mode_S /;"	d
GPRCM_REF_FSM_DEBUG_ref_fsm_ps_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_DEBUG_ref_fsm_ps_M /;"	d
GPRCM_REF_FSM_DEBUG_ref_fsm_ps_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_DEBUG_ref_fsm_ps_S /;"	d
GPRCM_REF_FSM_DEBUG_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_DEBUG_reserved_M /;"	d
GPRCM_REF_FSM_DEBUG_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_REF_FSM_DEBUG_reserved_S /;"	d
GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_M	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_M /;"	d
GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_S	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_S /;"	d
GPRCM_REF_LDO_CONTROLS_REF_LDO_BYPASS_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_LDO_BYPASS_ENABLE /;"	d
GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE /;"	d
GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE_OVERRIDE_CTRL /;"	d
GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_M	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_M /;"	d
GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_S	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_S /;"	d
GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_M	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_M /;"	d
GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_S	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_S /;"	d
GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_M	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_M /;"	d
GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_S	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_S /;"	d
GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_M	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_M /;"	d
GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_S	inc/hw_gprcm.h	/^#define GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_S /;"	d
GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_M	inc/hw_gprcm.h	/^#define GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_M /;"	d
GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_OVERRIDE_CTRL /;"	d
GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_S	inc/hw_gprcm.h	/^#define GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_S /;"	d
GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_M	inc/hw_gprcm.h	/^#define GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_M /;"	d
GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_S	inc/hw_gprcm.h	/^#define GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_S /;"	d
GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_M	inc/hw_gprcm.h	/^#define GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_M /;"	d
GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_S	inc/hw_gprcm.h	/^#define GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_S /;"	d
GPRCM_REF_SLICER_CONTROLS0_CLKOUT_FLIP_EN	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_CLKOUT_FLIP_EN /;"	d
GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV /;"	d
GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV_OVERRIDE_CTRL /;"	d
GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV /;"	d
GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV_OVERRIDE_CTRL /;"	d
GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_M	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_M /;"	d
GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_S	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_S /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_DIV2_WLAN_CLK	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_DIV2_WLAN_CLK /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_DIV3_WLAN_CLK	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_DIV3_WLAN_CLK /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_DIV4_WLAN_CLK	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_DIV4_WLAN_CLK /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV_PDN	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV_PDN /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_LV	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_LV /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_OVERRIDE_CTRL /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_PDN_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_PDN_OVERRIDE_CTRL /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_SLI_LV_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_SLI_LV_OVERRIDE_CTRL /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_XTAL	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_XTAL /;"	d
GPRCM_REF_SLICER_CONTROLS0_EN_XTAL_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_EN_XTAL_OVERRIDE_CTRL /;"	d
GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_M	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_M /;"	d
GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_S	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_S /;"	d
GPRCM_REF_SLICER_CONTROLS1_SLICER_ITRIM_CHANGE_TOGGLE	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS1_SLICER_ITRIM_CHANGE_TOGGLE /;"	d
GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_M	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_M /;"	d
GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_S	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_S /;"	d
GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_M	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_M /;"	d
GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_S	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_S /;"	d
GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_M	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_M /;"	d
GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_S	inc/hw_gprcm.h	/^#define GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_S /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override_ctrl /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override_ctrl /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override_ctrl /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override /;"	d
GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override_ctrl /;"	d
GPRCM_SHARED_SS_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_reserved_M /;"	d
GPRCM_SHARED_SS_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_SHARED_SS_OVERRIDES_reserved_S /;"	d
GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE /;"	d
GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE_CTRL /;"	d
GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_ENABLE /;"	d
GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_M	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_M /;"	d
GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_S	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_S /;"	d
GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override /;"	d
GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override_ctrl /;"	d
GPRCM_SSDIO_PSCON_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_PSCON_OVERRIDES_reserved_M /;"	d
GPRCM_SSDIO_PSCON_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_SSDIO_PSCON_OVERRIDES_reserved_S /;"	d
GPRCM_SYSCLK_SWITCH_STATUS_SYSCLK_SWITCH_STATUS	inc/hw_gprcm.h	/^#define GPRCM_SYSCLK_SWITCH_STATUS_SYSCLK_SWITCH_STATUS /;"	d
GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE /;"	d
GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE_CTRL /;"	d
GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_ENABLE /;"	d
GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_M	inc/hw_gprcm.h	/^#define GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_M /;"	d
GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_S	inc/hw_gprcm.h	/^#define GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_S /;"	d
GPRCM_TOP_DIE_ENABLE_FLASH_BUSY	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_FLASH_BUSY /;"	d
GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_M	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_M /;"	d
GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_S	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_S /;"	d
GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_M	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_M /;"	d
GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_S	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_S /;"	d
GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_M	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_M /;"	d
GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_S	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_S /;"	d
GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE /;"	d
GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE_STATUS	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE_STATUS /;"	d
GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_M	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_M /;"	d
GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_S	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_S /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override_ctrl /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override_ctrl /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override_ctrl /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override_ctrl /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override_ctrl /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override_ctrl /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_M /;"	d
GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_S /;"	d
GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE /;"	d
GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE_CTRL /;"	d
GPRCM_WELP_POWER_CTRL_WELP_PD_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_WELP_POWER_CTRL_WELP_PD_ENABLE /;"	d
GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_M	inc/hw_gprcm.h	/^#define GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_M /;"	d
GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_S	inc/hw_gprcm.h	/^#define GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_S /;"	d
GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE /;"	d
GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE_CTRL /;"	d
GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_M	inc/hw_gprcm.h	/^#define GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_M /;"	d
GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_S	inc/hw_gprcm.h	/^#define GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_S /;"	d
GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override	inc/hw_gprcm.h	/^#define GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override /;"	d
GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override_ctrl /;"	d
GPRCM_WELP_PSCON_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_WELP_PSCON_OVERRIDES_reserved_M /;"	d
GPRCM_WELP_PSCON_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_WELP_PSCON_OVERRIDES_reserved_S /;"	d
GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_M /;"	d
GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_S /;"	d
GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_M	inc/hw_gprcm.h	/^#define GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_M /;"	d
GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_S	inc/hw_gprcm.h	/^#define GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_S /;"	d
GPRCM_WLAN_TO_NWP_WAKE_REQUEST_WLAN_TO_NWP_WAKE_REQUEST	inc/hw_gprcm.h	/^#define GPRCM_WLAN_TO_NWP_WAKE_REQUEST_WLAN_TO_NWP_WAKE_REQUEST /;"	d
GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE /;"	d
GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE_CTRL /;"	d
GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_ENABLE	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_ENABLE /;"	d
GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_M	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_M /;"	d
GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_S	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_S /;"	d
GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override /;"	d
GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override_ctrl /;"	d
GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_M /;"	d
GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_S /;"	d
GPRCM_WTOP_MEM_RET_CFG_WTOP_MEM_RET_CFG	inc/hw_gprcm.h	/^#define GPRCM_WTOP_MEM_RET_CFG_WTOP_MEM_RET_CFG /;"	d
GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE /;"	d
GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE_CTRL	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE_CTRL /;"	d
GPRCM_WTOP_PM_PS_WTOP_PM_PS_M	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PM_PS_WTOP_PM_PS_M /;"	d
GPRCM_WTOP_PM_PS_WTOP_PM_PS_S	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PM_PS_WTOP_PM_PS_S /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_M	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_M /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_S	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_S /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_ctrl /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_M	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_M /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_S	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_S /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_ctrl /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override_ctrl /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override_ctrl	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override_ctrl /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_reserved_M	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_reserved_M /;"	d
GPRCM_WTOP_PSCON_OVERRIDES_reserved_S	inc/hw_gprcm.h	/^#define GPRCM_WTOP_PSCON_OVERRIDES_reserved_S /;"	d
GSPI_BASE	inc/hw_memmap.h	/^#define GSPI_BASE /;"	d
HALF_PI	Energia.h	/^#define HALF_PI /;"	d
HAVE_WRITE_BUFFER	driverlib/flash.c	/^#define HAVE_WRITE_BUFFER /;"	d	file:
HEX	Print.h	/^#define HEX /;"	d
HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_M /;"	d
HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_S /;"	d
HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_M /;"	d
HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_clk_in_lowv_enable	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_clk_in_lowv_enable /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_delayed_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_delayed_en_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_cl_non_ov_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_cl_non_ov_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_ldo_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_ldo_mode_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_lowv_override /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_nfet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_nfet_rds_mode_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pfet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pfet_rds_mode_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pwm_mode_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pwm_mode_lowv_override /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_slp_mode_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_slp_mode_lowv_override /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p2v_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p2v_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p8v_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p8v_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_ext_smps_override_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_ext_smps_override_mode_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_hib_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_hib_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_hib_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_hib_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ov_prot_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ov_prot_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS17_NA17_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS17_NA17_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS17_NA17_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS17_NA17_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS17_dcdc_ana_ov_prot_out_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS17_dcdc_ana_ov_prot_out_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS17_mem_dcdc_ana_en_tmux_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS17_mem_dcdc_ana_en_tmux_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_NA8_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_NA8_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_NA8_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_NA8_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_apwm_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_apwm_en_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_anti_glitch_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_anti_glitch_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_hi_clamp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_hi_clamp_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_lo_clamp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_lo_clamp_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_rtrim_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_rtrim_lowv /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_S /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_lowv_fsm_override_ctrl /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_pwm_mode_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_pwm_mode_lowv_fsm_override_ctrl /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_slp_mode_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_slp_mode_lowv_fsm_override_ctrl /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p2v_lowv_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p2v_lowv_override_ctrl /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p8v_lowv_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p8v_lowv_override_ctrl /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_ilim_trim_lowv_efc_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_ilim_trim_lowv_efc_override_ctrl /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_M /;"	d
HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_S /;"	d
HIB1P2_BASE	inc/hw_memmap.h	/^#define HIB1P2_BASE /;"	d
HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_M	inc/hw_hib1p2.h	/^#define HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_M /;"	d
HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_S	inc/hw_hib1p2.h	/^#define HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_S /;"	d
HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_M /;"	d
HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_S /;"	d
HIB1P2_CM_OSC_16M_CONFIG_cm_clk_good_16m	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_cm_clk_good_16m /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_en_osc_16m	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_en_osc_16m /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_M	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_M /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_S	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_S /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_M	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_M /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_S	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_S /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_en_sli_16m	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_en_sli_16m /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_M	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_M /;"	d
HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_S	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_S /;"	d
HIB1P2_CM_OSC_16M_CONFIG_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_reserved_M /;"	d
HIB1P2_CM_OSC_16M_CONFIG_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_CM_OSC_16M_CONFIG_reserved_S /;"	d
HIB1P2_CM_SPARE_CM_SPARE_OUT_M	inc/hw_hib1p2.h	/^#define HIB1P2_CM_SPARE_CM_SPARE_OUT_M /;"	d
HIB1P2_CM_SPARE_CM_SPARE_OUT_S	inc/hw_hib1p2.h	/^#define HIB1P2_CM_SPARE_CM_SPARE_OUT_S /;"	d
HIB1P2_CM_SPARE_MEM_CM_SPARE_M	inc/hw_hib1p2.h	/^#define HIB1P2_CM_SPARE_MEM_CM_SPARE_M /;"	d
HIB1P2_CM_SPARE_MEM_CM_SPARE_S	inc/hw_hib1p2.h	/^#define HIB1P2_CM_SPARE_MEM_CM_SPARE_S /;"	d
HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_M	inc/hw_hib1p2.h	/^#define HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_M /;"	d
HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_S	inc/hw_hib1p2.h	/^#define HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_S /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_M /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_S /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_M /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_S /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_M /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_S /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_M /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_S /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_M /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_S /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_M /;"	d
HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_NA3_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_NA3_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_NA3_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_NA3_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_clk_in_lowv_enable	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_clk_in_lowv_enable /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_delayed_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_delayed_en_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_cl_non_ov_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_cl_non_ov_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_ldo_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_ldo_mode_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_lowv_override /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_nfet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_nfet_rds_mode_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_pfet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_pfet_rds_mode_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_slp_mode_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_slp_mode_lowv_override /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p2v_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p2v_lowv_override /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p8v_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p8v_lowv_override /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_ext_smps_override_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_ext_smps_override_mode_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_NA4_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_NA4_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_NA4_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_NA4_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_cot_mode_en_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_cot_mode_en_lowv_fsm_override_ctrl /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_lowv_fsm_override_ctrl /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_slp_mode_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_slp_mode_lowv_fsm_override_ctrl /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p2v_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p2v_fsm_override_ctrl /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p8v_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p8v_fsm_override_ctrl /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_ilim_trim_lowv_efc_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_ilim_trim_lowv_efc_override_ctrl /;"	d
HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_vtrim_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_vtrim_fsm_override_ctrl /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_NA5	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_NA5 /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_cot_mode_en_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_cot_mode_en_lowv_override /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_en_shootthru_ctrl_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_en_shootthru_ctrl_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_swcap_res_hf_clk_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_swcap_res_hf_clk_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_NA6	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_NA6 /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_hib_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_hib_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_hib_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_hib_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ov_prot_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ov_prot_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_uv_prot_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_uv_prot_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS4_NA7_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS4_NA7_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS4_NA7_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS4_NA7_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_ov_prot_out_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_ov_prot_out_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_uv_prot_out_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_uv_prot_out_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS4_mem_dcdc_dig_en_tmux_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS4_mem_dcdc_dig_en_tmux_lowv /;"	d
HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_S /;"	d
HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_M /;"	d
HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_S /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_M /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_S /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_M /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_S /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_M /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_S /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_M /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_S /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_M /;"	d
HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_NA18	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_NA18 /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_clk_in_lowv_enable	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_clk_in_lowv_enable /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_delayed_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_delayed_en_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_bb_alt_cycles_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_bb_alt_cycles_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_boost_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_boost_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_boost_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_boost_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_cl_non_ov_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_cl_non_ov_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_drv_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_drv_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n1fet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n1fet_rds_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n2fet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n2fet_rds_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p1fet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p1fet_rds_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p2fet_rds_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p2fet_rds_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pfm_comp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pfm_comp_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pwm_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pwm_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_slp_mode_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_slp_mode_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_ext_smps_mode_override_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_ext_smps_mode_override_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_hib_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_hib_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_hib_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_hib_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_shoot_thru_ctrl_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_shoot_thru_ctrl_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_anti_glitch_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_anti_glitch_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_hi_clamp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_hi_clamp_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_lo_clamp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_lo_clamp_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_ov_prot_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_ov_prot_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_tmux_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_tmux_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_uv_prot_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_uv_prot_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_ov_prot_out_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_ov_prot_out_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_uv_prot_out_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_uv_prot_out_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS8_mem_en_flash_sup_comp_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS8_mem_en_flash_sup_comp_lowv /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_S /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_en_lowv_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_en_lowv_override_ctrl /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_ilim_trim_lowv_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_ilim_trim_lowv_override_ctrl /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_M /;"	d
HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_S /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_M /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_S /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_ctrl /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_M /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_S /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_ctrl /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_M /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_S /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_ctrl /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_M /;"	d
HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_S /;"	d
HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_M /;"	d
HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_S /;"	d
HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_M /;"	d
HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_S /;"	d
HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_M /;"	d
HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_S /;"	d
HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_M /;"	d
HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_S /;"	d
HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_M /;"	d
HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_S /;"	d
HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_M /;"	d
HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_S /;"	d
HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_M /;"	d
HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_S /;"	d
HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_M /;"	d
HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_S /;"	d
HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_M /;"	d
HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_S /;"	d
HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_M /;"	d
HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_S /;"	d
HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_M /;"	d
HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_S /;"	d
HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_M /;"	d
HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_S /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_M /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_S /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_start	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_start /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_M /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_S /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_M /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_S /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_M /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_S /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_M /;"	d
HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_S /;"	d
HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_M /;"	d
HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_S /;"	d
HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_hib_unload	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_hib_unload /;"	d
HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_tsf_adj	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_tsf_adj /;"	d
HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_update_tsf	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_update_tsf /;"	d
HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_M /;"	d
HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_S /;"	d
HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_M /;"	d
HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_S /;"	d
HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_M /;"	d
HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_S /;"	d
HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_M /;"	d
HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_S /;"	d
HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_M /;"	d
HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_S /;"	d
HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_M	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_M /;"	d
HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_S	inc/hw_hib1p2.h	/^#define HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_S /;"	d
HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_ENABLE	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_ENABLE /;"	d
HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_M /;"	d
HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_S /;"	d
HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_M /;"	d
HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_S /;"	d
HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE /;"	d
HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE_CTRL	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE_CTRL /;"	d
HIB1P2_MEM_CM_TEST_MODE_mem_cm_test_mode	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_CM_TEST_MODE_mem_cm_test_mode /;"	d
HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_ENABLE	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_ENABLE /;"	d
HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_M /;"	d
HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_S /;"	d
HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_M /;"	d
HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_S /;"	d
HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_ENABLE	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_ENABLE /;"	d
HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_M /;"	d
HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_S /;"	d
HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_M /;"	d
HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_S /;"	d
HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_M /;"	d
HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_S /;"	d
HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_M /;"	d
HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_S /;"	d
HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_M /;"	d
HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_S /;"	d
HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_ENABLE	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_ENABLE /;"	d
HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_M /;"	d
HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_S /;"	d
HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_M /;"	d
HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_S /;"	d
HIB1P2_MEM_PA_DCDC_OV_UV_STATUS_dcdc_pa_ov_prot_out_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_PA_DCDC_OV_UV_STATUS_dcdc_pa_ov_prot_out_lowv /;"	d
HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE /;"	d
HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE_CTRL	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE_CTRL /;"	d
HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_M	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_M /;"	d
HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_S	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_S /;"	d
HIB1P2_MEM_SLDO_WEAK_PROCESS_MEM_SLDO_WEAK_PROCESS	inc/hw_hib1p2.h	/^#define HIB1P2_MEM_SLDO_WEAK_PROCESS_MEM_SLDO_WEAK_PROCESS /;"	d
HIB1P2_O_ANA_DCDC_FSM_PARAMETERS	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_FSM_PARAMETERS /;"	d
HIB1P2_O_ANA_DCDC_PARAMETERS0	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_PARAMETERS0 /;"	d
HIB1P2_O_ANA_DCDC_PARAMETERS1	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_PARAMETERS1 /;"	d
HIB1P2_O_ANA_DCDC_PARAMETERS16	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_PARAMETERS16 /;"	d
HIB1P2_O_ANA_DCDC_PARAMETERS17	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_PARAMETERS17 /;"	d
HIB1P2_O_ANA_DCDC_PARAMETERS18	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_PARAMETERS18 /;"	d
HIB1P2_O_ANA_DCDC_PARAMETERS19	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_PARAMETERS19 /;"	d
HIB1P2_O_ANA_DCDC_PARAMETERS_OVERRIDE	inc/hw_hib1p2.h	/^#define HIB1P2_O_ANA_DCDC_PARAMETERS_OVERRIDE /;"	d
HIB1P2_O_BGAP_DUTY_CYCLING_EXIT_CFG	inc/hw_hib1p2.h	/^#define HIB1P2_O_BGAP_DUTY_CYCLING_EXIT_CFG /;"	d
HIB1P2_O_CM_OSC_16M_CONFIG	inc/hw_hib1p2.h	/^#define HIB1P2_O_CM_OSC_16M_CONFIG /;"	d
HIB1P2_O_CM_SPARE	inc/hw_hib1p2.h	/^#define HIB1P2_O_CM_SPARE /;"	d
HIB1P2_O_DIG_DCDC_FSM_PARAMETERS	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_FSM_PARAMETERS /;"	d
HIB1P2_O_DIG_DCDC_PARAMETERS0	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_PARAMETERS0 /;"	d
HIB1P2_O_DIG_DCDC_PARAMETERS1	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_PARAMETERS1 /;"	d
HIB1P2_O_DIG_DCDC_PARAMETERS2	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_PARAMETERS2 /;"	d
HIB1P2_O_DIG_DCDC_PARAMETERS3	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_PARAMETERS3 /;"	d
HIB1P2_O_DIG_DCDC_PARAMETERS4	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_PARAMETERS4 /;"	d
HIB1P2_O_DIG_DCDC_PARAMETERS5	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_PARAMETERS5 /;"	d
HIB1P2_O_DIG_DCDC_PARAMETERS6	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_PARAMETERS6 /;"	d
HIB1P2_O_DIG_DCDC_VTRIM_CFG	inc/hw_hib1p2.h	/^#define HIB1P2_O_DIG_DCDC_VTRIM_CFG /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS0	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS0 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS1	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS1 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS2	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS2 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS3	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS3 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS4	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS4 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS5	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS5 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS6	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS6 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS8	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS8 /;"	d
HIB1P2_O_FLASH_DCDC_PARAMETERS_OVERRIDE	inc/hw_hib1p2.h	/^#define HIB1P2_O_FLASH_DCDC_PARAMETERS_OVERRIDE /;"	d
HIB1P2_O_HIB1P2_BGAP_TRIM_OVERRIDES	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB1P2_BGAP_TRIM_OVERRIDES /;"	d
HIB1P2_O_HIB1P2_EFUSE_READ_REG0	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB1P2_EFUSE_READ_REG0 /;"	d
HIB1P2_O_HIB1P2_EFUSE_READ_REG1	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB1P2_EFUSE_READ_REG1 /;"	d
HIB1P2_O_HIB1P2_POR_TEST_CTRL	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB1P2_POR_TEST_CTRL /;"	d
HIB1P2_O_HIB_RTC_TIMER_LSW_1P2	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_RTC_TIMER_LSW_1P2 /;"	d
HIB1P2_O_HIB_RTC_TIMER_MSW_1P2	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_RTC_TIMER_MSW_1P2 /;"	d
HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW /;"	d
HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW /;"	d
HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW /;"	d
HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW /;"	d
HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG0	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG0 /;"	d
HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG1	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG1 /;"	d
HIB1P2_O_HIB_TIMER_SYNC_CFG2	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_SYNC_CFG2 /;"	d
HIB1P2_O_HIB_TIMER_SYNC_TSF_ADJ_VAL	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_SYNC_TSF_ADJ_VAL /;"	d
HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW /;"	d
HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW /;"	d
HIB1P2_O_HIB_TIMER_SYNC_WAKE_OFFSET_ERR	inc/hw_hib1p2.h	/^#define HIB1P2_O_HIB_TIMER_SYNC_WAKE_OFFSET_ERR /;"	d
HIB1P2_O_MEM_ANA_DCDC_CLK_CONFIG	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_ANA_DCDC_CLK_CONFIG /;"	d
HIB1P2_O_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE /;"	d
HIB1P2_O_MEM_CM_TEST_MODE	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_CM_TEST_MODE /;"	d
HIB1P2_O_MEM_DIG_DCDC_CLK_CONFIG	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_DIG_DCDC_CLK_CONFIG /;"	d
HIB1P2_O_MEM_FLASH_DCDC_CLK_CONFIG	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_FLASH_DCDC_CLK_CONFIG /;"	d
HIB1P2_O_MEM_HIB_FSM_DEBUG	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_HIB_FSM_DEBUG /;"	d
HIB1P2_O_MEM_PA_DCDC_CLK_CONFIG	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_PA_DCDC_CLK_CONFIG /;"	d
HIB1P2_O_MEM_PA_DCDC_OV_UV_STATUS	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_PA_DCDC_OV_UV_STATUS /;"	d
HIB1P2_O_MEM_SLDO_VNWA_OVERRIDE	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_SLDO_VNWA_OVERRIDE /;"	d
HIB1P2_O_MEM_SLDO_VNWA_SW_CTRL	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_SLDO_VNWA_SW_CTRL /;"	d
HIB1P2_O_MEM_SLDO_WEAK_PROCESS	inc/hw_hib1p2.h	/^#define HIB1P2_O_MEM_SLDO_WEAK_PROCESS /;"	d
HIB1P2_O_PMBIST_PARAMETERS0	inc/hw_hib1p2.h	/^#define HIB1P2_O_PMBIST_PARAMETERS0 /;"	d
HIB1P2_O_PMBIST_PARAMETERS1	inc/hw_hib1p2.h	/^#define HIB1P2_O_PMBIST_PARAMETERS1 /;"	d
HIB1P2_O_PMBIST_PARAMETERS2	inc/hw_hib1p2.h	/^#define HIB1P2_O_PMBIST_PARAMETERS2 /;"	d
HIB1P2_O_PMBIST_PARAMETERS3	inc/hw_hib1p2.h	/^#define HIB1P2_O_PMBIST_PARAMETERS3 /;"	d
HIB1P2_O_PORPOL_SPARE	inc/hw_hib1p2.h	/^#define HIB1P2_O_PORPOL_SPARE /;"	d
HIB1P2_O_SOP_SENSE_VALUE	inc/hw_hib1p2.h	/^#define HIB1P2_O_SOP_SENSE_VALUE /;"	d
HIB1P2_O_SRAM_SKA_LDO_FSM_PARAMETERS	inc/hw_hib1p2.h	/^#define HIB1P2_O_SRAM_SKA_LDO_FSM_PARAMETERS /;"	d
HIB1P2_O_SRAM_SKA_LDO_PARAMETERS0	inc/hw_hib1p2.h	/^#define HIB1P2_O_SRAM_SKA_LDO_PARAMETERS0 /;"	d
HIB1P2_O_SRAM_SKA_LDO_PARAMETERS1	inc/hw_hib1p2.h	/^#define HIB1P2_O_SRAM_SKA_LDO_PARAMETERS1 /;"	d
HIB1P2_PMBIST_PARAMETERS0_NA21_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS0_NA21_M /;"	d
HIB1P2_PMBIST_PARAMETERS0_NA21_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS0_NA21_S /;"	d
HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_M /;"	d
HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_S /;"	d
HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_en_lowv /;"	d
HIB1P2_PMBIST_PARAMETERS1_NA22_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS1_NA22_M /;"	d
HIB1P2_PMBIST_PARAMETERS1_NA22_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS1_NA22_S /;"	d
HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_M /;"	d
HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_S /;"	d
HIB1P2_PMBIST_PARAMETERS1_mem_pmtest_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS1_mem_pmtest_en_lowv /;"	d
HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_M /;"	d
HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_S /;"	d
HIB1P2_PMBIST_PARAMETERS3_NA23_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS3_NA23_M /;"	d
HIB1P2_PMBIST_PARAMETERS3_NA23_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS3_NA23_S /;"	d
HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_M /;"	d
HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_S /;"	d
HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_M /;"	d
HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_S /;"	d
HIB1P2_PMBIST_PARAMETERS3_mem_rnwell_calib_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_PMBIST_PARAMETERS3_mem_rnwell_calib_en_lowv /;"	d
HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_M	inc/hw_hib1p2.h	/^#define HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_M /;"	d
HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_S	inc/hw_hib1p2.h	/^#define HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_S /;"	d
HIB1P2_SOP_SENSE_VALUE_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_SOP_SENSE_VALUE_reserved_M /;"	d
HIB1P2_SOP_SENSE_VALUE_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_SOP_SENSE_VALUE_reserved_S /;"	d
HIB1P2_SOP_SENSE_VALUE_sop_sense_value_M	inc/hw_hib1p2.h	/^#define HIB1P2_SOP_SENSE_VALUE_sop_sense_value_M /;"	d
HIB1P2_SOP_SENSE_VALUE_sop_sense_value_S	inc/hw_hib1p2.h	/^#define HIB1P2_SOP_SENSE_VALUE_sop_sense_value_S /;"	d
HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_M /;"	d
HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_S /;"	d
HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_M /;"	d
HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_S /;"	d
HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_M /;"	d
HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_cap_ref_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_cap_ref_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_fsm_override_ctrl /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_override /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_resdiv_ref_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_resdiv_ref_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_low_pwr_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_low_pwr_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_fsm_override_ctrl	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_fsm_override_ctrl /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_override	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_override /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_prot_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_prot_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_int_cap_sel_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_int_cap_sel_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_cap_sw_en_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_cap_sw_en_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_hib_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_hib_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_tload_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_tload_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_vref_buf_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_vref_buf_lowv /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_M	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_M /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_S	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_S /;"	d
HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_sldo_en_tload_lowv	inc/hw_hib1p2.h	/^#define HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_sldo_en_tload_lowv /;"	d
HIB3P3_BASE	inc/hw_memmap.h	/^#define HIB3P3_BASE /;"	d
HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_M /;"	d
HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare0_S /;"	d
HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_M /;"	d
HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIBANA_SPARE_LOWV_mem_hibana_spare1_S /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_en_override_ctrl /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_M /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p2_ldo_vtrim_S /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_en_override_ctrl /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_M /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_mem_hd_1p8_ldo_vtrim_S /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_M /;"	d
HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P2_1P8_LDO_TRIM_reserved_S /;"	d
HIB3P3_HIB_1P8V_DET_EN_mem_hib_1p8v_det_en	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P8V_DET_EN_mem_hib_1p8v_det_en /;"	d
HIB3P3_HIB_1P8V_DET_EN_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P8V_DET_EN_reserved_M /;"	d
HIB3P3_HIB_1P8V_DET_EN_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_1P8V_DET_EN_reserved_S /;"	d
HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_M /;"	d
HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_COMP_TRIM_mem_hd_comp_trim_S /;"	d
HIB3P3_HIB_COMP_TRIM_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_COMP_TRIM_reserved_M /;"	d
HIB3P3_HIB_COMP_TRIM_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_COMP_TRIM_reserved_S /;"	d
HIB3P3_HIB_EN_TS_mem_hd_en_ts	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_EN_TS_mem_hd_en_ts /;"	d
HIB3P3_HIB_EN_TS_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_EN_TS_reserved_M /;"	d
HIB3P3_HIB_EN_TS_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_EN_TS_reserved_S /;"	d
HIB3P3_HIB_NHIB_ENABLE_mem_hib_nhib_enable	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_NHIB_ENABLE_mem_hib_nhib_enable /;"	d
HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_M /;"	d
HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_TMUX_CTRL_mem_hd_tmux_cntrl_S /;"	d
HIB3P3_HIB_TMUX_CTRL_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_TMUX_CTRL_reserved_M /;"	d
HIB3P3_HIB_TMUX_CTRL_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_TMUX_CTRL_reserved_S /;"	d
HIB3P3_HIB_UART_RTS_SW_ENABLE_mem_hib_uart_rts_sw_enable	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_UART_RTS_SW_ENABLE_mem_hib_uart_rts_sw_enable /;"	d
HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_del_en	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_del_en /;"	d
HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_en	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_VBAT_MON_EN_mem_hib_vbat_mon_en /;"	d
HIB3P3_HIB_VBAT_MON_EN_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_VBAT_MON_EN_reserved_M /;"	d
HIB3P3_HIB_VBAT_MON_EN_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_HIB_VBAT_MON_EN_reserved_S /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbat_ok_4bg	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbat_ok_4bg /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp_ref	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_en_vbok4bg_comp_ref /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_M /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_bgap_spare_S /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_en_seq	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_en_seq /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_M /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_mem_vbok4bg_comp_trim_S /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_reserved_M /;"	d
HIB3P3_MEM_BGAP_PARAMETERS0_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS0_reserved_S /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_M /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_act_iref_itrim_S /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_act_iref	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_act_iref /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_cap_sw	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_cap_sw /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_v2i	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_mem_bgap_en_v2i /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_reserved_M /;"	d
HIB3P3_MEM_BGAP_PARAMETERS1_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_BGAP_PARAMETERS1_reserved_S /;"	d
HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_M /;"	d
HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_CONF_mem_gpio_wake_conf_S /;"	d
HIB3P3_MEM_GPIO_WAKE_CONF_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_CONF_reserved_M /;"	d
HIB3P3_MEM_GPIO_WAKE_CONF_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_CONF_reserved_S /;"	d
HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_M /;"	d
HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_EN_mem_gpio_wake_en_S /;"	d
HIB3P3_MEM_GPIO_WAKE_EN_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_EN_reserved_M /;"	d
HIB3P3_MEM_GPIO_WAKE_EN_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_GPIO_WAKE_EN_reserved_S /;"	d
HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED0	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED0 /;"	d
HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED1	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED1 /;"	d
HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED2	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED2 /;"	d
HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED3	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_CONFIG_EN_ANA_DIG_SHARED3 /;"	d
HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_M /;"	d
HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_CONFIG_TOP_MUX_CTRL_SOP_SPIO_S /;"	d
HIB3P3_MEM_HIB_CONFIG_mem_hib_xtal_enable	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_CONFIG_mem_hib_xtal_enable /;"	d
HIB3P3_MEM_HIB_DETECTION_STATUS_hib_ext_clk_det_out_status	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_DETECTION_STATUS_hib_ext_clk_det_out_status /;"	d
HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_ana_status	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_ana_status /;"	d
HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_flash_status	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_DETECTION_STATUS_hib_forced_flash_status /;"	d
HIB3P3_MEM_HIB_DETECTION_STATUS_hib_xtal_det_out_status	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_DETECTION_STATUS_hib_xtal_det_out_status /;"	d
HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_M /;"	d
HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_DETECTION_STATUS_reserved_S /;"	d
HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_M /;"	d
HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_LPDS_GPIO_SEL_HIB_LPDS_GPIO_SEL_S /;"	d
HIB3P3_MEM_HIB_MISC_CONFIG_mem_en_pll_untrim_current	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONFIG_mem_en_pll_untrim_current /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_NU1	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_NU1 /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp_ref	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_pok_por_comp_ref /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_tmux	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_en_tmux /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_flash_det_en	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_flash_det_en /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_M /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_mem_hib_pok_por_comp_trim_S /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_M /;"	d
HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_MISC_CONTROLS_reserved_S /;"	d
HIB3P3_MEM_HIB_REG0_mem_hib_reg0_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG0_mem_hib_reg0_M /;"	d
HIB3P3_MEM_HIB_REG0_mem_hib_reg0_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG0_mem_hib_reg0_S /;"	d
HIB3P3_MEM_HIB_REG1_mem_hib_reg1_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG1_mem_hib_reg1_M /;"	d
HIB3P3_MEM_HIB_REG1_mem_hib_reg1_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG1_mem_hib_reg1_S /;"	d
HIB3P3_MEM_HIB_REG2_mem_hib_reg2_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG2_mem_hib_reg2_M /;"	d
HIB3P3_MEM_HIB_REG2_mem_hib_reg2_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG2_mem_hib_reg2_S /;"	d
HIB3P3_MEM_HIB_REG3_mem_hib_reg3_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG3_mem_hib_reg3_M /;"	d
HIB3P3_MEM_HIB_REG3_mem_hib_reg3_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REG3_mem_hib_reg3_S /;"	d
HIB3P3_MEM_HIB_REQ_NU1_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REQ_NU1_M /;"	d
HIB3P3_MEM_HIB_REQ_NU1_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REQ_NU1_S /;"	d
HIB3P3_MEM_HIB_REQ_mem_hib_clk_disable	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REQ_mem_hib_clk_disable /;"	d
HIB3P3_MEM_HIB_REQ_mem_hib_req	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REQ_mem_hib_req /;"	d
HIB3P3_MEM_HIB_REQ_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REQ_reserved_M /;"	d
HIB3P3_MEM_HIB_REQ_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_REQ_reserved_S /;"	d
HIB3P3_MEM_HIB_RTC_IRQ_ENABLE_HIB_RTC_IRQ_ENABLE	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_IRQ_ENABLE_HIB_RTC_IRQ_ENABLE /;"	d
HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_M /;"	d
HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_IRQ_LSW_CONF_HIB_RTC_IRQ_LSW_CONF_S /;"	d
HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_M /;"	d
HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_IRQ_MSW_CONF_HIB_RTC_IRQ_MSW_CONF_S /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_mem_hib_rtc_timer_enable	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_mem_hib_rtc_timer_enable /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_M /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_ENABLE_reserved_S /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_M /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_LSW_hib_rtc_timer_lsw_S /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_M /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_MSW_hib_rtc_timer_msw_S /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_M /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_MSW_reserved_S /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_READ_mem_hib_rtc_timer_read	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_READ_mem_hib_rtc_timer_read /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_M /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_READ_reserved_S /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_RESET_mem_hib_rtc_timer_reset	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_RESET_mem_hib_rtc_timer_reset /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_M /;"	d
HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_TIMER_RESET_reserved_S /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_EN_mem_hib_rtc_wake_en	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_EN_mem_hib_rtc_wake_en /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_M /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_EN_reserved_S /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_M /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_LSW_CONF_mem_hib_rtc_wake_lsw_conf_S /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_M /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_mem_hib_rtc_wake_msw_conf_S /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_M /;"	d
HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_RTC_WAKE_MSW_CONF_reserved_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_NU1	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_NU1 /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_act_iref_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_act_iref_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev0_to_ev1_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev1_to_ev2_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev2_to_ev3_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bdc_ev3_to_ev4_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bg_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_bg_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_cap_sw_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_cap_sw_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_crude_ref_comp	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_crude_ref_comp /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_por_comp_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_por_comp_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_v2i_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_v2i_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_comp_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_comp_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_ref_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_en_vbok4bg_ref_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_por_comp_ref_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG0_mem_por_comp_ref_override_ctrl /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_NU1_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_active_to_bdc_ev1_to_bdc_ev0_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_ev5_to_ev6_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_active_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev0_to_ev1_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_mem_bdc_to_active_ev1_to_ev2_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG1_reserved_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_active_to_bdc_ev0_to_active_to_bdc_ev1_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev4_to_ev5_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_ev6_to_ev7_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_bdc_to_active_ev1_to_ev2_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_mem_hib_to_active_ev2_to_ev3_time_S /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_M /;"	d
HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_SEQUENCER_CFG2_reserved_S /;"	d
HIB3P3_MEM_HIB_UART_CONF_mem_hib_uart_wake_en	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_UART_CONF_mem_hib_uart_wake_en /;"	d
HIB3P3_MEM_HIB_UART_CONF_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_UART_CONF_reserved_M /;"	d
HIB3P3_MEM_HIB_UART_CONF_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_UART_CONF_reserved_S /;"	d
HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_M /;"	d
HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_src_S /;"	d
HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_status	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_HIB_WAKE_STATUS_hib_wake_status /;"	d
HIB3P3_MEM_INT_OSC_CONF_NU1	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_NU1 /;"	d
HIB3P3_MEM_INT_OSC_CONF_cm_clk_good_32k_int	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_cm_clk_good_32k_int /;"	d
HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k /;"	d
HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_mem_cm_en_intosc_32k_override_ctrl /;"	d
HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_M /;"	d
HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_spare_S /;"	d
HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_M /;"	d
HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_mem_cm_intosc_32k_trim_S /;"	d
HIB3P3_MEM_INT_OSC_CONF_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_reserved_M /;"	d
HIB3P3_MEM_INT_OSC_CONF_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_INT_OSC_CONF_reserved_S /;"	d
HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_OEN33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_OEN33_CONF /;"	d
HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_RET33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_JTAG_CONF_PAD_JTAG0_RTS_RET33_CONF /;"	d
HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_OEN33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_OEN33_CONF /;"	d
HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_RET33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_JTAG_CONF_PAD_JTAG1_RTS_RET33_CONF /;"	d
HIB3P3_MEM_JTAG_CONF_mem_jtag0_oen_ret33_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_JTAG_CONF_mem_jtag0_oen_ret33_override_ctrl /;"	d
HIB3P3_MEM_JTAG_CONF_mem_jtag1_oen_ret33_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_JTAG_CONF_mem_jtag1_oen_ret33_override_ctrl /;"	d
HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_OEN33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_OEN33_CONF /;"	d
HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_RET33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_PAD_OEN_RET33_CONF_PAD_RET33_CONF /;"	d
HIB3P3_MEM_PAD_OEN_RET33_CONF_mem_pad_oen_ret33_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_PAD_OEN_RET33_CONF_mem_pad_oen_ret33_override_ctrl /;"	d
HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_OEN33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_OEN33_CONF /;"	d
HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_RET33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_PAD_UART_RTS_RET33_CONF /;"	d
HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_mem_uart_nrts_oen_ret33_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_UART_RTS_OEN_RET33_CONF_mem_uart_nrts_oen_ret33_override_ctrl /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_cm_clk_good_xtal	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_cm_clk_good_xtal /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_fref_32k_slicer	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_fref_32k_slicer /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_M /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_input_sense_S /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_sli_32k_override_ctrl /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k_override_ctrl	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_en_xtal_32k_override_ctrl /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_M /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_fref_32k_slicer_itrim_S /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_M /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_sli_32k_trim_S /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_M /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_mem_cm_xtal_trim_S /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_reserved_M	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_reserved_M /;"	d
HIB3P3_MEM_XTAL_OSC_CONF_reserved_S	inc/hw_hib3p3.h	/^#define HIB3P3_MEM_XTAL_OSC_CONF_reserved_S /;"	d
HIB3P3_O_HIBANA_SPARE_LOWV	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIBANA_SPARE_LOWV /;"	d
HIB3P3_O_HIB_1P2_1P8_LDO_TRIM	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_1P2_1P8_LDO_TRIM /;"	d
HIB3P3_O_HIB_1P8V_DET_EN	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_1P8V_DET_EN /;"	d
HIB3P3_O_HIB_COMP_TRIM	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_COMP_TRIM /;"	d
HIB3P3_O_HIB_EN_TS	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_EN_TS /;"	d
HIB3P3_O_HIB_NHIB_ENABLE	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_NHIB_ENABLE /;"	d
HIB3P3_O_HIB_TMUX_CTRL	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_TMUX_CTRL /;"	d
HIB3P3_O_HIB_UART_RTS_SW_ENABLE	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_UART_RTS_SW_ENABLE /;"	d
HIB3P3_O_HIB_VBAT_MON_EN	inc/hw_hib3p3.h	/^#define HIB3P3_O_HIB_VBAT_MON_EN /;"	d
HIB3P3_O_MEM_BGAP_PARAMETERS0	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_BGAP_PARAMETERS0 /;"	d
HIB3P3_O_MEM_BGAP_PARAMETERS1	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_BGAP_PARAMETERS1 /;"	d
HIB3P3_O_MEM_GPIO_WAKE_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_GPIO_WAKE_CONF /;"	d
HIB3P3_O_MEM_GPIO_WAKE_EN	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_GPIO_WAKE_EN /;"	d
HIB3P3_O_MEM_HIB_CONFIG	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_CONFIG /;"	d
HIB3P3_O_MEM_HIB_DETECTION_STATUS	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_DETECTION_STATUS /;"	d
HIB3P3_O_MEM_HIB_LPDS_GPIO_SEL	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_LPDS_GPIO_SEL /;"	d
HIB3P3_O_MEM_HIB_MISC_CONFIG	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_MISC_CONFIG /;"	d
HIB3P3_O_MEM_HIB_MISC_CONTROLS	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_MISC_CONTROLS /;"	d
HIB3P3_O_MEM_HIB_REG0	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_REG0 /;"	d
HIB3P3_O_MEM_HIB_REG1	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_REG1 /;"	d
HIB3P3_O_MEM_HIB_REG2	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_REG2 /;"	d
HIB3P3_O_MEM_HIB_REG3	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_REG3 /;"	d
HIB3P3_O_MEM_HIB_REQ	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_REQ /;"	d
HIB3P3_O_MEM_HIB_RTC_IRQ_ENABLE	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_IRQ_ENABLE /;"	d
HIB3P3_O_MEM_HIB_RTC_IRQ_LSW_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_IRQ_LSW_CONF /;"	d
HIB3P3_O_MEM_HIB_RTC_IRQ_MSW_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_IRQ_MSW_CONF /;"	d
HIB3P3_O_MEM_HIB_RTC_TIMER_ENABLE	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_TIMER_ENABLE /;"	d
HIB3P3_O_MEM_HIB_RTC_TIMER_LSW	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_TIMER_LSW /;"	d
HIB3P3_O_MEM_HIB_RTC_TIMER_MSW	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_TIMER_MSW /;"	d
HIB3P3_O_MEM_HIB_RTC_TIMER_READ	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_TIMER_READ /;"	d
HIB3P3_O_MEM_HIB_RTC_TIMER_RESET	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_TIMER_RESET /;"	d
HIB3P3_O_MEM_HIB_RTC_WAKE_EN	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_WAKE_EN /;"	d
HIB3P3_O_MEM_HIB_RTC_WAKE_LSW_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_WAKE_LSW_CONF /;"	d
HIB3P3_O_MEM_HIB_RTC_WAKE_MSW_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_RTC_WAKE_MSW_CONF /;"	d
HIB3P3_O_MEM_HIB_SEQUENCER_CFG0	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_SEQUENCER_CFG0 /;"	d
HIB3P3_O_MEM_HIB_SEQUENCER_CFG1	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_SEQUENCER_CFG1 /;"	d
HIB3P3_O_MEM_HIB_SEQUENCER_CFG2	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_SEQUENCER_CFG2 /;"	d
HIB3P3_O_MEM_HIB_UART_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_UART_CONF /;"	d
HIB3P3_O_MEM_HIB_WAKE_STATUS	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_HIB_WAKE_STATUS /;"	d
HIB3P3_O_MEM_INT_OSC_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_INT_OSC_CONF /;"	d
HIB3P3_O_MEM_JTAG_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_JTAG_CONF /;"	d
HIB3P3_O_MEM_PAD_OEN_RET33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_PAD_OEN_RET33_CONF /;"	d
HIB3P3_O_MEM_UART_RTS_OEN_RET33_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_UART_RTS_OEN_RET33_CONF /;"	d
HIB3P3_O_MEM_XTAL_OSC_CONF	inc/hw_hib3p3.h	/^#define HIB3P3_O_MEM_XTAL_OSC_CONF /;"	d
HIGH	Energia.h	/^#define HIGH /;"	d
HWREG	inc/hw_types.h	/^#define HWREG(/;"	d
HWREGB	inc/hw_types.h	/^#define HWREGB(/;"	d
HWREGBITB	inc/hw_types.h	/^#define HWREGBITB(/;"	d
HWREGBITH	inc/hw_types.h	/^#define HWREGBITH(/;"	d
HWREGBITW	inc/hw_types.h	/^#define HWREGBITW(/;"	d
HWREGH	inc/hw_types.h	/^#define HWREGH(/;"	d
HWSPINLOCK_OWNER_APPS	driverlib/hwspinlock.h	/^#define HWSPINLOCK_OWNER_APPS /;"	d
HWSPINLOCK_OWNER_NONE	driverlib/hwspinlock.h	/^#define HWSPINLOCK_OWNER_NONE /;"	d
HWSPINLOCK_OWNER_NWP	driverlib/hwspinlock.h	/^#define HWSPINLOCK_OWNER_NWP /;"	d
HWSPINLOCK_SSPI	driverlib/hwspinlock.h	/^#define HWSPINLOCK_SSPI /;"	d
HardwareSerial	HardwareSerial.cpp	/^HardwareSerial::HardwareSerial(unsigned long module) $/;"	f	class:HardwareSerial
HardwareSerial	HardwareSerial.cpp	/^HardwareSerial::HardwareSerial(void)$/;"	f	class:HardwareSerial
HardwareSerial	HardwareSerial.h	/^class HardwareSerial : public Stream$/;"	c
HardwareSerial_h	HardwareSerial.h	/^#define HardwareSerial_h$/;"	d
HwSpinLockAcquire	driverlib/hwspinlock.c	/^void HwSpinLockAcquire(uint32_t ui32LockID)$/;"	f
HwSpinLockRelease	driverlib/hwspinlock.c	/^void HwSpinLockRelease(uint32_t ui32LockID)$/;"	f
HwSpinLockTest	driverlib/hwspinlock.c	/^uint32_t HwSpinLockTest(uint32_t ui32LockID, bool bCurrentStatus)$/;"	f
HwSpinLockTryAcquire	driverlib/hwspinlock.c	/^int32_t HwSpinLockTryAcquire(uint32_t ui32LockID, uint32_t ui32Retry)$/;"	f
HwSpinLock_RegLst	driverlib/hwspinlock.c	/^static const uint32_t HwSpinLock_RegLst[]=$/;"	v	file:
I2CA0_BASE	inc/hw_memmap.h	/^#define I2CA0_BASE /;"	d
I2CFIFODataGet	driverlib/i2c.c	/^I2CFIFODataGet(uint32_t ui32Base)$/;"	f
I2CFIFODataGetNonBlocking	driverlib/i2c.c	/^I2CFIFODataGetNonBlocking(uint32_t ui32Base, uint8_t *pui8Data)$/;"	f
I2CFIFODataPut	driverlib/i2c.c	/^I2CFIFODataPut(uint32_t ui32Base, uint8_t ui8Data)$/;"	f
I2CFIFODataPutNonBlocking	driverlib/i2c.c	/^I2CFIFODataPutNonBlocking(uint32_t ui32Base, uint8_t ui8Data)$/;"	f
I2CFIFOStatus	driverlib/i2c.c	/^I2CFIFOStatus(uint32_t ui32Base)$/;"	f
I2CIntHandler	startup_gcc.c	/^__attribute__((weak)) void I2CIntHandler(void) {}$/;"	f
I2CIntRegister	driverlib/i2c.c	/^I2CIntRegister(uint32_t ui32Base, void (*pfnHandler)(void))$/;"	f
I2CIntUnregister	driverlib/i2c.c	/^I2CIntUnregister(uint32_t ui32Base)$/;"	f
I2CMasterBurstCountGet	driverlib/i2c.c	/^I2CMasterBurstCountGet(uint32_t ui32Base)$/;"	f
I2CMasterBurstLengthSet	driverlib/i2c.c	/^I2CMasterBurstLengthSet(uint32_t ui32Base, uint8_t ui8Length)$/;"	f
I2CMasterBusBusy	driverlib/i2c.c	/^I2CMasterBusBusy(uint32_t ui32Base)$/;"	f
I2CMasterBusy	driverlib/i2c.c	/^I2CMasterBusy(uint32_t ui32Base)$/;"	f
I2CMasterControl	driverlib/i2c.c	/^I2CMasterControl(uint32_t ui32Base, uint32_t ui32Cmd)$/;"	f
I2CMasterDataGet	driverlib/i2c.c	/^I2CMasterDataGet(uint32_t ui32Base)$/;"	f
I2CMasterDataPut	driverlib/i2c.c	/^I2CMasterDataPut(uint32_t ui32Base, uint8_t ui8Data)$/;"	f
I2CMasterDisable	driverlib/i2c.c	/^I2CMasterDisable(uint32_t ui32Base)$/;"	f
I2CMasterEnable	driverlib/i2c.c	/^I2CMasterEnable(uint32_t ui32Base)$/;"	f
I2CMasterErr	driverlib/i2c.c	/^I2CMasterErr(uint32_t ui32Base)$/;"	f
I2CMasterGlitchFilterConfigSet	driverlib/i2c.c	/^I2CMasterGlitchFilterConfigSet(uint32_t ui32Base, uint32_t ui32Config)$/;"	f
I2CMasterInitExpClk	driverlib/i2c.c	/^I2CMasterInitExpClk(uint32_t ui32Base, uint32_t ui32I2CClk,$/;"	f
I2CMasterIntClear	driverlib/i2c.c	/^I2CMasterIntClear(uint32_t ui32Base)$/;"	f
I2CMasterIntClearEx	driverlib/i2c.c	/^I2CMasterIntClearEx(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
I2CMasterIntDisable	driverlib/i2c.c	/^I2CMasterIntDisable(uint32_t ui32Base)$/;"	f
I2CMasterIntDisableEx	driverlib/i2c.c	/^I2CMasterIntDisableEx(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
I2CMasterIntEnable	driverlib/i2c.c	/^I2CMasterIntEnable(uint32_t ui32Base)$/;"	f
I2CMasterIntEnableEx	driverlib/i2c.c	/^I2CMasterIntEnableEx(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
I2CMasterIntStatus	driverlib/i2c.c	/^I2CMasterIntStatus(uint32_t ui32Base, bool bMasked)$/;"	f
I2CMasterIntStatusEx	driverlib/i2c.c	/^I2CMasterIntStatusEx(uint32_t ui32Base, bool bMasked)$/;"	f
I2CMasterLineStateGet	driverlib/i2c.c	/^I2CMasterLineStateGet(uint32_t ui32Base)$/;"	f
I2CMasterSlaveAddrSet	driverlib/i2c.c	/^I2CMasterSlaveAddrSet(uint32_t ui32Base, uint8_t ui8SlaveAddr,$/;"	f
I2CMasterTimeoutSet	driverlib/i2c.c	/^I2CMasterTimeoutSet(uint32_t ui32Base, uint32_t ui32Value)$/;"	f
I2CRxFIFOConfigSet	driverlib/i2c.c	/^I2CRxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config)$/;"	f
I2CRxFIFOFlush	driverlib/i2c.c	/^I2CRxFIFOFlush(uint32_t ui32Base)$/;"	f
I2CSlaveACKOverride	driverlib/i2c.c	/^I2CSlaveACKOverride(uint32_t ui32Base, bool bEnable)$/;"	f
I2CSlaveACKValueSet	driverlib/i2c.c	/^I2CSlaveACKValueSet(uint32_t ui32Base, bool bACK)$/;"	f
I2CSlaveAddressSet	driverlib/i2c.c	/^I2CSlaveAddressSet(uint32_t ui32Base, uint8_t ui8AddrNum, uint8_t ui8SlaveAddr)$/;"	f
I2CSlaveDataGet	driverlib/i2c.c	/^I2CSlaveDataGet(uint32_t ui32Base)$/;"	f
I2CSlaveDataPut	driverlib/i2c.c	/^I2CSlaveDataPut(uint32_t ui32Base, uint8_t ui8Data)$/;"	f
I2CSlaveDisable	driverlib/i2c.c	/^I2CSlaveDisable(uint32_t ui32Base)$/;"	f
I2CSlaveEnable	driverlib/i2c.c	/^I2CSlaveEnable(uint32_t ui32Base)$/;"	f
I2CSlaveFIFODisable	driverlib/i2c.c	/^I2CSlaveFIFODisable(uint32_t ui32Base)$/;"	f
I2CSlaveFIFOEnable	driverlib/i2c.c	/^I2CSlaveFIFOEnable(uint32_t ui32Base, uint32_t ui32Config)$/;"	f
I2CSlaveInit	driverlib/i2c.c	/^I2CSlaveInit(uint32_t ui32Base, uint8_t ui8SlaveAddr)$/;"	f
I2CSlaveIntClear	driverlib/i2c.c	/^I2CSlaveIntClear(uint32_t ui32Base)$/;"	f
I2CSlaveIntClearEx	driverlib/i2c.c	/^I2CSlaveIntClearEx(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
I2CSlaveIntDisable	driverlib/i2c.c	/^I2CSlaveIntDisable(uint32_t ui32Base)$/;"	f
I2CSlaveIntDisableEx	driverlib/i2c.c	/^I2CSlaveIntDisableEx(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
I2CSlaveIntEnable	driverlib/i2c.c	/^I2CSlaveIntEnable(uint32_t ui32Base)$/;"	f
I2CSlaveIntEnableEx	driverlib/i2c.c	/^I2CSlaveIntEnableEx(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
I2CSlaveIntStatus	driverlib/i2c.c	/^I2CSlaveIntStatus(uint32_t ui32Base, bool bMasked)$/;"	f
I2CSlaveIntStatusEx	driverlib/i2c.c	/^I2CSlaveIntStatusEx(uint32_t ui32Base, bool bMasked)$/;"	f
I2CSlaveStatus	driverlib/i2c.c	/^I2CSlaveStatus(uint32_t ui32Base)$/;"	f
I2CTxFIFOConfigSet	driverlib/i2c.c	/^I2CTxFIFOConfigSet(uint32_t ui32Base, uint32_t ui32Config)$/;"	f
I2CTxFIFOFlush	driverlib/i2c.c	/^I2CTxFIFOFlush(uint32_t ui32Base)$/;"	f
I2C_FIFOCTL_DMARXENA	inc/hw_i2c.h	/^#define I2C_FIFOCTL_DMARXENA /;"	d
I2C_FIFOCTL_DMATXENA	inc/hw_i2c.h	/^#define I2C_FIFOCTL_DMATXENA /;"	d
I2C_FIFOCTL_RXASGNMT	inc/hw_i2c.h	/^#define I2C_FIFOCTL_RXASGNMT /;"	d
I2C_FIFOCTL_RXFLUSH	inc/hw_i2c.h	/^#define I2C_FIFOCTL_RXFLUSH /;"	d
I2C_FIFOCTL_RXTRIG_M	inc/hw_i2c.h	/^#define I2C_FIFOCTL_RXTRIG_M /;"	d
I2C_FIFOCTL_RXTRIG_S	inc/hw_i2c.h	/^#define I2C_FIFOCTL_RXTRIG_S /;"	d
I2C_FIFOCTL_TXASGNMT	inc/hw_i2c.h	/^#define I2C_FIFOCTL_TXASGNMT /;"	d
I2C_FIFOCTL_TXFLUSH	inc/hw_i2c.h	/^#define I2C_FIFOCTL_TXFLUSH /;"	d
I2C_FIFOCTL_TXTRIG_M	inc/hw_i2c.h	/^#define I2C_FIFOCTL_TXTRIG_M /;"	d
I2C_FIFOCTL_TXTRIG_S	inc/hw_i2c.h	/^#define I2C_FIFOCTL_TXTRIG_S /;"	d
I2C_FIFODATA_DATA_M	inc/hw_i2c.h	/^#define I2C_FIFODATA_DATA_M /;"	d
I2C_FIFODATA_DATA_S	inc/hw_i2c.h	/^#define I2C_FIFODATA_DATA_S /;"	d
I2C_FIFOSTATUS_RXABVTRIG	inc/hw_i2c.h	/^#define I2C_FIFOSTATUS_RXABVTRIG /;"	d
I2C_FIFOSTATUS_RXFE	inc/hw_i2c.h	/^#define I2C_FIFOSTATUS_RXFE /;"	d
I2C_FIFOSTATUS_RXFF	inc/hw_i2c.h	/^#define I2C_FIFOSTATUS_RXFF /;"	d
I2C_FIFOSTATUS_TXBLWTRIG	inc/hw_i2c.h	/^#define I2C_FIFOSTATUS_TXBLWTRIG /;"	d
I2C_FIFOSTATUS_TXFE	inc/hw_i2c.h	/^#define I2C_FIFOSTATUS_TXFE /;"	d
I2C_FIFOSTATUS_TXFF	inc/hw_i2c.h	/^#define I2C_FIFOSTATUS_TXFF /;"	d
I2C_FIFO_CFG_RX_MASTER	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_MASTER /;"	d
I2C_FIFO_CFG_RX_MASTER_DMA	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_MASTER_DMA /;"	d
I2C_FIFO_CFG_RX_NO_TRIG	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_NO_TRIG /;"	d
I2C_FIFO_CFG_RX_SLAVE	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_SLAVE /;"	d
I2C_FIFO_CFG_RX_SLAVE_DMA	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_SLAVE_DMA /;"	d
I2C_FIFO_CFG_RX_TRIG_1	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_1 /;"	d
I2C_FIFO_CFG_RX_TRIG_2	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_2 /;"	d
I2C_FIFO_CFG_RX_TRIG_3	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_3 /;"	d
I2C_FIFO_CFG_RX_TRIG_4	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_4 /;"	d
I2C_FIFO_CFG_RX_TRIG_5	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_5 /;"	d
I2C_FIFO_CFG_RX_TRIG_6	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_6 /;"	d
I2C_FIFO_CFG_RX_TRIG_7	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_7 /;"	d
I2C_FIFO_CFG_RX_TRIG_8	driverlib/i2c.h	/^#define I2C_FIFO_CFG_RX_TRIG_8 /;"	d
I2C_FIFO_CFG_TX_MASTER	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_MASTER /;"	d
I2C_FIFO_CFG_TX_MASTER_DMA	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_MASTER_DMA /;"	d
I2C_FIFO_CFG_TX_NO_TRIG	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_NO_TRIG /;"	d
I2C_FIFO_CFG_TX_SLAVE	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_SLAVE /;"	d
I2C_FIFO_CFG_TX_SLAVE_DMA	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_SLAVE_DMA /;"	d
I2C_FIFO_CFG_TX_TRIG_1	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_1 /;"	d
I2C_FIFO_CFG_TX_TRIG_2	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_2 /;"	d
I2C_FIFO_CFG_TX_TRIG_3	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_3 /;"	d
I2C_FIFO_CFG_TX_TRIG_4	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_4 /;"	d
I2C_FIFO_CFG_TX_TRIG_5	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_5 /;"	d
I2C_FIFO_CFG_TX_TRIG_6	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_6 /;"	d
I2C_FIFO_CFG_TX_TRIG_7	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_7 /;"	d
I2C_FIFO_CFG_TX_TRIG_8	driverlib/i2c.h	/^#define I2C_FIFO_CFG_TX_TRIG_8 /;"	d
I2C_FIFO_RX_BELOW_TRIG_LEVEL	driverlib/i2c.h	/^#define I2C_FIFO_RX_BELOW_TRIG_LEVEL /;"	d
I2C_FIFO_RX_EMPTY	driverlib/i2c.h	/^#define I2C_FIFO_RX_EMPTY /;"	d
I2C_FIFO_RX_FULL	driverlib/i2c.h	/^#define I2C_FIFO_RX_FULL /;"	d
I2C_FIFO_TX_BELOW_TRIG_LEVEL	driverlib/i2c.h	/^#define I2C_FIFO_TX_BELOW_TRIG_LEVEL /;"	d
I2C_FIFO_TX_EMPTY	driverlib/i2c.h	/^#define I2C_FIFO_TX_EMPTY /;"	d
I2C_FIFO_TX_FULL	driverlib/i2c.h	/^#define I2C_FIFO_TX_FULL /;"	d
I2C_INT_MASTER	driverlib/i2c.h	/^#define I2C_INT_MASTER /;"	d
I2C_INT_SLAVE	driverlib/i2c.h	/^#define I2C_INT_SLAVE /;"	d
I2C_MASTER_CMD_BURST_RECEIVE_CONT	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_RECEIVE_CONT /;"	d
I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_RECEIVE_ERROR_STOP /;"	d
I2C_MASTER_CMD_BURST_RECEIVE_FINISH	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_RECEIVE_FINISH /;"	d
I2C_MASTER_CMD_BURST_RECEIVE_START	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_RECEIVE_START /;"	d
I2C_MASTER_CMD_BURST_SEND_CONT	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_SEND_CONT /;"	d
I2C_MASTER_CMD_BURST_SEND_ERROR_STOP	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_SEND_ERROR_STOP /;"	d
I2C_MASTER_CMD_BURST_SEND_FINISH	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_SEND_FINISH /;"	d
I2C_MASTER_CMD_BURST_SEND_START	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_SEND_START /;"	d
I2C_MASTER_CMD_BURST_SEND_STOP	driverlib/i2c.h	/^#define I2C_MASTER_CMD_BURST_SEND_STOP /;"	d
I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_CONT /;"	d
I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_ERROR_STOP /;"	d
I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_FINISH /;"	d
I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_RECEIVE_START /;"	d
I2C_MASTER_CMD_FIFO_BURST_SEND_CONT	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_SEND_CONT /;"	d
I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_SEND_ERROR_STOP /;"	d
I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_SEND_FINISH /;"	d
I2C_MASTER_CMD_FIFO_BURST_SEND_START	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_BURST_SEND_START /;"	d
I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_SINGLE_RECEIVE /;"	d
I2C_MASTER_CMD_FIFO_SINGLE_SEND	driverlib/i2c.h	/^#define I2C_MASTER_CMD_FIFO_SINGLE_SEND /;"	d
I2C_MASTER_CMD_HS_MASTER_CODE_SEND	driverlib/i2c.h	/^#define I2C_MASTER_CMD_HS_MASTER_CODE_SEND /;"	d
I2C_MASTER_CMD_QUICK_COMMAND	driverlib/i2c.h	/^#define I2C_MASTER_CMD_QUICK_COMMAND /;"	d
I2C_MASTER_CMD_SINGLE_RECEIVE	driverlib/i2c.h	/^#define I2C_MASTER_CMD_SINGLE_RECEIVE /;"	d
I2C_MASTER_CMD_SINGLE_SEND	driverlib/i2c.h	/^#define I2C_MASTER_CMD_SINGLE_SEND /;"	d
I2C_MASTER_ERR_ADDR_ACK	driverlib/i2c.h	/^#define I2C_MASTER_ERR_ADDR_ACK /;"	d
I2C_MASTER_ERR_ARB_LOST	driverlib/i2c.h	/^#define I2C_MASTER_ERR_ARB_LOST /;"	d
I2C_MASTER_ERR_CLK_TOUT	driverlib/i2c.h	/^#define I2C_MASTER_ERR_CLK_TOUT /;"	d
I2C_MASTER_ERR_DATA_ACK	driverlib/i2c.h	/^#define I2C_MASTER_ERR_DATA_ACK /;"	d
I2C_MASTER_ERR_NONE	driverlib/i2c.h	/^#define I2C_MASTER_ERR_NONE /;"	d
I2C_MASTER_GLITCH_FILTER_1	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_1 /;"	d
I2C_MASTER_GLITCH_FILTER_16	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_16 /;"	d
I2C_MASTER_GLITCH_FILTER_2	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_2 /;"	d
I2C_MASTER_GLITCH_FILTER_3	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_3 /;"	d
I2C_MASTER_GLITCH_FILTER_32	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_32 /;"	d
I2C_MASTER_GLITCH_FILTER_4	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_4 /;"	d
I2C_MASTER_GLITCH_FILTER_8	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_8 /;"	d
I2C_MASTER_GLITCH_FILTER_DISABLED	driverlib/i2c.h	/^#define I2C_MASTER_GLITCH_FILTER_DISABLED /;"	d
I2C_MASTER_INT_ARB_LOST	driverlib/i2c.h	/^#define I2C_MASTER_INT_ARB_LOST /;"	d
I2C_MASTER_INT_DATA	driverlib/i2c.h	/^#define I2C_MASTER_INT_DATA /;"	d
I2C_MASTER_INT_NACK	driverlib/i2c.h	/^#define I2C_MASTER_INT_NACK /;"	d
I2C_MASTER_INT_RX_DMA_DONE	driverlib/i2c.h	/^#define I2C_MASTER_INT_RX_DMA_DONE /;"	d
I2C_MASTER_INT_RX_FIFO_FULL	driverlib/i2c.h	/^#define I2C_MASTER_INT_RX_FIFO_FULL /;"	d
I2C_MASTER_INT_RX_FIFO_REQ	driverlib/i2c.h	/^#define I2C_MASTER_INT_RX_FIFO_REQ /;"	d
I2C_MASTER_INT_START	driverlib/i2c.h	/^#define I2C_MASTER_INT_START /;"	d
I2C_MASTER_INT_STOP	driverlib/i2c.h	/^#define I2C_MASTER_INT_STOP /;"	d
I2C_MASTER_INT_TIMEOUT	driverlib/i2c.h	/^#define I2C_MASTER_INT_TIMEOUT /;"	d
I2C_MASTER_INT_TX_DMA_DONE	driverlib/i2c.h	/^#define I2C_MASTER_INT_TX_DMA_DONE /;"	d
I2C_MASTER_INT_TX_FIFO_EMPTY	driverlib/i2c.h	/^#define I2C_MASTER_INT_TX_FIFO_EMPTY /;"	d
I2C_MASTER_INT_TX_FIFO_REQ	driverlib/i2c.h	/^#define I2C_MASTER_INT_TX_FIFO_REQ /;"	d
I2C_MASTER_MAX_RETRIES	driverlib/i2c.h	/^#define I2C_MASTER_MAX_RETRIES /;"	d
I2C_MBCNT_CNTL_M	inc/hw_i2c.h	/^#define I2C_MBCNT_CNTL_M /;"	d
I2C_MBCNT_CNTL_S	inc/hw_i2c.h	/^#define I2C_MBCNT_CNTL_S /;"	d
I2C_MBLEN_CNTL_M	inc/hw_i2c.h	/^#define I2C_MBLEN_CNTL_M /;"	d
I2C_MBLEN_CNTL_S	inc/hw_i2c.h	/^#define I2C_MBLEN_CNTL_S /;"	d
I2C_MBMON_SCL	inc/hw_i2c.h	/^#define I2C_MBMON_SCL /;"	d
I2C_MBMON_SDA	inc/hw_i2c.h	/^#define I2C_MBMON_SDA /;"	d
I2C_MCLKOCNT_CNTL_M	inc/hw_i2c.h	/^#define I2C_MCLKOCNT_CNTL_M /;"	d
I2C_MCLKOCNT_CNTL_S	inc/hw_i2c.h	/^#define I2C_MCLKOCNT_CNTL_S /;"	d
I2C_MCR_LPBK	inc/hw_i2c.h	/^#define I2C_MCR_LPBK /;"	d
I2C_MCR_MFE	inc/hw_i2c.h	/^#define I2C_MCR_MFE /;"	d
I2C_MCR_MMD	inc/hw_i2c.h	/^#define I2C_MCR_MMD /;"	d
I2C_MCR_SFE	inc/hw_i2c.h	/^#define I2C_MCR_SFE /;"	d
I2C_MCS_ACK	inc/hw_i2c.h	/^#define I2C_MCS_ACK /;"	d
I2C_MCS_ACTDMARX	inc/hw_i2c.h	/^#define I2C_MCS_ACTDMARX /;"	d
I2C_MCS_ACTDMATX	inc/hw_i2c.h	/^#define I2C_MCS_ACTDMATX /;"	d
I2C_MCS_ADRACK	inc/hw_i2c.h	/^#define I2C_MCS_ADRACK /;"	d
I2C_MCS_ARBLST	inc/hw_i2c.h	/^#define I2C_MCS_ARBLST /;"	d
I2C_MCS_BUSBSY	inc/hw_i2c.h	/^#define I2C_MCS_BUSBSY /;"	d
I2C_MCS_BUSY	inc/hw_i2c.h	/^#define I2C_MCS_BUSY /;"	d
I2C_MCS_CLKTO	inc/hw_i2c.h	/^#define I2C_MCS_CLKTO /;"	d
I2C_MCS_ERROR	inc/hw_i2c.h	/^#define I2C_MCS_ERROR /;"	d
I2C_MCS_IDLE	inc/hw_i2c.h	/^#define I2C_MCS_IDLE /;"	d
I2C_MDR_DATA_M	inc/hw_i2c.h	/^#define I2C_MDR_DATA_M /;"	d
I2C_MDR_DATA_S	inc/hw_i2c.h	/^#define I2C_MDR_DATA_S /;"	d
I2C_MICR_ARBLOSTIC	inc/hw_i2c.h	/^#define I2C_MICR_ARBLOSTIC /;"	d
I2C_MICR_CLKIC	inc/hw_i2c.h	/^#define I2C_MICR_CLKIC /;"	d
I2C_MICR_DMARXIC	inc/hw_i2c.h	/^#define I2C_MICR_DMARXIC /;"	d
I2C_MICR_DMATXIC	inc/hw_i2c.h	/^#define I2C_MICR_DMATXIC /;"	d
I2C_MICR_IC	inc/hw_i2c.h	/^#define I2C_MICR_IC /;"	d
I2C_MICR_NACKIC	inc/hw_i2c.h	/^#define I2C_MICR_NACKIC /;"	d
I2C_MICR_RXFFIC	inc/hw_i2c.h	/^#define I2C_MICR_RXFFIC /;"	d
I2C_MICR_RXIC	inc/hw_i2c.h	/^#define I2C_MICR_RXIC /;"	d
I2C_MICR_STARTIC	inc/hw_i2c.h	/^#define I2C_MICR_STARTIC /;"	d
I2C_MICR_STOPIC	inc/hw_i2c.h	/^#define I2C_MICR_STOPIC /;"	d
I2C_MICR_TXFEIC	inc/hw_i2c.h	/^#define I2C_MICR_TXFEIC /;"	d
I2C_MICR_TXIC	inc/hw_i2c.h	/^#define I2C_MICR_TXIC /;"	d
I2C_MIMR_ARBLOSTIM	inc/hw_i2c.h	/^#define I2C_MIMR_ARBLOSTIM /;"	d
I2C_MIMR_CLKIM	inc/hw_i2c.h	/^#define I2C_MIMR_CLKIM /;"	d
I2C_MIMR_DMARXIM	inc/hw_i2c.h	/^#define I2C_MIMR_DMARXIM /;"	d
I2C_MIMR_DMATXIM	inc/hw_i2c.h	/^#define I2C_MIMR_DMATXIM /;"	d
I2C_MIMR_IM	inc/hw_i2c.h	/^#define I2C_MIMR_IM /;"	d
I2C_MIMR_NACKIM	inc/hw_i2c.h	/^#define I2C_MIMR_NACKIM /;"	d
I2C_MIMR_RXFFIM	inc/hw_i2c.h	/^#define I2C_MIMR_RXFFIM /;"	d
I2C_MIMR_RXIM	inc/hw_i2c.h	/^#define I2C_MIMR_RXIM /;"	d
I2C_MIMR_STARTIM	inc/hw_i2c.h	/^#define I2C_MIMR_STARTIM /;"	d
I2C_MIMR_STOPIM	inc/hw_i2c.h	/^#define I2C_MIMR_STOPIM /;"	d
I2C_MIMR_TXFEIM	inc/hw_i2c.h	/^#define I2C_MIMR_TXFEIM /;"	d
I2C_MIMR_TXIM	inc/hw_i2c.h	/^#define I2C_MIMR_TXIM /;"	d
I2C_MMIS_ARBLOSTMIS	inc/hw_i2c.h	/^#define I2C_MMIS_ARBLOSTMIS /;"	d
I2C_MMIS_CLKMIS	inc/hw_i2c.h	/^#define I2C_MMIS_CLKMIS /;"	d
I2C_MMIS_DMARXMIS	inc/hw_i2c.h	/^#define I2C_MMIS_DMARXMIS /;"	d
I2C_MMIS_DMATXMIS	inc/hw_i2c.h	/^#define I2C_MMIS_DMATXMIS /;"	d
I2C_MMIS_MIS	inc/hw_i2c.h	/^#define I2C_MMIS_MIS /;"	d
I2C_MMIS_NACKMIS	inc/hw_i2c.h	/^#define I2C_MMIS_NACKMIS /;"	d
I2C_MMIS_RXFFMIS	inc/hw_i2c.h	/^#define I2C_MMIS_RXFFMIS /;"	d
I2C_MMIS_RXMIS	inc/hw_i2c.h	/^#define I2C_MMIS_RXMIS /;"	d
I2C_MMIS_STARTMIS	inc/hw_i2c.h	/^#define I2C_MMIS_STARTMIS /;"	d
I2C_MMIS_STOPMIS	inc/hw_i2c.h	/^#define I2C_MMIS_STOPMIS /;"	d
I2C_MMIS_TXFEMIS	inc/hw_i2c.h	/^#define I2C_MMIS_TXFEMIS /;"	d
I2C_MMIS_TXMIS	inc/hw_i2c.h	/^#define I2C_MMIS_TXMIS /;"	d
I2C_MRIS_ARBLOSTRIS	inc/hw_i2c.h	/^#define I2C_MRIS_ARBLOSTRIS /;"	d
I2C_MRIS_CLKRIS	inc/hw_i2c.h	/^#define I2C_MRIS_CLKRIS /;"	d
I2C_MRIS_DMARXRIS	inc/hw_i2c.h	/^#define I2C_MRIS_DMARXRIS /;"	d
I2C_MRIS_DMATXRIS	inc/hw_i2c.h	/^#define I2C_MRIS_DMATXRIS /;"	d
I2C_MRIS_NACKRIS	inc/hw_i2c.h	/^#define I2C_MRIS_NACKRIS /;"	d
I2C_MRIS_RIS	inc/hw_i2c.h	/^#define I2C_MRIS_RIS /;"	d
I2C_MRIS_RXFFRIS	inc/hw_i2c.h	/^#define I2C_MRIS_RXFFRIS /;"	d
I2C_MRIS_RXRIS	inc/hw_i2c.h	/^#define I2C_MRIS_RXRIS /;"	d
I2C_MRIS_STARTRIS	inc/hw_i2c.h	/^#define I2C_MRIS_STARTRIS /;"	d
I2C_MRIS_STOPRIS	inc/hw_i2c.h	/^#define I2C_MRIS_STOPRIS /;"	d
I2C_MRIS_TXFERIS	inc/hw_i2c.h	/^#define I2C_MRIS_TXFERIS /;"	d
I2C_MRIS_TXRIS	inc/hw_i2c.h	/^#define I2C_MRIS_TXRIS /;"	d
I2C_MSA_RS	inc/hw_i2c.h	/^#define I2C_MSA_RS /;"	d
I2C_MSA_SA_M	inc/hw_i2c.h	/^#define I2C_MSA_SA_M /;"	d
I2C_MSA_SA_S	inc/hw_i2c.h	/^#define I2C_MSA_SA_S /;"	d
I2C_MTPR_HS	inc/hw_i2c.h	/^#define I2C_MTPR_HS /;"	d
I2C_MTPR_TPR_M	inc/hw_i2c.h	/^#define I2C_MTPR_TPR_M /;"	d
I2C_MTPR_TPR_S	inc/hw_i2c.h	/^#define I2C_MTPR_TPR_S /;"	d
I2C_MUXROUTE_LN0ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN0ROUTE_M /;"	d
I2C_MUXROUTE_LN0ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN0ROUTE_S /;"	d
I2C_MUXROUTE_LN1ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN1ROUTE_M /;"	d
I2C_MUXROUTE_LN1ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN1ROUTE_S /;"	d
I2C_MUXROUTE_LN2ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN2ROUTE_M /;"	d
I2C_MUXROUTE_LN2ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN2ROUTE_S /;"	d
I2C_MUXROUTE_LN3ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN3ROUTE_M /;"	d
I2C_MUXROUTE_LN3ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN3ROUTE_S /;"	d
I2C_MUXROUTE_LN4ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN4ROUTE_M /;"	d
I2C_MUXROUTE_LN4ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN4ROUTE_S /;"	d
I2C_MUXROUTE_LN5ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN5ROUTE_M /;"	d
I2C_MUXROUTE_LN5ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN5ROUTE_S /;"	d
I2C_MUXROUTE_LN6ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN6ROUTE_M /;"	d
I2C_MUXROUTE_LN6ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN6ROUTE_S /;"	d
I2C_MUXROUTE_LN7ROUTE_M	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN7ROUTE_M /;"	d
I2C_MUXROUTE_LN7ROUTE_S	inc/hw_i2c.h	/^#define I2C_MUXROUTE_LN7ROUTE_S /;"	d
I2C_OBSMUXSEL0_LN0_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN0_M /;"	d
I2C_OBSMUXSEL0_LN0_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN0_S /;"	d
I2C_OBSMUXSEL0_LN1_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN1_M /;"	d
I2C_OBSMUXSEL0_LN1_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN1_S /;"	d
I2C_OBSMUXSEL0_LN2_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN2_M /;"	d
I2C_OBSMUXSEL0_LN2_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN2_S /;"	d
I2C_OBSMUXSEL0_LN3_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN3_M /;"	d
I2C_OBSMUXSEL0_LN3_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL0_LN3_S /;"	d
I2C_OBSMUXSEL1_LN4_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN4_M /;"	d
I2C_OBSMUXSEL1_LN4_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN4_S /;"	d
I2C_OBSMUXSEL1_LN5_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN5_M /;"	d
I2C_OBSMUXSEL1_LN5_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN5_S /;"	d
I2C_OBSMUXSEL1_LN6_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN6_M /;"	d
I2C_OBSMUXSEL1_LN6_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN6_S /;"	d
I2C_OBSMUXSEL1_LN7_M	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN7_M /;"	d
I2C_OBSMUXSEL1_LN7_S	inc/hw_i2c.h	/^#define I2C_OBSMUXSEL1_LN7_S /;"	d
I2C_O_CC	inc/hw_i2c.h	/^#define I2C_O_CC /;"	d
I2C_O_FIFOCTL	inc/hw_i2c.h	/^#define I2C_O_FIFOCTL /;"	d
I2C_O_FIFODATA	inc/hw_i2c.h	/^#define I2C_O_FIFODATA /;"	d
I2C_O_FIFOSTATUS	inc/hw_i2c.h	/^#define I2C_O_FIFOSTATUS /;"	d
I2C_O_MBCNT	inc/hw_i2c.h	/^#define I2C_O_MBCNT /;"	d
I2C_O_MBLEN	inc/hw_i2c.h	/^#define I2C_O_MBLEN /;"	d
I2C_O_MBMON	inc/hw_i2c.h	/^#define I2C_O_MBMON /;"	d
I2C_O_MCLKOCNT	inc/hw_i2c.h	/^#define I2C_O_MCLKOCNT /;"	d
I2C_O_MCR	inc/hw_i2c.h	/^#define I2C_O_MCR /;"	d
I2C_O_MCS	inc/hw_i2c.h	/^#define I2C_O_MCS /;"	d
I2C_O_MDR	inc/hw_i2c.h	/^#define I2C_O_MDR /;"	d
I2C_O_MICR	inc/hw_i2c.h	/^#define I2C_O_MICR /;"	d
I2C_O_MIMR	inc/hw_i2c.h	/^#define I2C_O_MIMR /;"	d
I2C_O_MMIS	inc/hw_i2c.h	/^#define I2C_O_MMIS /;"	d
I2C_O_MRIS	inc/hw_i2c.h	/^#define I2C_O_MRIS /;"	d
I2C_O_MSA	inc/hw_i2c.h	/^#define I2C_O_MSA /;"	d
I2C_O_MTPR	inc/hw_i2c.h	/^#define I2C_O_MTPR /;"	d
I2C_O_MUXROUTE	inc/hw_i2c.h	/^#define I2C_O_MUXROUTE /;"	d
I2C_O_OBSMUXSEL0	inc/hw_i2c.h	/^#define I2C_O_OBSMUXSEL0 /;"	d
I2C_O_OBSMUXSEL1	inc/hw_i2c.h	/^#define I2C_O_OBSMUXSEL1 /;"	d
I2C_O_PC	inc/hw_i2c.h	/^#define I2C_O_PC /;"	d
I2C_O_PP	inc/hw_i2c.h	/^#define I2C_O_PP /;"	d
I2C_O_PV	inc/hw_i2c.h	/^#define I2C_O_PV /;"	d
I2C_O_SACKCTL	inc/hw_i2c.h	/^#define I2C_O_SACKCTL /;"	d
I2C_O_SCSR	inc/hw_i2c.h	/^#define I2C_O_SCSR /;"	d
I2C_O_SDR	inc/hw_i2c.h	/^#define I2C_O_SDR /;"	d
I2C_O_SICR	inc/hw_i2c.h	/^#define I2C_O_SICR /;"	d
I2C_O_SIMR	inc/hw_i2c.h	/^#define I2C_O_SIMR /;"	d
I2C_O_SMIS	inc/hw_i2c.h	/^#define I2C_O_SMIS /;"	d
I2C_O_SOAR	inc/hw_i2c.h	/^#define I2C_O_SOAR /;"	d
I2C_O_SOAR2	inc/hw_i2c.h	/^#define I2C_O_SOAR2 /;"	d
I2C_O_SRIS	inc/hw_i2c.h	/^#define I2C_O_SRIS /;"	d
I2C_PC_HS	inc/hw_i2c.h	/^#define I2C_PC_HS /;"	d
I2C_PP_HS	inc/hw_i2c.h	/^#define I2C_PP_HS /;"	d
I2C_PV_MAJOR_M	inc/hw_i2c.h	/^#define I2C_PV_MAJOR_M /;"	d
I2C_PV_MAJOR_S	inc/hw_i2c.h	/^#define I2C_PV_MAJOR_S /;"	d
I2C_PV_MINOR_M	inc/hw_i2c.h	/^#define I2C_PV_MINOR_M /;"	d
I2C_PV_MINOR_S	inc/hw_i2c.h	/^#define I2C_PV_MINOR_S /;"	d
I2C_SACKCTL_ACKOEN	inc/hw_i2c.h	/^#define I2C_SACKCTL_ACKOEN /;"	d
I2C_SACKCTL_ACKOVAL	inc/hw_i2c.h	/^#define I2C_SACKCTL_ACKOVAL /;"	d
I2C_SCSR_ACTDMARX	inc/hw_i2c.h	/^#define I2C_SCSR_ACTDMARX /;"	d
I2C_SCSR_ACTDMATX	inc/hw_i2c.h	/^#define I2C_SCSR_ACTDMATX /;"	d
I2C_SCSR_DA	inc/hw_i2c.h	/^#define I2C_SCSR_DA /;"	d
I2C_SCSR_FBR	inc/hw_i2c.h	/^#define I2C_SCSR_FBR /;"	d
I2C_SCSR_OAR2SEL	inc/hw_i2c.h	/^#define I2C_SCSR_OAR2SEL /;"	d
I2C_SCSR_QCMDRW	inc/hw_i2c.h	/^#define I2C_SCSR_QCMDRW /;"	d
I2C_SCSR_QCMDST	inc/hw_i2c.h	/^#define I2C_SCSR_QCMDST /;"	d
I2C_SCSR_TREQ	inc/hw_i2c.h	/^#define I2C_SCSR_TREQ /;"	d
I2C_SDR_DATA_M	inc/hw_i2c.h	/^#define I2C_SDR_DATA_M /;"	d
I2C_SDR_DATA_S	inc/hw_i2c.h	/^#define I2C_SDR_DATA_S /;"	d
I2C_SICR_DATAIC	inc/hw_i2c.h	/^#define I2C_SICR_DATAIC /;"	d
I2C_SICR_DMARXIC	inc/hw_i2c.h	/^#define I2C_SICR_DMARXIC /;"	d
I2C_SICR_DMATXIC	inc/hw_i2c.h	/^#define I2C_SICR_DMATXIC /;"	d
I2C_SICR_RXFFIC	inc/hw_i2c.h	/^#define I2C_SICR_RXFFIC /;"	d
I2C_SICR_RXIC	inc/hw_i2c.h	/^#define I2C_SICR_RXIC /;"	d
I2C_SICR_STARTIC	inc/hw_i2c.h	/^#define I2C_SICR_STARTIC /;"	d
I2C_SICR_STOPIC	inc/hw_i2c.h	/^#define I2C_SICR_STOPIC /;"	d
I2C_SICR_TXFEIC	inc/hw_i2c.h	/^#define I2C_SICR_TXFEIC /;"	d
I2C_SICR_TXIC	inc/hw_i2c.h	/^#define I2C_SICR_TXIC /;"	d
I2C_SIMR_DATAIM	inc/hw_i2c.h	/^#define I2C_SIMR_DATAIM /;"	d
I2C_SIMR_DMARXIM	inc/hw_i2c.h	/^#define I2C_SIMR_DMARXIM /;"	d
I2C_SIMR_DMATXIM	inc/hw_i2c.h	/^#define I2C_SIMR_DMATXIM /;"	d
I2C_SIMR_IM	inc/hw_i2c.h	/^#define I2C_SIMR_IM /;"	d
I2C_SIMR_RXIM	inc/hw_i2c.h	/^#define I2C_SIMR_RXIM /;"	d
I2C_SIMR_STARTIM	inc/hw_i2c.h	/^#define I2C_SIMR_STARTIM /;"	d
I2C_SIMR_STOPIM	inc/hw_i2c.h	/^#define I2C_SIMR_STOPIM /;"	d
I2C_SIMR_TXFEIM	inc/hw_i2c.h	/^#define I2C_SIMR_TXFEIM /;"	d
I2C_SIMR_TXIM	inc/hw_i2c.h	/^#define I2C_SIMR_TXIM /;"	d
I2C_SLAVE_ACT_NONE	driverlib/i2c.h	/^#define I2C_SLAVE_ACT_NONE /;"	d
I2C_SLAVE_ACT_OWN2SEL	driverlib/i2c.h	/^#define I2C_SLAVE_ACT_OWN2SEL /;"	d
I2C_SLAVE_ACT_QCMD	driverlib/i2c.h	/^#define I2C_SLAVE_ACT_QCMD /;"	d
I2C_SLAVE_ACT_QCMD_DATA	driverlib/i2c.h	/^#define I2C_SLAVE_ACT_QCMD_DATA /;"	d
I2C_SLAVE_ACT_RREQ	driverlib/i2c.h	/^#define I2C_SLAVE_ACT_RREQ /;"	d
I2C_SLAVE_ACT_RREQ_FBR	driverlib/i2c.h	/^#define I2C_SLAVE_ACT_RREQ_FBR /;"	d
I2C_SLAVE_ACT_TREQ	driverlib/i2c.h	/^#define I2C_SLAVE_ACT_TREQ /;"	d
I2C_SLAVE_INT_DATA	driverlib/i2c.h	/^#define I2C_SLAVE_INT_DATA /;"	d
I2C_SLAVE_INT_RX_DMA_DONE	driverlib/i2c.h	/^#define I2C_SLAVE_INT_RX_DMA_DONE /;"	d
I2C_SLAVE_INT_RX_FIFO_FULL	driverlib/i2c.h	/^#define I2C_SLAVE_INT_RX_FIFO_FULL /;"	d
I2C_SLAVE_INT_RX_FIFO_REQ	driverlib/i2c.h	/^#define I2C_SLAVE_INT_RX_FIFO_REQ /;"	d
I2C_SLAVE_INT_START	driverlib/i2c.h	/^#define I2C_SLAVE_INT_START /;"	d
I2C_SLAVE_INT_STOP	driverlib/i2c.h	/^#define I2C_SLAVE_INT_STOP /;"	d
I2C_SLAVE_INT_TX_DMA_DONE	driverlib/i2c.h	/^#define I2C_SLAVE_INT_TX_DMA_DONE /;"	d
I2C_SLAVE_INT_TX_FIFO_EMPTY	driverlib/i2c.h	/^#define I2C_SLAVE_INT_TX_FIFO_EMPTY /;"	d
I2C_SLAVE_INT_TX_FIFO_REQ	driverlib/i2c.h	/^#define I2C_SLAVE_INT_TX_FIFO_REQ /;"	d
I2C_SLAVE_RX_FIFO_ENABLE	driverlib/i2c.h	/^#define I2C_SLAVE_RX_FIFO_ENABLE /;"	d
I2C_SLAVE_TX_FIFO_ENABLE	driverlib/i2c.h	/^#define I2C_SLAVE_TX_FIFO_ENABLE /;"	d
I2C_SMIS_DATAMIS	inc/hw_i2c.h	/^#define I2C_SMIS_DATAMIS /;"	d
I2C_SMIS_DMARXMIS	inc/hw_i2c.h	/^#define I2C_SMIS_DMARXMIS /;"	d
I2C_SMIS_DMATXMIS	inc/hw_i2c.h	/^#define I2C_SMIS_DMATXMIS /;"	d
I2C_SMIS_RXFFMIS	inc/hw_i2c.h	/^#define I2C_SMIS_RXFFMIS /;"	d
I2C_SMIS_RXMIS	inc/hw_i2c.h	/^#define I2C_SMIS_RXMIS /;"	d
I2C_SMIS_STARTMIS	inc/hw_i2c.h	/^#define I2C_SMIS_STARTMIS /;"	d
I2C_SMIS_STOPMIS	inc/hw_i2c.h	/^#define I2C_SMIS_STOPMIS /;"	d
I2C_SMIS_TXFEMIS	inc/hw_i2c.h	/^#define I2C_SMIS_TXFEMIS /;"	d
I2C_SMIS_TXMIS	inc/hw_i2c.h	/^#define I2C_SMIS_TXMIS /;"	d
I2C_SOAR2_OAR2EN	inc/hw_i2c.h	/^#define I2C_SOAR2_OAR2EN /;"	d
I2C_SOAR2_OAR2_M	inc/hw_i2c.h	/^#define I2C_SOAR2_OAR2_M /;"	d
I2C_SOAR2_OAR2_S	inc/hw_i2c.h	/^#define I2C_SOAR2_OAR2_S /;"	d
I2C_SOAR_OAR_M	inc/hw_i2c.h	/^#define I2C_SOAR_OAR_M /;"	d
I2C_SOAR_OAR_S	inc/hw_i2c.h	/^#define I2C_SOAR_OAR_S /;"	d
I2C_SRIS_DATARIS	inc/hw_i2c.h	/^#define I2C_SRIS_DATARIS /;"	d
I2C_SRIS_DMARXRIS	inc/hw_i2c.h	/^#define I2C_SRIS_DMARXRIS /;"	d
I2C_SRIS_DMATXRIS	inc/hw_i2c.h	/^#define I2C_SRIS_DMATXRIS /;"	d
I2C_SRIS_RIS	inc/hw_i2c.h	/^#define I2C_SRIS_RIS /;"	d
I2C_SRIS_RXRIS	inc/hw_i2c.h	/^#define I2C_SRIS_RXRIS /;"	d
I2C_SRIS_STARTRIS	inc/hw_i2c.h	/^#define I2C_SRIS_STARTRIS /;"	d
I2C_SRIS_STOPRIS	inc/hw_i2c.h	/^#define I2C_SRIS_STOPRIS /;"	d
I2C_SRIS_TXFERIS	inc/hw_i2c.h	/^#define I2C_SRIS_TXFERIS /;"	d
I2C_SRIS_TXRIS	inc/hw_i2c.h	/^#define I2C_SRIS_TXRIS /;"	d
I2SConfigSetExpClk	driverlib/i2s.c	/^void I2SConfigSetExpClk(unsigned long ulBase, unsigned long ulI2SClk,$/;"	f
I2SDataGet	driverlib/i2s.c	/^void I2SDataGet(unsigned long ulBase, unsigned long ulDataLine,$/;"	f
I2SDataGetNonBlocking	driverlib/i2s.c	/^long I2SDataGetNonBlocking(unsigned long ulBase, unsigned long ulDataLine,$/;"	f
I2SDataPut	driverlib/i2s.c	/^void I2SDataPut(unsigned long ulBase, unsigned long ulDataLine,$/;"	f
I2SDataPutNonBlocking	driverlib/i2s.c	/^long I2SDataPutNonBlocking(unsigned long ulBase,  unsigned long ulDataLine,$/;"	f
I2SDisable	driverlib/i2s.c	/^void I2SDisable(unsigned long ulBase)$/;"	f
I2SEnable	driverlib/i2s.c	/^void I2SEnable(unsigned long ulBase, unsigned long ulMode)$/;"	f
I2SGBLEnable	driverlib/i2s.c	/^static void I2SGBLEnable(unsigned long ulBase, unsigned long ulFlag)$/;"	f	file:
I2SIntClear	driverlib/i2s.c	/^void I2SIntClear(unsigned long ulBase, unsigned long ulStatFlags)$/;"	f
I2SIntDisable	driverlib/i2s.c	/^void I2SIntDisable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
I2SIntEnable	driverlib/i2s.c	/^void I2SIntEnable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
I2SIntRegister	driverlib/i2s.c	/^void I2SIntRegister(unsigned long ulBase, void (*pfnHandler)(void))$/;"	f
I2SIntStatus	driverlib/i2s.c	/^unsigned long I2SIntStatus(unsigned long ulBase)$/;"	f
I2SIntUnregister	driverlib/i2s.c	/^void I2SIntUnregister(unsigned long ulBase)$/;"	f
I2SRxActiveSlotSet	driverlib/i2s.c	/^void I2SRxActiveSlotSet(unsigned long ulBase, unsigned long ulActSlot)$/;"	f
I2SRxFIFODisable	driverlib/i2s.c	/^void I2SRxFIFODisable(unsigned long ulBase)$/;"	f
I2SRxFIFOEnable	driverlib/i2s.c	/^void I2SRxFIFOEnable(unsigned long ulBase, unsigned long ulRxLevel,$/;"	f
I2SRxFIFOStatusGet	driverlib/i2s.c	/^unsigned long I2SRxFIFOStatusGet(unsigned long ulBase)$/;"	f
I2SSerializerConfig	driverlib/i2s.c	/^void I2SSerializerConfig(unsigned long ulBase, unsigned long ulDataLine,$/;"	f
I2STxActiveSlotSet	driverlib/i2s.c	/^void I2STxActiveSlotSet(unsigned long ulBase, unsigned long ulActSlot)$/;"	f
I2STxFIFODisable	driverlib/i2s.c	/^void I2STxFIFODisable(unsigned long ulBase)$/;"	f
I2STxFIFOEnable	driverlib/i2s.c	/^void I2STxFIFOEnable(unsigned long ulBase, unsigned long ulTxLevel,$/;"	f
I2STxFIFOStatusGet	driverlib/i2s.c	/^unsigned long I2STxFIFOStatusGet(unsigned long ulBase)$/;"	f
I2S_ACT_SLOT_EVEN	driverlib/i2s.h	/^#define I2S_ACT_SLOT_EVEN /;"	d
I2S_ACT_SLOT_ODD	driverlib/i2s.h	/^#define I2S_ACT_SLOT_ODD /;"	d
I2S_BASE	inc/hw_memmap.h	/^#define I2S_BASE /;"	d
I2S_DATA_LINE_0	driverlib/i2s.h	/^#define I2S_DATA_LINE_0 /;"	d
I2S_DATA_LINE_1	driverlib/i2s.h	/^#define I2S_DATA_LINE_1 /;"	d
I2S_INACT_HIGH_LEVEL	driverlib/i2s.h	/^#define I2S_INACT_HIGH_LEVEL /;"	d
I2S_INACT_LOW_LEVEL	driverlib/i2s.h	/^#define I2S_INACT_LOW_LEVEL /;"	d
I2S_INACT_TRI_STATE	driverlib/i2s.h	/^#define I2S_INACT_TRI_STATE /;"	d
I2S_INT_RDATA	driverlib/i2s.h	/^#define I2S_INT_RDATA /;"	d
I2S_INT_RDMA	driverlib/i2s.h	/^#define I2S_INT_RDMA /;"	d
I2S_INT_RLAST	driverlib/i2s.h	/^#define I2S_INT_RLAST /;"	d
I2S_INT_ROVRN	driverlib/i2s.h	/^#define I2S_INT_ROVRN /;"	d
I2S_INT_RSTAFRM	driverlib/i2s.h	/^#define I2S_INT_RSTAFRM /;"	d
I2S_INT_RSYNCERR	driverlib/i2s.h	/^#define I2S_INT_RSYNCERR /;"	d
I2S_INT_XDATA	driverlib/i2s.h	/^#define I2S_INT_XDATA /;"	d
I2S_INT_XDMA	driverlib/i2s.h	/^#define I2S_INT_XDMA	/;"	d
I2S_INT_XLAST	driverlib/i2s.h	/^#define I2S_INT_XLAST /;"	d
I2S_INT_XSTAFRM	driverlib/i2s.h	/^#define I2S_INT_XSTAFRM /;"	d
I2S_INT_XSYNCERR	driverlib/i2s.h	/^#define I2S_INT_XSYNCERR /;"	d
I2S_INT_XUNDRN	driverlib/i2s.h	/^#define I2S_INT_XUNDRN	/;"	d
I2S_MODE_MASTER	driverlib/i2s.h	/^#define I2S_MODE_MASTER /;"	d
I2S_MODE_SLAVE	driverlib/i2s.h	/^#define I2S_MODE_SLAVE /;"	d
I2S_MODE_TX_ONLY	driverlib/i2s.h	/^#define I2S_MODE_TX_ONLY /;"	d
I2S_MODE_TX_RX_SYNC	driverlib/i2s.h	/^#define I2S_MODE_TX_RX_SYNC /;"	d
I2S_PORT_CPU	driverlib/i2s.h	/^#define I2S_PORT_CPU /;"	d
I2S_PORT_DMA	driverlib/i2s.h	/^#define I2S_PORT_DMA /;"	d
I2S_RX_DMA_PORT	driverlib/i2s.h	/^#define I2S_RX_DMA_PORT /;"	d
I2S_SER_MODE_DISABLE	driverlib/i2s.h	/^#define I2S_SER_MODE_DISABLE /;"	d
I2S_SER_MODE_RX	driverlib/i2s.h	/^#define I2S_SER_MODE_RX /;"	d
I2S_SER_MODE_TX	driverlib/i2s.h	/^#define I2S_SER_MODE_TX /;"	d
I2S_SLOT_SIZE_16	driverlib/i2s.h	/^#define I2S_SLOT_SIZE_16 /;"	d
I2S_SLOT_SIZE_24	driverlib/i2s.h	/^#define I2S_SLOT_SIZE_24 /;"	d
I2S_SLOT_SIZE_8	driverlib/i2s.h	/^#define I2S_SLOT_SIZE_8 /;"	d
I2S_STS_RDATA	driverlib/i2s.h	/^#define I2S_STS_RDATA /;"	d
I2S_STS_RDMA	driverlib/i2s.h	/^#define I2S_STS_RDMA /;"	d
I2S_STS_RDMAERR	driverlib/i2s.h	/^#define I2S_STS_RDMAERR /;"	d
I2S_STS_RERR	driverlib/i2s.h	/^#define I2S_STS_RERR /;"	d
I2S_STS_RLAST	driverlib/i2s.h	/^#define I2S_STS_RLAST /;"	d
I2S_STS_ROVERN	driverlib/i2s.h	/^#define I2S_STS_ROVERN	/;"	d
I2S_STS_RSTAFRM	driverlib/i2s.h	/^#define I2S_STS_RSTAFRM /;"	d
I2S_STS_RSYNCERR	driverlib/i2s.h	/^#define I2S_STS_RSYNCERR /;"	d
I2S_STS_XDATA	driverlib/i2s.h	/^#define I2S_STS_XDATA	/;"	d
I2S_STS_XDMA	driverlib/i2s.h	/^#define I2S_STS_XDMA	/;"	d
I2S_STS_XDMAERR	driverlib/i2s.h	/^#define I2S_STS_XDMAERR	/;"	d
I2S_STS_XERR	driverlib/i2s.h	/^#define I2S_STS_XERR /;"	d
I2S_STS_XLAST	driverlib/i2s.h	/^#define I2S_STS_XLAST	/;"	d
I2S_STS_XSTAFRM	driverlib/i2s.h	/^#define I2S_STS_XSTAFRM	/;"	d
I2S_STS_XSYNCERR	driverlib/i2s.h	/^#define I2S_STS_XSYNCERR /;"	d
I2S_STS_XUNDRN	driverlib/i2s.h	/^#define I2S_STS_XUNDRN	/;"	d
I2S_TX_DMA_PORT	driverlib/i2s.h	/^#define I2S_TX_DMA_PORT /;"	d
INPUT	Energia.h	/^#define INPUT /;"	d
INPUT_PULLDOWN	Energia.h	/^#define INPUT_PULLDOWN /;"	d
INPUT_PULLUP	Energia.h	/^#define INPUT_PULLUP /;"	d
INT_ADCCH0	inc/hw_ints.h	/^#define INT_ADCCH0 /;"	d
INT_ADCCH1	inc/hw_ints.h	/^#define INT_ADCCH1 /;"	d
INT_ADCCH2	inc/hw_ints.h	/^#define INT_ADCCH2 /;"	d
INT_ADCCH3	inc/hw_ints.h	/^#define INT_ADCCH3 /;"	d
INT_AES	inc/hw_ints.h	/^#define INT_AES /;"	d
INT_BOTH_EDGE	driverlib/gpio_hal.h	/^        INT_BOTH_EDGE = GPIO_BOTH_EDGES,$/;"	e	enum:gpio_int_type
INT_CAMERA	inc/hw_ints.h	/^#define INT_CAMERA /;"	d
INT_DES	inc/hw_ints.h	/^#define INT_DES /;"	d
INT_FALLING_EDGE	driverlib/gpio_hal.h	/^        INT_FALLING_EDGE = GPIO_FALLING_EDGE,$/;"	e	enum:gpio_int_type
INT_FLASH	inc/hw_ints.h	/^#define INT_FLASH /;"	d
INT_GPIOA0	inc/hw_ints.h	/^#define INT_GPIOA0 /;"	d
INT_GPIOA1	inc/hw_ints.h	/^#define INT_GPIOA1 /;"	d
INT_GPIOA2	inc/hw_ints.h	/^#define INT_GPIOA2 /;"	d
INT_GPIOA3	inc/hw_ints.h	/^#define INT_GPIOA3 /;"	d
INT_GSPI	inc/hw_ints.h	/^#define INT_GSPI /;"	d
INT_I2CA0	inc/hw_ints.h	/^#define INT_I2CA0 /;"	d
INT_I2S	inc/hw_ints.h	/^#define INT_I2S /;"	d
INT_LEVEL_HIGH	driverlib/gpio_hal.h	/^        INT_LEVEL_HIGH = GPIO_HIGH_LEVEL$/;"	e	enum:gpio_int_type
INT_LEVEL_LOW	driverlib/gpio_hal.h	/^        INT_LEVEL_LOW = GPIO_LOW_LEVEL,$/;"	e	enum:gpio_int_type
INT_LSPI	inc/hw_ints.h	/^#define INT_LSPI /;"	d
INT_MMCHS	inc/hw_ints.h	/^#define INT_MMCHS /;"	d
INT_NWPIC	inc/hw_ints.h	/^#define INT_NWPIC /;"	d
INT_PRCM	inc/hw_ints.h	/^#define INT_PRCM /;"	d
INT_PRIORITY_LVL_0	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_0 /;"	d
INT_PRIORITY_LVL_1	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_1 /;"	d
INT_PRIORITY_LVL_2	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_2 /;"	d
INT_PRIORITY_LVL_3	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_3 /;"	d
INT_PRIORITY_LVL_4	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_4 /;"	d
INT_PRIORITY_LVL_5	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_5 /;"	d
INT_PRIORITY_LVL_6	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_6 /;"	d
INT_PRIORITY_LVL_7	driverlib/interrupt.h	/^#define INT_PRIORITY_LVL_7 /;"	d
INT_PRIORITY_MASK	driverlib/interrupt.h	/^#define INT_PRIORITY_MASK /;"	d
INT_RISING_EDGE	driverlib/gpio_hal.h	/^        INT_RISING_EDGE = GPIO_RISING_EDGE,$/;"	e	enum:gpio_int_type
INT_SHA	inc/hw_ints.h	/^#define INT_SHA /;"	d
INT_SSPI	inc/hw_ints.h	/^#define INT_SSPI /;"	d
INT_TIMERA0A	inc/hw_ints.h	/^#define INT_TIMERA0A /;"	d
INT_TIMERA0B	inc/hw_ints.h	/^#define INT_TIMERA0B /;"	d
INT_TIMERA1A	inc/hw_ints.h	/^#define INT_TIMERA1A /;"	d
INT_TIMERA1B	inc/hw_ints.h	/^#define INT_TIMERA1B /;"	d
INT_TIMERA2A	inc/hw_ints.h	/^#define INT_TIMERA2A /;"	d
INT_TIMERA2B	inc/hw_ints.h	/^#define INT_TIMERA2B /;"	d
INT_TIMERA3A	inc/hw_ints.h	/^#define INT_TIMERA3A /;"	d
INT_TIMERA3B	inc/hw_ints.h	/^#define INT_TIMERA3B /;"	d
INT_UARTA0	inc/hw_ints.h	/^#define INT_UARTA0 /;"	d
INT_UARTA1	inc/hw_ints.h	/^#define INT_UARTA1 /;"	d
INT_UDMA	inc/hw_ints.h	/^#define INT_UDMA /;"	d
INT_UDMAERR	inc/hw_ints.h	/^#define INT_UDMAERR /;"	d
INT_WDT	inc/hw_ints.h	/^#define INT_WDT /;"	d
IPATH	driverlib/Makefile	/^IPATH=..$/;"	m
IPAddress	IPAddress.cpp	/^IPAddress::IPAddress()$/;"	f	class:IPAddress
IPAddress	IPAddress.cpp	/^IPAddress::IPAddress(const uint8_t *address)$/;"	f	class:IPAddress
IPAddress	IPAddress.cpp	/^IPAddress::IPAddress(uint32_t address)$/;"	f	class:IPAddress
IPAddress	IPAddress.cpp	/^IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)$/;"	f	class:IPAddress
IPAddress	IPAddress.h	/^class IPAddress : public Printable {$/;"	c
IPAddress_h	IPAddress.h	/^#define IPAddress_h$/;"	d
IS_RTC_USED	driverlib/prcm.c	/^#define IS_RTC_USED(/;"	d	file:
IntDefaultHandler	driverlib/interrupt.c	/^IntDefaultHandler(void)$/;"	f	file:
IntDefaultHandler	startup_gcc.c	/^IntDefaultHandler(void)$/;"	f	file:
IntDisable	driverlib/interrupt.c	/^IntDisable(unsigned long ulInterrupt)$/;"	f
IntEnable	driverlib/interrupt.c	/^IntEnable(unsigned long ulInterrupt)$/;"	f
IntMasterDisable	driverlib/interrupt.c	/^IntMasterDisable(void)$/;"	f
IntMasterEnable	driverlib/interrupt.c	/^IntMasterEnable(void)$/;"	f
IntPendClear	driverlib/interrupt.c	/^IntPendClear(unsigned long ulInterrupt)$/;"	f
IntPendSet	driverlib/interrupt.c	/^IntPendSet(unsigned long ulInterrupt)$/;"	f
IntPriorityGet	driverlib/interrupt.c	/^IntPriorityGet(unsigned long ulInterrupt)$/;"	f
IntPriorityGroupingGet	driverlib/interrupt.c	/^IntPriorityGroupingGet(void)$/;"	f
IntPriorityGroupingSet	driverlib/interrupt.c	/^IntPriorityGroupingSet(unsigned long ulBits)$/;"	f
IntPriorityMaskGet	driverlib/interrupt.c	/^IntPriorityMaskGet(void)$/;"	f
IntPriorityMaskSet	driverlib/interrupt.c	/^IntPriorityMaskSet(unsigned long ulPriorityMask)$/;"	f
IntPrioritySet	driverlib/interrupt.c	/^IntPrioritySet(unsigned long ulInterrupt, unsigned char ucPriority)$/;"	f
IntRegister	driverlib/interrupt.c	/^IntRegister(unsigned long ulInterrupt, void (*pfnHandler)(void))$/;"	f
IntUnregister	driverlib/interrupt.c	/^IntUnregister(unsigned long ulInterrupt)$/;"	f
IntVTableBaseSet	driverlib/interrupt.c	/^IntVTableBaseSet(unsigned long ulVtableBase)$/;"	f
IsRTCUsed	driverlib/prcm.c	/^static tBoolean IsRTCUsed(void)$/;"	f	file:
LOW	Energia.h	/^#define LOW /;"	d
LSBFIRST	Energia.h	/^#define LSBFIRST /;"	d
LSPI_BASE	inc/hw_memmap.h	/^#define LSPI_BASE /;"	d
MACAddress	MACAddress.cpp	/^MACAddress::MACAddress()$/;"	f	class:MACAddress
MACAddress	MACAddress.cpp	/^MACAddress::MACAddress(const uint8_t *address)$/;"	f	class:MACAddress
MACAddress	MACAddress.cpp	/^MACAddress::MACAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet, uint8_t fifth_octet, uint8_t sixth_octet)$/;"	f	class:MACAddress
MACAddress	MACAddress.h	/^class MACAddress : public Printable {$/;"	c
MACAddress_h	MACAddress.h	/^#define MACAddress_h$/;"	d
MAP_ADCChannelDisable	driverlib/rom_map.h	/^#define MAP_ADCChannelDisable /;"	d
MAP_ADCChannelEnable	driverlib/rom_map.h	/^#define MAP_ADCChannelEnable /;"	d
MAP_ADCChannelGainSet	driverlib/rom_map.h	/^#define MAP_ADCChannelGainSet /;"	d
MAP_ADCChannleGainGet	driverlib/rom_map.h	/^#define MAP_ADCChannleGainGet /;"	d
MAP_ADCDMADisable	driverlib/rom_map.h	/^#define MAP_ADCDMADisable /;"	d
MAP_ADCDMAEnable	driverlib/rom_map.h	/^#define MAP_ADCDMAEnable /;"	d
MAP_ADCDisable	driverlib/rom_map.h	/^#define MAP_ADCDisable /;"	d
MAP_ADCEnable	driverlib/rom_map.h	/^#define MAP_ADCEnable /;"	d
MAP_ADCFIFOLvlGet	driverlib/rom_map.h	/^#define MAP_ADCFIFOLvlGet /;"	d
MAP_ADCFIFORead	driverlib/rom_map.h	/^#define MAP_ADCFIFORead /;"	d
MAP_ADCIntClear	driverlib/rom_map.h	/^#define MAP_ADCIntClear /;"	d
MAP_ADCIntDisable	driverlib/rom_map.h	/^#define MAP_ADCIntDisable /;"	d
MAP_ADCIntEnable	driverlib/rom_map.h	/^#define MAP_ADCIntEnable /;"	d
MAP_ADCIntRegister	driverlib/rom_map.h	/^#define MAP_ADCIntRegister /;"	d
MAP_ADCIntStatus	driverlib/rom_map.h	/^#define MAP_ADCIntStatus /;"	d
MAP_ADCIntUnregister	driverlib/rom_map.h	/^#define MAP_ADCIntUnregister /;"	d
MAP_ADCTimerConfig	driverlib/rom_map.h	/^#define MAP_ADCTimerConfig /;"	d
MAP_ADCTimerDisable	driverlib/rom_map.h	/^#define MAP_ADCTimerDisable /;"	d
MAP_ADCTimerEnable	driverlib/rom_map.h	/^#define MAP_ADCTimerEnable /;"	d
MAP_ADCTimerReset	driverlib/rom_map.h	/^#define MAP_ADCTimerReset /;"	d
MAP_ADCTimerValueGet	driverlib/rom_map.h	/^#define MAP_ADCTimerValueGet /;"	d
MAP_AESAuthDataLengthSet	driverlib/rom_map.h	/^#define MAP_AESAuthDataLengthSet /;"	d
MAP_AESConfigSet	driverlib/rom_map.h	/^#define MAP_AESConfigSet /;"	d
MAP_AESDMADisable	driverlib/rom_map.h	/^#define MAP_AESDMADisable /;"	d
MAP_AESDMAEnable	driverlib/rom_map.h	/^#define MAP_AESDMAEnable /;"	d
MAP_AESDataLengthSet	driverlib/rom_map.h	/^#define MAP_AESDataLengthSet /;"	d
MAP_AESDataMAC	driverlib/rom_map.h	/^#define MAP_AESDataMAC /;"	d
MAP_AESDataProcess	driverlib/rom_map.h	/^#define MAP_AESDataProcess /;"	d
MAP_AESDataProcessAE	driverlib/rom_map.h	/^#define MAP_AESDataProcessAE /;"	d
MAP_AESDataRead	driverlib/rom_map.h	/^#define MAP_AESDataRead /;"	d
MAP_AESDataReadNonBlocking	driverlib/rom_map.h	/^#define MAP_AESDataReadNonBlocking /;"	d
MAP_AESDataWrite	driverlib/rom_map.h	/^#define MAP_AESDataWrite /;"	d
MAP_AESDataWriteNonBlocking	driverlib/rom_map.h	/^#define MAP_AESDataWriteNonBlocking /;"	d
MAP_AESIVSet	driverlib/rom_map.h	/^#define MAP_AESIVSet /;"	d
MAP_AESIntClear	driverlib/rom_map.h	/^#define MAP_AESIntClear /;"	d
MAP_AESIntDisable	driverlib/rom_map.h	/^#define MAP_AESIntDisable /;"	d
MAP_AESIntEnable	driverlib/rom_map.h	/^#define MAP_AESIntEnable /;"	d
MAP_AESIntRegister	driverlib/rom_map.h	/^#define MAP_AESIntRegister /;"	d
MAP_AESIntStatus	driverlib/rom_map.h	/^#define MAP_AESIntStatus /;"	d
MAP_AESIntUnregister	driverlib/rom_map.h	/^#define MAP_AESIntUnregister /;"	d
MAP_AESKey1Set	driverlib/rom_map.h	/^#define MAP_AESKey1Set /;"	d
MAP_AESKey2Set	driverlib/rom_map.h	/^#define MAP_AESKey2Set /;"	d
MAP_AESKey3Set	driverlib/rom_map.h	/^#define MAP_AESKey3Set /;"	d
MAP_AESTagRead	driverlib/rom_map.h	/^#define MAP_AESTagRead /;"	d
MAP_CRCConfigSet	driverlib/rom_map.h	/^#define MAP_CRCConfigSet /;"	d
MAP_CRCDataProcess	driverlib/rom_map.h	/^#define MAP_CRCDataProcess /;"	d
MAP_CRCDataWrite	driverlib/rom_map.h	/^#define MAP_CRCDataWrite /;"	d
MAP_CRCResultRead	driverlib/rom_map.h	/^#define MAP_CRCResultRead /;"	d
MAP_CRCSeedSet	driverlib/rom_map.h	/^#define MAP_CRCSeedSet /;"	d
MAP_CameraBufferRead	driverlib/rom_map.h	/^#define MAP_CameraBufferRead /;"	d
MAP_CameraCaptureStart	driverlib/rom_map.h	/^#define MAP_CameraCaptureStart /;"	d
MAP_CameraCaptureStop	driverlib/rom_map.h	/^#define MAP_CameraCaptureStop /;"	d
MAP_CameraDMADisable	driverlib/rom_map.h	/^#define MAP_CameraDMADisable /;"	d
MAP_CameraDMAEnable	driverlib/rom_map.h	/^#define MAP_CameraDMAEnable /;"	d
MAP_CameraIntClear	driverlib/rom_map.h	/^#define MAP_CameraIntClear /;"	d
MAP_CameraIntDisable	driverlib/rom_map.h	/^#define MAP_CameraIntDisable /;"	d
MAP_CameraIntEnable	driverlib/rom_map.h	/^#define MAP_CameraIntEnable /;"	d
MAP_CameraIntRegister	driverlib/rom_map.h	/^#define MAP_CameraIntRegister /;"	d
MAP_CameraIntStatus	driverlib/rom_map.h	/^#define MAP_CameraIntStatus /;"	d
MAP_CameraIntUnregister	driverlib/rom_map.h	/^#define MAP_CameraIntUnregister /;"	d
MAP_CameraParamsConfig	driverlib/rom_map.h	/^#define MAP_CameraParamsConfig /;"	d
MAP_CameraReset	driverlib/rom_map.h	/^#define MAP_CameraReset /;"	d
MAP_CameraThresholdSet	driverlib/rom_map.h	/^#define MAP_CameraThresholdSet /;"	d
MAP_CameraXClkConfig	driverlib/rom_map.h	/^#define MAP_CameraXClkConfig /;"	d
MAP_CameraXClkSet	driverlib/rom_map.h	/^#define MAP_CameraXClkSet /;"	d
MAP_DESConfigSet	driverlib/rom_map.h	/^#define MAP_DESConfigSet /;"	d
MAP_DESDMADisable	driverlib/rom_map.h	/^#define MAP_DESDMADisable /;"	d
MAP_DESDMAEnable	driverlib/rom_map.h	/^#define MAP_DESDMAEnable /;"	d
MAP_DESDataLengthSet	driverlib/rom_map.h	/^#define MAP_DESDataLengthSet /;"	d
MAP_DESDataProcess	driverlib/rom_map.h	/^#define MAP_DESDataProcess /;"	d
MAP_DESDataRead	driverlib/rom_map.h	/^#define MAP_DESDataRead /;"	d
MAP_DESDataReadNonBlocking	driverlib/rom_map.h	/^#define MAP_DESDataReadNonBlocking /;"	d
MAP_DESDataWrite	driverlib/rom_map.h	/^#define MAP_DESDataWrite /;"	d
MAP_DESDataWriteNonBlocking	driverlib/rom_map.h	/^#define MAP_DESDataWriteNonBlocking /;"	d
MAP_DESIVSet	driverlib/rom_map.h	/^#define MAP_DESIVSet /;"	d
MAP_DESIntClear	driverlib/rom_map.h	/^#define MAP_DESIntClear /;"	d
MAP_DESIntDisable	driverlib/rom_map.h	/^#define MAP_DESIntDisable /;"	d
MAP_DESIntEnable	driverlib/rom_map.h	/^#define MAP_DESIntEnable /;"	d
MAP_DESIntRegister	driverlib/rom_map.h	/^#define MAP_DESIntRegister /;"	d
MAP_DESIntStatus	driverlib/rom_map.h	/^#define MAP_DESIntStatus /;"	d
MAP_DESIntUnregister	driverlib/rom_map.h	/^#define MAP_DESIntUnregister /;"	d
MAP_DESKeySet	driverlib/rom_map.h	/^#define MAP_DESKeySet /;"	d
MAP_FlashDisable	driverlib/rom_map.h	/^#define MAP_FlashDisable /;"	d
MAP_FlashErase	driverlib/rom_map.h	/^#define MAP_FlashErase /;"	d
MAP_FlashEraseNonBlocking	driverlib/rom_map.h	/^#define MAP_FlashEraseNonBlocking /;"	d
MAP_FlashIntClear	driverlib/rom_map.h	/^#define MAP_FlashIntClear /;"	d
MAP_FlashIntDisable	driverlib/rom_map.h	/^#define MAP_FlashIntDisable /;"	d
MAP_FlashIntEnable	driverlib/rom_map.h	/^#define MAP_FlashIntEnable /;"	d
MAP_FlashIntRegister	driverlib/rom_map.h	/^#define MAP_FlashIntRegister /;"	d
MAP_FlashIntStatus	driverlib/rom_map.h	/^#define MAP_FlashIntStatus /;"	d
MAP_FlashIntUnregister	driverlib/rom_map.h	/^#define MAP_FlashIntUnregister /;"	d
MAP_FlashMassErase	driverlib/rom_map.h	/^#define MAP_FlashMassErase /;"	d
MAP_FlashMassEraseNonBlocking	driverlib/rom_map.h	/^#define MAP_FlashMassEraseNonBlocking /;"	d
MAP_FlashProgram	driverlib/rom_map.h	/^#define MAP_FlashProgram /;"	d
MAP_FlashProgramNonBlocking	driverlib/rom_map.h	/^#define MAP_FlashProgramNonBlocking /;"	d
MAP_FlashProtectGet	driverlib/rom_map.h	/^#define MAP_FlashProtectGet /;"	d
MAP_GPIODMATriggerDisable	driverlib/rom_map.h	/^#define MAP_GPIODMATriggerDisable /;"	d
MAP_GPIODMATriggerEnable	driverlib/rom_map.h	/^#define MAP_GPIODMATriggerEnable /;"	d
MAP_GPIODirModeGet	driverlib/rom_map.h	/^#define MAP_GPIODirModeGet /;"	d
MAP_GPIODirModeSet	driverlib/rom_map.h	/^#define MAP_GPIODirModeSet /;"	d
MAP_GPIOIntClear	driverlib/rom_map.h	/^#define MAP_GPIOIntClear /;"	d
MAP_GPIOIntDisable	driverlib/rom_map.h	/^#define MAP_GPIOIntDisable /;"	d
MAP_GPIOIntEnable	driverlib/rom_map.h	/^#define MAP_GPIOIntEnable /;"	d
MAP_GPIOIntRegister	driverlib/rom_map.h	/^#define MAP_GPIOIntRegister /;"	d
MAP_GPIOIntStatus	driverlib/rom_map.h	/^#define MAP_GPIOIntStatus /;"	d
MAP_GPIOIntTypeGet	driverlib/rom_map.h	/^#define MAP_GPIOIntTypeGet /;"	d
MAP_GPIOIntTypeSet	driverlib/rom_map.h	/^#define MAP_GPIOIntTypeSet /;"	d
MAP_GPIOIntUnregister	driverlib/rom_map.h	/^#define MAP_GPIOIntUnregister /;"	d
MAP_GPIOPinRead	driverlib/rom_map.h	/^#define MAP_GPIOPinRead /;"	d
MAP_GPIOPinWrite	driverlib/rom_map.h	/^#define MAP_GPIOPinWrite /;"	d
MAP_HwSpinLockAcquire	driverlib/rom_map.h	/^#define MAP_HwSpinLockAcquire /;"	d
MAP_HwSpinLockRelease	driverlib/rom_map.h	/^#define MAP_HwSpinLockRelease /;"	d
MAP_HwSpinLockTest	driverlib/rom_map.h	/^#define MAP_HwSpinLockTest /;"	d
MAP_HwSpinLockTryAcquire	driverlib/rom_map.h	/^#define MAP_HwSpinLockTryAcquire /;"	d
MAP_I2CFIFODataGet	driverlib/rom_map.h	/^#define MAP_I2CFIFODataGet /;"	d
MAP_I2CFIFODataGetNonBlocking	driverlib/rom_map.h	/^#define MAP_I2CFIFODataGetNonBlocking /;"	d
MAP_I2CFIFODataPut	driverlib/rom_map.h	/^#define MAP_I2CFIFODataPut /;"	d
MAP_I2CFIFODataPutNonBlocking	driverlib/rom_map.h	/^#define MAP_I2CFIFODataPutNonBlocking /;"	d
MAP_I2CFIFOStatus	driverlib/rom_map.h	/^#define MAP_I2CFIFOStatus /;"	d
MAP_I2CIntRegister	driverlib/rom_map.h	/^#define MAP_I2CIntRegister /;"	d
MAP_I2CIntUnregister	driverlib/rom_map.h	/^#define MAP_I2CIntUnregister /;"	d
MAP_I2CMasterBurstCountGet	driverlib/rom_map.h	/^#define MAP_I2CMasterBurstCountGet /;"	d
MAP_I2CMasterBurstLengthSet	driverlib/rom_map.h	/^#define MAP_I2CMasterBurstLengthSet /;"	d
MAP_I2CMasterBusBusy	driverlib/rom_map.h	/^#define MAP_I2CMasterBusBusy /;"	d
MAP_I2CMasterBusy	driverlib/rom_map.h	/^#define MAP_I2CMasterBusy /;"	d
MAP_I2CMasterControl	driverlib/rom_map.h	/^#define MAP_I2CMasterControl /;"	d
MAP_I2CMasterDataGet	driverlib/rom_map.h	/^#define MAP_I2CMasterDataGet /;"	d
MAP_I2CMasterDataPut	driverlib/rom_map.h	/^#define MAP_I2CMasterDataPut /;"	d
MAP_I2CMasterDisable	driverlib/rom_map.h	/^#define MAP_I2CMasterDisable /;"	d
MAP_I2CMasterEnable	driverlib/rom_map.h	/^#define MAP_I2CMasterEnable /;"	d
MAP_I2CMasterErr	driverlib/rom_map.h	/^#define MAP_I2CMasterErr /;"	d
MAP_I2CMasterGlitchFilterConfigSet	driverlib/rom_map.h	/^#define MAP_I2CMasterGlitchFilterConfigSet /;"	d
MAP_I2CMasterInitExpClk	driverlib/rom_map.h	/^#define MAP_I2CMasterInitExpClk /;"	d
MAP_I2CMasterIntClear	driverlib/rom_map.h	/^#define MAP_I2CMasterIntClear /;"	d
MAP_I2CMasterIntClearEx	driverlib/rom_map.h	/^#define MAP_I2CMasterIntClearEx /;"	d
MAP_I2CMasterIntDisable	driverlib/rom_map.h	/^#define MAP_I2CMasterIntDisable /;"	d
MAP_I2CMasterIntDisableEx	driverlib/rom_map.h	/^#define MAP_I2CMasterIntDisableEx /;"	d
MAP_I2CMasterIntEnable	driverlib/rom_map.h	/^#define MAP_I2CMasterIntEnable /;"	d
MAP_I2CMasterIntEnableEx	driverlib/rom_map.h	/^#define MAP_I2CMasterIntEnableEx /;"	d
MAP_I2CMasterIntStatus	driverlib/rom_map.h	/^#define MAP_I2CMasterIntStatus /;"	d
MAP_I2CMasterIntStatusEx	driverlib/rom_map.h	/^#define MAP_I2CMasterIntStatusEx /;"	d
MAP_I2CMasterLineStateGet	driverlib/rom_map.h	/^#define MAP_I2CMasterLineStateGet /;"	d
MAP_I2CMasterSlaveAddrSet	driverlib/rom_map.h	/^#define MAP_I2CMasterSlaveAddrSet /;"	d
MAP_I2CMasterTimeoutSet	driverlib/rom_map.h	/^#define MAP_I2CMasterTimeoutSet /;"	d
MAP_I2CRxFIFOConfigSet	driverlib/rom_map.h	/^#define MAP_I2CRxFIFOConfigSet /;"	d
MAP_I2CRxFIFOFlush	driverlib/rom_map.h	/^#define MAP_I2CRxFIFOFlush /;"	d
MAP_I2CSlaveACKOverride	driverlib/rom_map.h	/^#define MAP_I2CSlaveACKOverride /;"	d
MAP_I2CSlaveACKValueSet	driverlib/rom_map.h	/^#define MAP_I2CSlaveACKValueSet /;"	d
MAP_I2CSlaveAddressSet	driverlib/rom_map.h	/^#define MAP_I2CSlaveAddressSet /;"	d
MAP_I2CSlaveDataGet	driverlib/rom_map.h	/^#define MAP_I2CSlaveDataGet /;"	d
MAP_I2CSlaveDataPut	driverlib/rom_map.h	/^#define MAP_I2CSlaveDataPut /;"	d
MAP_I2CSlaveDisable	driverlib/rom_map.h	/^#define MAP_I2CSlaveDisable /;"	d
MAP_I2CSlaveEnable	driverlib/rom_map.h	/^#define MAP_I2CSlaveEnable /;"	d
MAP_I2CSlaveFIFODisable	driverlib/rom_map.h	/^#define MAP_I2CSlaveFIFODisable /;"	d
MAP_I2CSlaveFIFOEnable	driverlib/rom_map.h	/^#define MAP_I2CSlaveFIFOEnable /;"	d
MAP_I2CSlaveInit	driverlib/rom_map.h	/^#define MAP_I2CSlaveInit /;"	d
MAP_I2CSlaveIntClear	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntClear /;"	d
MAP_I2CSlaveIntClearEx	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntClearEx /;"	d
MAP_I2CSlaveIntDisable	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntDisable /;"	d
MAP_I2CSlaveIntDisableEx	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntDisableEx /;"	d
MAP_I2CSlaveIntEnable	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntEnable /;"	d
MAP_I2CSlaveIntEnableEx	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntEnableEx /;"	d
MAP_I2CSlaveIntStatus	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntStatus /;"	d
MAP_I2CSlaveIntStatusEx	driverlib/rom_map.h	/^#define MAP_I2CSlaveIntStatusEx /;"	d
MAP_I2CSlaveStatus	driverlib/rom_map.h	/^#define MAP_I2CSlaveStatus /;"	d
MAP_I2CTxFIFOConfigSet	driverlib/rom_map.h	/^#define MAP_I2CTxFIFOConfigSet /;"	d
MAP_I2CTxFIFOFlush	driverlib/rom_map.h	/^#define MAP_I2CTxFIFOFlush /;"	d
MAP_I2SConfigSetExpClk	driverlib/rom_map.h	/^#define MAP_I2SConfigSetExpClk /;"	d
MAP_I2SDataGet	driverlib/rom_map.h	/^#define MAP_I2SDataGet /;"	d
MAP_I2SDataGetNonBlocking	driverlib/rom_map.h	/^#define MAP_I2SDataGetNonBlocking /;"	d
MAP_I2SDataPut	driverlib/rom_map.h	/^#define MAP_I2SDataPut /;"	d
MAP_I2SDataPutNonBlocking	driverlib/rom_map.h	/^#define MAP_I2SDataPutNonBlocking /;"	d
MAP_I2SDisable	driverlib/rom_map.h	/^#define MAP_I2SDisable /;"	d
MAP_I2SEnable	driverlib/rom_map.h	/^#define MAP_I2SEnable /;"	d
MAP_I2SIntClear	driverlib/rom_map.h	/^#define MAP_I2SIntClear /;"	d
MAP_I2SIntDisable	driverlib/rom_map.h	/^#define MAP_I2SIntDisable /;"	d
MAP_I2SIntEnable	driverlib/rom_map.h	/^#define MAP_I2SIntEnable /;"	d
MAP_I2SIntRegister	driverlib/rom_map.h	/^#define MAP_I2SIntRegister /;"	d
MAP_I2SIntStatus	driverlib/rom_map.h	/^#define MAP_I2SIntStatus /;"	d
MAP_I2SIntUnregister	driverlib/rom_map.h	/^#define MAP_I2SIntUnregister /;"	d
MAP_I2SRxFIFODisable	driverlib/rom_map.h	/^#define MAP_I2SRxFIFODisable /;"	d
MAP_I2SRxFIFOEnable	driverlib/rom_map.h	/^#define MAP_I2SRxFIFOEnable /;"	d
MAP_I2SRxFIFOStatusGet	driverlib/rom_map.h	/^#define MAP_I2SRxFIFOStatusGet /;"	d
MAP_I2SSerializerConfig	driverlib/rom_map.h	/^#define MAP_I2SSerializerConfig /;"	d
MAP_I2STxFIFODisable	driverlib/rom_map.h	/^#define MAP_I2STxFIFODisable /;"	d
MAP_I2STxFIFOEnable	driverlib/rom_map.h	/^#define MAP_I2STxFIFOEnable /;"	d
MAP_I2STxFIFOStatusGet	driverlib/rom_map.h	/^#define MAP_I2STxFIFOStatusGet /;"	d
MAP_IntDisable	driverlib/rom_map.h	/^#define MAP_IntDisable /;"	d
MAP_IntEnable	driverlib/rom_map.h	/^#define MAP_IntEnable /;"	d
MAP_IntMasterDisable	driverlib/rom_map.h	/^#define MAP_IntMasterDisable /;"	d
MAP_IntMasterEnable	driverlib/rom_map.h	/^#define MAP_IntMasterEnable /;"	d
MAP_IntPendClear	driverlib/rom_map.h	/^#define MAP_IntPendClear /;"	d
MAP_IntPendSet	driverlib/rom_map.h	/^#define MAP_IntPendSet /;"	d
MAP_IntPriorityGet	driverlib/rom_map.h	/^#define MAP_IntPriorityGet /;"	d
MAP_IntPriorityGroupingGet	driverlib/rom_map.h	/^#define MAP_IntPriorityGroupingGet /;"	d
MAP_IntPriorityGroupingSet	driverlib/rom_map.h	/^#define MAP_IntPriorityGroupingSet /;"	d
MAP_IntPriorityMaskGet	driverlib/rom_map.h	/^#define MAP_IntPriorityMaskGet /;"	d
MAP_IntPriorityMaskSet	driverlib/rom_map.h	/^#define MAP_IntPriorityMaskSet /;"	d
MAP_IntPrioritySet	driverlib/rom_map.h	/^#define MAP_IntPrioritySet /;"	d
MAP_IntRegister	driverlib/rom_map.h	/^#define MAP_IntRegister /;"	d
MAP_IntUnregister	driverlib/rom_map.h	/^#define MAP_IntUnregister /;"	d
MAP_IntVTableBaseSet	driverlib/rom_map.h	/^#define MAP_IntVTableBaseSet /;"	d
MAP_PRCMDeepSleepEnter	driverlib/rom_map.h	/^#define MAP_PRCMDeepSleepEnter /;"	d
MAP_PRCMHIBRegRead	driverlib/rom_map.h	/^#define MAP_PRCMHIBRegRead /;"	d
MAP_PRCMHIBRegWrite	driverlib/rom_map.h	/^#define MAP_PRCMHIBRegWrite /;"	d
MAP_PRCMHibernateEnter	driverlib/rom_map.h	/^#define MAP_PRCMHibernateEnter /;"	d
MAP_PRCMHibernateIntervalSet	driverlib/rom_map.h	/^#define MAP_PRCMHibernateIntervalSet /;"	d
MAP_PRCMHibernateWakeUpGPIOSelect	driverlib/rom_map.h	/^#define MAP_PRCMHibernateWakeUpGPIOSelect /;"	d
MAP_PRCMHibernateWakeupCauseGet	driverlib/rom_map.h	/^#define MAP_PRCMHibernateWakeupCauseGet /;"	d
MAP_PRCMHibernateWakeupSourceDisable	driverlib/rom_map.h	/^#define MAP_PRCMHibernateWakeupSourceDisable /;"	d
MAP_PRCMHibernateWakeupSourceEnable	driverlib/rom_map.h	/^#define MAP_PRCMHibernateWakeupSourceEnable /;"	d
MAP_PRCMI2SClockFreqSet	driverlib/rom_map.h	/^#define MAP_PRCMI2SClockFreqSet /;"	d
MAP_PRCMIntDisable	driverlib/rom_map.h	/^#define MAP_PRCMIntDisable /;"	d
MAP_PRCMIntEnable	driverlib/rom_map.h	/^#define MAP_PRCMIntEnable /;"	d
MAP_PRCMIntRegister	driverlib/rom_map.h	/^#define MAP_PRCMIntRegister /;"	d
MAP_PRCMIntStatus	driverlib/rom_map.h	/^#define MAP_PRCMIntStatus /;"	d
MAP_PRCMIntUnregister	driverlib/rom_map.h	/^#define MAP_PRCMIntUnregister /;"	d
MAP_PRCMLPDSEnter	driverlib/rom_map.h	/^#define MAP_PRCMLPDSEnter /;"	d
MAP_PRCMLPDSIntervalSet	driverlib/rom_map.h	/^#define MAP_PRCMLPDSIntervalSet /;"	d
MAP_PRCMLPDSRestoreInfoSet	driverlib/rom_map.h	/^#define MAP_PRCMLPDSRestoreInfoSet /;"	d
MAP_PRCMLPDSWakeUpGPIOSelect	driverlib/rom_map.h	/^#define MAP_PRCMLPDSWakeUpGPIOSelect /;"	d
MAP_PRCMLPDSWakeupCauseGet	driverlib/rom_map.h	/^#define MAP_PRCMLPDSWakeupCauseGet /;"	d
MAP_PRCMLPDSWakeupSourceDisable	driverlib/rom_map.h	/^#define MAP_PRCMLPDSWakeupSourceDisable /;"	d
MAP_PRCMLPDSWakeupSourceEnable	driverlib/rom_map.h	/^#define MAP_PRCMLPDSWakeupSourceEnable /;"	d
MAP_PRCMMCUReset	driverlib/rom_map.h	/^#define MAP_PRCMMCUReset /;"	d
MAP_PRCMOCRRegisterRead	driverlib/rom_map.h	/^#define MAP_PRCMOCRRegisterRead /;"	d
MAP_PRCMOCRRegisterWrite	driverlib/rom_map.h	/^#define MAP_PRCMOCRRegisterWrite /;"	d
MAP_PRCMPeripheralClkDisable	driverlib/rom_map.h	/^#define MAP_PRCMPeripheralClkDisable /;"	d
MAP_PRCMPeripheralClkEnable	driverlib/rom_map.h	/^#define MAP_PRCMPeripheralClkEnable /;"	d
MAP_PRCMPeripheralClockGet	driverlib/rom_map.h	/^#define MAP_PRCMPeripheralClockGet /;"	d
MAP_PRCMPeripheralReset	driverlib/rom_map.h	/^#define MAP_PRCMPeripheralReset /;"	d
MAP_PRCMPeripheralStatusGet	driverlib/rom_map.h	/^#define MAP_PRCMPeripheralStatusGet /;"	d
MAP_PRCMRTCGet	driverlib/rom_map.h	/^#define MAP_PRCMRTCGet /;"	d
MAP_PRCMRTCInUseGet	driverlib/rom_map.h	/^#define MAP_PRCMRTCInUseGet /;"	d
MAP_PRCMRTCInUseSet	driverlib/rom_map.h	/^#define MAP_PRCMRTCInUseSet /;"	d
MAP_PRCMRTCMatchGet	driverlib/rom_map.h	/^#define MAP_PRCMRTCMatchGet /;"	d
MAP_PRCMRTCMatchSet	driverlib/rom_map.h	/^#define MAP_PRCMRTCMatchSet /;"	d
MAP_PRCMRTCSet	driverlib/rom_map.h	/^#define MAP_PRCMRTCSet /;"	d
MAP_PRCMSRAMRetentionDisable	driverlib/rom_map.h	/^#define MAP_PRCMSRAMRetentionDisable /;"	d
MAP_PRCMSRAMRetentionEnable	driverlib/rom_map.h	/^#define MAP_PRCMSRAMRetentionEnable /;"	d
MAP_PRCMSleepEnter	driverlib/rom_map.h	/^#define MAP_PRCMSleepEnter /;"	d
MAP_PRCMSlowClkCtrGet	driverlib/rom_map.h	/^#define MAP_PRCMSlowClkCtrGet /;"	d
MAP_PRCMSlowClkCtrMatchGet	driverlib/rom_map.h	/^#define MAP_PRCMSlowClkCtrMatchGet /;"	d
MAP_PRCMSlowClkCtrMatchSet	driverlib/rom_map.h	/^#define MAP_PRCMSlowClkCtrMatchSet /;"	d
MAP_PRCMSysResetCauseGet	driverlib/rom_map.h	/^#define MAP_PRCMSysResetCauseGet /;"	d
MAP_PinConfigGet	driverlib/rom_map.h	/^#define MAP_PinConfigGet /;"	d
MAP_PinConfigSet	driverlib/rom_map.h	/^#define MAP_PinConfigSet /;"	d
MAP_PinDirModeGet	driverlib/rom_map.h	/^#define MAP_PinDirModeGet /;"	d
MAP_PinDirModeSet	driverlib/rom_map.h	/^#define MAP_PinDirModeSet /;"	d
MAP_PinModeGet	driverlib/rom_map.h	/^#define MAP_PinModeGet /;"	d
MAP_PinModeSet	driverlib/rom_map.h	/^#define MAP_PinModeSet /;"	d
MAP_PinTypeADC	driverlib/rom_map.h	/^#define MAP_PinTypeADC /;"	d
MAP_PinTypeCamera	driverlib/rom_map.h	/^#define MAP_PinTypeCamera /;"	d
MAP_PinTypeGPIO	driverlib/rom_map.h	/^#define MAP_PinTypeGPIO /;"	d
MAP_PinTypeI2C	driverlib/rom_map.h	/^#define MAP_PinTypeI2C /;"	d
MAP_PinTypeI2S	driverlib/rom_map.h	/^#define MAP_PinTypeI2S /;"	d
MAP_PinTypeSDHost	driverlib/rom_map.h	/^#define MAP_PinTypeSDHost /;"	d
MAP_PinTypeSPI	driverlib/rom_map.h	/^#define MAP_PinTypeSPI /;"	d
MAP_PinTypeTimer	driverlib/rom_map.h	/^#define MAP_PinTypeTimer /;"	d
MAP_PinTypeUART	driverlib/rom_map.h	/^#define MAP_PinTypeUART /;"	d
MAP_SDHostBlockCountSet	driverlib/rom_map.h	/^#define MAP_SDHostBlockCountSet /;"	d
MAP_SDHostBlockSizeSet	driverlib/rom_map.h	/^#define MAP_SDHostBlockSizeSet /;"	d
MAP_SDHostCmdReset	driverlib/rom_map.h	/^#define MAP_SDHostCmdReset /;"	d
MAP_SDHostCmdSend	driverlib/rom_map.h	/^#define MAP_SDHostCmdSend /;"	d
MAP_SDHostDataNonBlockingRead	driverlib/rom_map.h	/^#define MAP_SDHostDataNonBlockingRead /;"	d
MAP_SDHostDataNonBlockingWrite	driverlib/rom_map.h	/^#define MAP_SDHostDataNonBlockingWrite /;"	d
MAP_SDHostDataRead	driverlib/rom_map.h	/^#define MAP_SDHostDataRead /;"	d
MAP_SDHostDataWrite	driverlib/rom_map.h	/^#define MAP_SDHostDataWrite /;"	d
MAP_SDHostInit	driverlib/rom_map.h	/^#define MAP_SDHostInit /;"	d
MAP_SDHostIntClear	driverlib/rom_map.h	/^#define MAP_SDHostIntClear /;"	d
MAP_SDHostIntDisable	driverlib/rom_map.h	/^#define MAP_SDHostIntDisable /;"	d
MAP_SDHostIntEnable	driverlib/rom_map.h	/^#define MAP_SDHostIntEnable /;"	d
MAP_SDHostIntRegister	driverlib/rom_map.h	/^#define MAP_SDHostIntRegister /;"	d
MAP_SDHostIntStatus	driverlib/rom_map.h	/^#define MAP_SDHostIntStatus /;"	d
MAP_SDHostIntUnregister	driverlib/rom_map.h	/^#define MAP_SDHostIntUnregister /;"	d
MAP_SDHostRespGet	driverlib/rom_map.h	/^#define MAP_SDHostRespGet /;"	d
MAP_SDHostRespStatus	driverlib/rom_map.h	/^#define MAP_SDHostRespStatus /;"	d
MAP_SDHostSetExpClk	driverlib/rom_map.h	/^#define MAP_SDHostSetExpClk /;"	d
MAP_SHAMD5ConfigSet	driverlib/rom_map.h	/^#define MAP_SHAMD5ConfigSet /;"	d
MAP_SHAMD5DMADisable	driverlib/rom_map.h	/^#define MAP_SHAMD5DMADisable /;"	d
MAP_SHAMD5DMAEnable	driverlib/rom_map.h	/^#define MAP_SHAMD5DMAEnable /;"	d
MAP_SHAMD5DataLengthSet	driverlib/rom_map.h	/^#define MAP_SHAMD5DataLengthSet /;"	d
MAP_SHAMD5DataProcess	driverlib/rom_map.h	/^#define MAP_SHAMD5DataProcess /;"	d
MAP_SHAMD5DataWrite	driverlib/rom_map.h	/^#define MAP_SHAMD5DataWrite /;"	d
MAP_SHAMD5DataWriteNonBlocking	driverlib/rom_map.h	/^#define MAP_SHAMD5DataWriteNonBlocking /;"	d
MAP_SHAMD5HMACKeySet	driverlib/rom_map.h	/^#define MAP_SHAMD5HMACKeySet /;"	d
MAP_SHAMD5HMACPPKeyGenerate	driverlib/rom_map.h	/^#define MAP_SHAMD5HMACPPKeyGenerate /;"	d
MAP_SHAMD5HMACPPKeySet	driverlib/rom_map.h	/^#define MAP_SHAMD5HMACPPKeySet /;"	d
MAP_SHAMD5HMACProcess	driverlib/rom_map.h	/^#define MAP_SHAMD5HMACProcess /;"	d
MAP_SHAMD5IntClear	driverlib/rom_map.h	/^#define MAP_SHAMD5IntClear /;"	d
MAP_SHAMD5IntDisable	driverlib/rom_map.h	/^#define MAP_SHAMD5IntDisable /;"	d
MAP_SHAMD5IntEnable	driverlib/rom_map.h	/^#define MAP_SHAMD5IntEnable /;"	d
MAP_SHAMD5IntRegister	driverlib/rom_map.h	/^#define MAP_SHAMD5IntRegister /;"	d
MAP_SHAMD5IntStatus	driverlib/rom_map.h	/^#define MAP_SHAMD5IntStatus /;"	d
MAP_SHAMD5IntUnregister	driverlib/rom_map.h	/^#define MAP_SHAMD5IntUnregister /;"	d
MAP_SHAMD5ResultRead	driverlib/rom_map.h	/^#define MAP_SHAMD5ResultRead /;"	d
MAP_SPICSDisable	driverlib/rom_map.h	/^#define MAP_SPICSDisable /;"	d
MAP_SPICSEnable	driverlib/rom_map.h	/^#define MAP_SPICSEnable /;"	d
MAP_SPIConfigSetExpClk	driverlib/rom_map.h	/^#define MAP_SPIConfigSetExpClk /;"	d
MAP_SPIDataGet	driverlib/rom_map.h	/^#define MAP_SPIDataGet /;"	d
MAP_SPIDataGetNonBlocking	driverlib/rom_map.h	/^#define MAP_SPIDataGetNonBlocking /;"	d
MAP_SPIDataPut	driverlib/rom_map.h	/^#define MAP_SPIDataPut /;"	d
MAP_SPIDataPutNonBlocking	driverlib/rom_map.h	/^#define MAP_SPIDataPutNonBlocking /;"	d
MAP_SPIDisable	driverlib/rom_map.h	/^#define MAP_SPIDisable /;"	d
MAP_SPIDmaDisable	driverlib/rom_map.h	/^#define MAP_SPIDmaDisable /;"	d
MAP_SPIDmaEnable	driverlib/rom_map.h	/^#define MAP_SPIDmaEnable /;"	d
MAP_SPIEnable	driverlib/rom_map.h	/^#define MAP_SPIEnable /;"	d
MAP_SPIFIFODisable	driverlib/rom_map.h	/^#define MAP_SPIFIFODisable /;"	d
MAP_SPIFIFOEnable	driverlib/rom_map.h	/^#define MAP_SPIFIFOEnable /;"	d
MAP_SPIFIFOLevelGet	driverlib/rom_map.h	/^#define MAP_SPIFIFOLevelGet /;"	d
MAP_SPIFIFOLevelSet	driverlib/rom_map.h	/^#define MAP_SPIFIFOLevelSet /;"	d
MAP_SPIIntClear	driverlib/rom_map.h	/^#define MAP_SPIIntClear /;"	d
MAP_SPIIntDisable	driverlib/rom_map.h	/^#define MAP_SPIIntDisable /;"	d
MAP_SPIIntEnable	driverlib/rom_map.h	/^#define MAP_SPIIntEnable /;"	d
MAP_SPIIntRegister	driverlib/rom_map.h	/^#define MAP_SPIIntRegister /;"	d
MAP_SPIIntStatus	driverlib/rom_map.h	/^#define MAP_SPIIntStatus /;"	d
MAP_SPIIntUnregister	driverlib/rom_map.h	/^#define MAP_SPIIntUnregister /;"	d
MAP_SPIReset	driverlib/rom_map.h	/^#define MAP_SPIReset /;"	d
MAP_SPITransfer	driverlib/rom_map.h	/^#define MAP_SPITransfer /;"	d
MAP_SPIWordCountSet	driverlib/rom_map.h	/^#define MAP_SPIWordCountSet /;"	d
MAP_SysTickDisable	driverlib/rom_map.h	/^#define MAP_SysTickDisable /;"	d
MAP_SysTickEnable	driverlib/rom_map.h	/^#define MAP_SysTickEnable /;"	d
MAP_SysTickIntDisable	driverlib/rom_map.h	/^#define MAP_SysTickIntDisable /;"	d
MAP_SysTickIntEnable	driverlib/rom_map.h	/^#define MAP_SysTickIntEnable /;"	d
MAP_SysTickIntRegister	driverlib/rom_map.h	/^#define MAP_SysTickIntRegister /;"	d
MAP_SysTickIntUnregister	driverlib/rom_map.h	/^#define MAP_SysTickIntUnregister /;"	d
MAP_SysTickPeriodGet	driverlib/rom_map.h	/^#define MAP_SysTickPeriodGet /;"	d
MAP_SysTickPeriodSet	driverlib/rom_map.h	/^#define MAP_SysTickPeriodSet /;"	d
MAP_SysTickValueGet	driverlib/rom_map.h	/^#define MAP_SysTickValueGet /;"	d
MAP_TimerConfigure	driverlib/rom_map.h	/^#define MAP_TimerConfigure /;"	d
MAP_TimerControlEvent	driverlib/rom_map.h	/^#define MAP_TimerControlEvent /;"	d
MAP_TimerControlLevel	driverlib/rom_map.h	/^#define MAP_TimerControlLevel /;"	d
MAP_TimerControlStall	driverlib/rom_map.h	/^#define MAP_TimerControlStall /;"	d
MAP_TimerDMAEventGet	driverlib/rom_map.h	/^#define MAP_TimerDMAEventGet /;"	d
MAP_TimerDMAEventSet	driverlib/rom_map.h	/^#define MAP_TimerDMAEventSet /;"	d
MAP_TimerDisable	driverlib/rom_map.h	/^#define MAP_TimerDisable /;"	d
MAP_TimerEnable	driverlib/rom_map.h	/^#define MAP_TimerEnable /;"	d
MAP_TimerIntClear	driverlib/rom_map.h	/^#define MAP_TimerIntClear /;"	d
MAP_TimerIntDisable	driverlib/rom_map.h	/^#define MAP_TimerIntDisable /;"	d
MAP_TimerIntEnable	driverlib/rom_map.h	/^#define MAP_TimerIntEnable /;"	d
MAP_TimerIntRegister	driverlib/rom_map.h	/^#define MAP_TimerIntRegister /;"	d
MAP_TimerIntStatus	driverlib/rom_map.h	/^#define MAP_TimerIntStatus /;"	d
MAP_TimerIntUnregister	driverlib/rom_map.h	/^#define MAP_TimerIntUnregister /;"	d
MAP_TimerLoadGet	driverlib/rom_map.h	/^#define MAP_TimerLoadGet /;"	d
MAP_TimerLoadSet	driverlib/rom_map.h	/^#define MAP_TimerLoadSet /;"	d
MAP_TimerMatchGet	driverlib/rom_map.h	/^#define MAP_TimerMatchGet /;"	d
MAP_TimerMatchSet	driverlib/rom_map.h	/^#define MAP_TimerMatchSet /;"	d
MAP_TimerPrescaleGet	driverlib/rom_map.h	/^#define MAP_TimerPrescaleGet /;"	d
MAP_TimerPrescaleMatchGet	driverlib/rom_map.h	/^#define MAP_TimerPrescaleMatchGet /;"	d
MAP_TimerPrescaleMatchSet	driverlib/rom_map.h	/^#define MAP_TimerPrescaleMatchSet /;"	d
MAP_TimerPrescaleSet	driverlib/rom_map.h	/^#define MAP_TimerPrescaleSet /;"	d
MAP_TimerValueGet	driverlib/rom_map.h	/^#define MAP_TimerValueGet /;"	d
MAP_UARTBreakCtl	driverlib/rom_map.h	/^#define MAP_UARTBreakCtl /;"	d
MAP_UARTBusy	driverlib/rom_map.h	/^#define MAP_UARTBusy /;"	d
MAP_UARTCharGet	driverlib/rom_map.h	/^#define MAP_UARTCharGet /;"	d
MAP_UARTCharGetNonBlocking	driverlib/rom_map.h	/^#define MAP_UARTCharGetNonBlocking /;"	d
MAP_UARTCharPut	driverlib/rom_map.h	/^#define MAP_UARTCharPut /;"	d
MAP_UARTCharPutNonBlocking	driverlib/rom_map.h	/^#define MAP_UARTCharPutNonBlocking /;"	d
MAP_UARTCharsAvail	driverlib/rom_map.h	/^#define MAP_UARTCharsAvail /;"	d
MAP_UARTConfigGetExpClk	driverlib/rom_map.h	/^#define MAP_UARTConfigGetExpClk /;"	d
MAP_UARTConfigSetExpClk	driverlib/rom_map.h	/^#define MAP_UARTConfigSetExpClk /;"	d
MAP_UARTDMADisable	driverlib/rom_map.h	/^#define MAP_UARTDMADisable /;"	d
MAP_UARTDMAEnable	driverlib/rom_map.h	/^#define MAP_UARTDMAEnable /;"	d
MAP_UARTDisable	driverlib/rom_map.h	/^#define MAP_UARTDisable /;"	d
MAP_UARTEnable	driverlib/rom_map.h	/^#define MAP_UARTEnable /;"	d
MAP_UARTFIFODisable	driverlib/rom_map.h	/^#define MAP_UARTFIFODisable /;"	d
MAP_UARTFIFOEnable	driverlib/rom_map.h	/^#define MAP_UARTFIFOEnable /;"	d
MAP_UARTFIFOLevelGet	driverlib/rom_map.h	/^#define MAP_UARTFIFOLevelGet /;"	d
MAP_UARTFIFOLevelSet	driverlib/rom_map.h	/^#define MAP_UARTFIFOLevelSet /;"	d
MAP_UARTFlowControlGet	driverlib/rom_map.h	/^#define MAP_UARTFlowControlGet /;"	d
MAP_UARTFlowControlSet	driverlib/rom_map.h	/^#define MAP_UARTFlowControlSet /;"	d
MAP_UARTIntClear	driverlib/rom_map.h	/^#define MAP_UARTIntClear /;"	d
MAP_UARTIntDisable	driverlib/rom_map.h	/^#define MAP_UARTIntDisable /;"	d
MAP_UARTIntEnable	driverlib/rom_map.h	/^#define MAP_UARTIntEnable /;"	d
MAP_UARTIntRegister	driverlib/rom_map.h	/^#define MAP_UARTIntRegister /;"	d
MAP_UARTIntStatus	driverlib/rom_map.h	/^#define MAP_UARTIntStatus /;"	d
MAP_UARTIntUnregister	driverlib/rom_map.h	/^#define MAP_UARTIntUnregister /;"	d
MAP_UARTModemControlClear	driverlib/rom_map.h	/^#define MAP_UARTModemControlClear /;"	d
MAP_UARTModemControlGet	driverlib/rom_map.h	/^#define MAP_UARTModemControlGet /;"	d
MAP_UARTModemControlSet	driverlib/rom_map.h	/^#define MAP_UARTModemControlSet /;"	d
MAP_UARTModemStatusGet	driverlib/rom_map.h	/^#define MAP_UARTModemStatusGet /;"	d
MAP_UARTParityModeGet	driverlib/rom_map.h	/^#define MAP_UARTParityModeGet /;"	d
MAP_UARTParityModeSet	driverlib/rom_map.h	/^#define MAP_UARTParityModeSet /;"	d
MAP_UARTRxErrorClear	driverlib/rom_map.h	/^#define MAP_UARTRxErrorClear /;"	d
MAP_UARTRxErrorGet	driverlib/rom_map.h	/^#define MAP_UARTRxErrorGet /;"	d
MAP_UARTSpaceAvail	driverlib/rom_map.h	/^#define MAP_UARTSpaceAvail /;"	d
MAP_UARTTxIntModeGet	driverlib/rom_map.h	/^#define MAP_UARTTxIntModeGet /;"	d
MAP_UARTTxIntModeSet	driverlib/rom_map.h	/^#define MAP_UARTTxIntModeSet /;"	d
MAP_UtilsDelay	driverlib/rom_map.h	/^#define MAP_UtilsDelay /;"	d
MAP_WatchdogEnable	driverlib/rom_map.h	/^#define MAP_WatchdogEnable /;"	d
MAP_WatchdogIntClear	driverlib/rom_map.h	/^#define MAP_WatchdogIntClear /;"	d
MAP_WatchdogIntRegister	driverlib/rom_map.h	/^#define MAP_WatchdogIntRegister /;"	d
MAP_WatchdogIntStatus	driverlib/rom_map.h	/^#define MAP_WatchdogIntStatus /;"	d
MAP_WatchdogIntUnregister	driverlib/rom_map.h	/^#define MAP_WatchdogIntUnregister /;"	d
MAP_WatchdogLock	driverlib/rom_map.h	/^#define MAP_WatchdogLock /;"	d
MAP_WatchdogLockState	driverlib/rom_map.h	/^#define MAP_WatchdogLockState /;"	d
MAP_WatchdogReloadGet	driverlib/rom_map.h	/^#define MAP_WatchdogReloadGet /;"	d
MAP_WatchdogReloadSet	driverlib/rom_map.h	/^#define MAP_WatchdogReloadSet /;"	d
MAP_WatchdogRunning	driverlib/rom_map.h	/^#define MAP_WatchdogRunning /;"	d
MAP_WatchdogStallDisable	driverlib/rom_map.h	/^#define MAP_WatchdogStallDisable /;"	d
MAP_WatchdogStallEnable	driverlib/rom_map.h	/^#define MAP_WatchdogStallEnable /;"	d
MAP_WatchdogUnlock	driverlib/rom_map.h	/^#define MAP_WatchdogUnlock /;"	d
MAP_WatchdogValueGet	driverlib/rom_map.h	/^#define MAP_WatchdogValueGet /;"	d
MAP_uDMAChannelAssign	driverlib/rom_map.h	/^#define MAP_uDMAChannelAssign /;"	d
MAP_uDMAChannelAttributeDisable	driverlib/rom_map.h	/^#define MAP_uDMAChannelAttributeDisable /;"	d
MAP_uDMAChannelAttributeEnable	driverlib/rom_map.h	/^#define MAP_uDMAChannelAttributeEnable /;"	d
MAP_uDMAChannelAttributeGet	driverlib/rom_map.h	/^#define MAP_uDMAChannelAttributeGet /;"	d
MAP_uDMAChannelControlSet	driverlib/rom_map.h	/^#define MAP_uDMAChannelControlSet /;"	d
MAP_uDMAChannelDisable	driverlib/rom_map.h	/^#define MAP_uDMAChannelDisable /;"	d
MAP_uDMAChannelEnable	driverlib/rom_map.h	/^#define MAP_uDMAChannelEnable /;"	d
MAP_uDMAChannelIsEnabled	driverlib/rom_map.h	/^#define MAP_uDMAChannelIsEnabled /;"	d
MAP_uDMAChannelModeGet	driverlib/rom_map.h	/^#define MAP_uDMAChannelModeGet /;"	d
MAP_uDMAChannelRequest	driverlib/rom_map.h	/^#define MAP_uDMAChannelRequest /;"	d
MAP_uDMAChannelScatterGatherSet	driverlib/rom_map.h	/^#define MAP_uDMAChannelScatterGatherSet /;"	d
MAP_uDMAChannelSizeGet	driverlib/rom_map.h	/^#define MAP_uDMAChannelSizeGet /;"	d
MAP_uDMAChannelTransferSet	driverlib/rom_map.h	/^#define MAP_uDMAChannelTransferSet /;"	d
MAP_uDMAControlAlternateBaseGet	driverlib/rom_map.h	/^#define MAP_uDMAControlAlternateBaseGet /;"	d
MAP_uDMAControlBaseGet	driverlib/rom_map.h	/^#define MAP_uDMAControlBaseGet /;"	d
MAP_uDMAControlBaseSet	driverlib/rom_map.h	/^#define MAP_uDMAControlBaseSet /;"	d
MAP_uDMADisable	driverlib/rom_map.h	/^#define MAP_uDMADisable /;"	d
MAP_uDMAEnable	driverlib/rom_map.h	/^#define MAP_uDMAEnable /;"	d
MAP_uDMAErrorStatusClear	driverlib/rom_map.h	/^#define MAP_uDMAErrorStatusClear /;"	d
MAP_uDMAErrorStatusGet	driverlib/rom_map.h	/^#define MAP_uDMAErrorStatusGet /;"	d
MAP_uDMAIntClear	driverlib/rom_map.h	/^#define MAP_uDMAIntClear /;"	d
MAP_uDMAIntRegister	driverlib/rom_map.h	/^#define MAP_uDMAIntRegister /;"	d
MAP_uDMAIntStatus	driverlib/rom_map.h	/^#define MAP_uDMAIntStatus /;"	d
MAP_uDMAIntUnregister	driverlib/rom_map.h	/^#define MAP_uDMAIntUnregister /;"	d
MAX_CHAN_MUX	driverlib/dma_hal.c	/^#define MAX_CHAN_MUX /;"	d	file:
MAX_DMA_CHAN	driverlib/dma_hal.c	/^#define MAX_DMA_CHAN /;"	d	file:
MAX_GPIO_PORTS	driverlib/gpio_hal.h	/^#define MAX_GPIO_PORTS /;"	d
MAX_NUM_CH	udma_if.c	/^#define MAX_NUM_CH /;"	d	file:
MAX_NUM_CH	udma_if.h	/^#define MAX_NUM_CH	/;"	d
MAX_SPL_PURPOSE_GPIOS	driverlib/gpio_hal.h	/^#define MAX_SPL_PURPOSE_GPIOS /;"	d
MCASP_0_RFIFOCTL	inc/hw_mcasp.h	/^#define	MCASP_0_RFIFOCTL	/;"	d
MCASP_0_RFIFOSTS	inc/hw_mcasp.h	/^#define	MCASP_0_RFIFOSTS	/;"	d
MCASP_0_WFIFOCTL	inc/hw_mcasp.h	/^#define	MCASP_0_WFIFOCTL	/;"	d
MCASP_0_WFIFOSTS	inc/hw_mcasp.h	/^#define	MCASP_0_WFIFOSTS	/;"	d
MCASP_ACLKRCTL_ADJBUSY	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_ADJBUSY /;"	d
MCASP_ACLKRCTL_BUSY	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_BUSY /;"	d
MCASP_ACLKRCTL_CLKRADJ_M	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_CLKRADJ_M /;"	d
MCASP_ACLKRCTL_CLKRADJ_S	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_CLKRADJ_S /;"	d
MCASP_ACLKRCTL_CLKRDIV_M	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_CLKRDIV_M /;"	d
MCASP_ACLKRCTL_CLKRDIV_S	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_CLKRDIV_S /;"	d
MCASP_ACLKRCTL_CLKRM	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_CLKRM /;"	d
MCASP_ACLKRCTL_CLKRP	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_CLKRP /;"	d
MCASP_ACLKRCTL_DIVBUSY	inc/hw_mcasp.h	/^#define MCASP_ACLKRCTL_DIVBUSY /;"	d
MCASP_ACLKXCTL_ADJBUSY	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_ADJBUSY /;"	d
MCASP_ACLKXCTL_ASYNC	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_ASYNC /;"	d
MCASP_ACLKXCTL_BUSY	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_BUSY /;"	d
MCASP_ACLKXCTL_CLKXADJ_M	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_CLKXADJ_M /;"	d
MCASP_ACLKXCTL_CLKXADJ_S	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_CLKXADJ_S /;"	d
MCASP_ACLKXCTL_CLKXDIV_M	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_CLKXDIV_M /;"	d
MCASP_ACLKXCTL_CLKXDIV_S	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_CLKXDIV_S /;"	d
MCASP_ACLKXCTL_CLKXM	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_CLKXM /;"	d
MCASP_ACLKXCTL_CLKXP	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_CLKXP /;"	d
MCASP_ACLKXCTL_DIVBUSY	inc/hw_mcasp.h	/^#define MCASP_ACLKXCTL_DIVBUSY /;"	d
MCASP_AHCLKRCTL_ADJBUSY	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_ADJBUSY /;"	d
MCASP_AHCLKRCTL_BUSY	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_BUSY /;"	d
MCASP_AHCLKRCTL_DIVBUSY	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_DIVBUSY /;"	d
MCASP_AHCLKRCTL_HCLKRADJ_M	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_HCLKRADJ_M /;"	d
MCASP_AHCLKRCTL_HCLKRADJ_S	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_HCLKRADJ_S /;"	d
MCASP_AHCLKRCTL_HCLKRDIV_M	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_HCLKRDIV_M /;"	d
MCASP_AHCLKRCTL_HCLKRDIV_S	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_HCLKRDIV_S /;"	d
MCASP_AHCLKRCTL_HCLKRM	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_HCLKRM /;"	d
MCASP_AHCLKRCTL_HCLKRP	inc/hw_mcasp.h	/^#define MCASP_AHCLKRCTL_HCLKRP /;"	d
MCASP_AHCLKXCTL_ADJBUSY	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_ADJBUSY /;"	d
MCASP_AHCLKXCTL_BUSY	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_BUSY /;"	d
MCASP_AHCLKXCTL_DIVBUSY	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_DIVBUSY /;"	d
MCASP_AHCLKXCTL_HCLKXADJ_M	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_HCLKXADJ_M /;"	d
MCASP_AHCLKXCTL_HCLKXADJ_S	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_HCLKXADJ_S /;"	d
MCASP_AHCLKXCTL_HCLKXDIV_M	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_HCLKXDIV_M /;"	d
MCASP_AHCLKXCTL_HCLKXDIV_S	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_HCLKXDIV_S /;"	d
MCASP_AHCLKXCTL_HCLKXM	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_HCLKXM /;"	d
MCASP_AHCLKXCTL_HCLKXP	inc/hw_mcasp.h	/^#define MCASP_AHCLKXCTL_HCLKXP /;"	d
MCASP_AMUTE_INEN	inc/hw_mcasp.h	/^#define MCASP_AMUTE_INEN /;"	d
MCASP_AMUTE_INPOL	inc/hw_mcasp.h	/^#define MCASP_AMUTE_INPOL /;"	d
MCASP_AMUTE_INSTAT	inc/hw_mcasp.h	/^#define MCASP_AMUTE_INSTAT /;"	d
MCASP_AMUTE_MUTEN_M	inc/hw_mcasp.h	/^#define MCASP_AMUTE_MUTEN_M /;"	d
MCASP_AMUTE_MUTEN_S	inc/hw_mcasp.h	/^#define MCASP_AMUTE_MUTEN_S /;"	d
MCASP_AMUTE_RCKFAIL	inc/hw_mcasp.h	/^#define MCASP_AMUTE_RCKFAIL /;"	d
MCASP_AMUTE_RDMAERR	inc/hw_mcasp.h	/^#define MCASP_AMUTE_RDMAERR /;"	d
MCASP_AMUTE_ROVRN	inc/hw_mcasp.h	/^#define MCASP_AMUTE_ROVRN /;"	d
MCASP_AMUTE_RSYNCERR	inc/hw_mcasp.h	/^#define MCASP_AMUTE_RSYNCERR /;"	d
MCASP_AMUTE_XCKFAIL	inc/hw_mcasp.h	/^#define MCASP_AMUTE_XCKFAIL /;"	d
MCASP_AMUTE_XDMAERR	inc/hw_mcasp.h	/^#define MCASP_AMUTE_XDMAERR /;"	d
MCASP_AMUTE_XSYNCERR	inc/hw_mcasp.h	/^#define MCASP_AMUTE_XSYNCERR /;"	d
MCASP_AMUTE_XUNDRN	inc/hw_mcasp.h	/^#define MCASP_AMUTE_XUNDRN /;"	d
MCASP_CLKADJEN_ENABLE	inc/hw_mcasp.h	/^#define MCASP_CLKADJEN_ENABLE /;"	d
MCASP_DITCSRA0_DITCSRA0_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRA0_DITCSRA0_M /;"	d
MCASP_DITCSRA0_DITCSRA0_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRA0_DITCSRA0_S /;"	d
MCASP_DITCSRA1_DITCSRA1_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRA1_DITCSRA1_M /;"	d
MCASP_DITCSRA1_DITCSRA1_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRA1_DITCSRA1_S /;"	d
MCASP_DITCSRA2_DITCSRA2_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRA2_DITCSRA2_M /;"	d
MCASP_DITCSRA2_DITCSRA2_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRA2_DITCSRA2_S /;"	d
MCASP_DITCSRA3_DITCSRA3_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRA3_DITCSRA3_M /;"	d
MCASP_DITCSRA3_DITCSRA3_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRA3_DITCSRA3_S /;"	d
MCASP_DITCSRA4_DITCSRA4_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRA4_DITCSRA4_M /;"	d
MCASP_DITCSRA4_DITCSRA4_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRA4_DITCSRA4_S /;"	d
MCASP_DITCSRA5_DITCSRA5_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRA5_DITCSRA5_M /;"	d
MCASP_DITCSRA5_DITCSRA5_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRA5_DITCSRA5_S /;"	d
MCASP_DITCSRB0_DITCSRB0_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRB0_DITCSRB0_M /;"	d
MCASP_DITCSRB0_DITCSRB0_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRB0_DITCSRB0_S /;"	d
MCASP_DITCSRB1_DITCSRB1_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRB1_DITCSRB1_M /;"	d
MCASP_DITCSRB1_DITCSRB1_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRB1_DITCSRB1_S /;"	d
MCASP_DITCSRB2_DITCSRB2_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRB2_DITCSRB2_M /;"	d
MCASP_DITCSRB2_DITCSRB2_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRB2_DITCSRB2_S /;"	d
MCASP_DITCSRB3_DITCSRB3_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRB3_DITCSRB3_M /;"	d
MCASP_DITCSRB3_DITCSRB3_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRB3_DITCSRB3_S /;"	d
MCASP_DITCSRB4_DITCSRB4_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRB4_DITCSRB4_M /;"	d
MCASP_DITCSRB4_DITCSRB4_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRB4_DITCSRB4_S /;"	d
MCASP_DITCSRB5_DITCSRB5_M	inc/hw_mcasp.h	/^#define MCASP_DITCSRB5_DITCSRB5_M /;"	d
MCASP_DITCSRB5_DITCSRB5_S	inc/hw_mcasp.h	/^#define MCASP_DITCSRB5_DITCSRB5_S /;"	d
MCASP_DITUDRA0_DITUDRA0_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRA0_DITUDRA0_M /;"	d
MCASP_DITUDRA0_DITUDRA0_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRA0_DITUDRA0_S /;"	d
MCASP_DITUDRA1_DITUDRA1_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRA1_DITUDRA1_M /;"	d
MCASP_DITUDRA1_DITUDRA1_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRA1_DITUDRA1_S /;"	d
MCASP_DITUDRA2_DITUDRA2_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRA2_DITUDRA2_M /;"	d
MCASP_DITUDRA2_DITUDRA2_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRA2_DITUDRA2_S /;"	d
MCASP_DITUDRA3_DITUDRA3_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRA3_DITUDRA3_M /;"	d
MCASP_DITUDRA3_DITUDRA3_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRA3_DITUDRA3_S /;"	d
MCASP_DITUDRA4_DITUDRA4_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRA4_DITUDRA4_M /;"	d
MCASP_DITUDRA4_DITUDRA4_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRA4_DITUDRA4_S /;"	d
MCASP_DITUDRA5_DITUDRA5_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRA5_DITUDRA5_M /;"	d
MCASP_DITUDRA5_DITUDRA5_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRA5_DITUDRA5_S /;"	d
MCASP_DITUDRB0_DITUDRB0_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRB0_DITUDRB0_M /;"	d
MCASP_DITUDRB0_DITUDRB0_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRB0_DITUDRB0_S /;"	d
MCASP_DITUDRB1_DITUDRB1_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRB1_DITUDRB1_M /;"	d
MCASP_DITUDRB1_DITUDRB1_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRB1_DITUDRB1_S /;"	d
MCASP_DITUDRB2_DITUDRB2_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRB2_DITUDRB2_M /;"	d
MCASP_DITUDRB2_DITUDRB2_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRB2_DITUDRB2_S /;"	d
MCASP_DITUDRB3_DITUDRB3_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRB3_DITUDRB3_M /;"	d
MCASP_DITUDRB3_DITUDRB3_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRB3_DITUDRB3_S /;"	d
MCASP_DITUDRB4_DITUDRB4_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRB4_DITUDRB4_M /;"	d
MCASP_DITUDRB4_DITUDRB4_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRB4_DITUDRB4_S /;"	d
MCASP_DITUDRB5_DITUDRB5_M	inc/hw_mcasp.h	/^#define MCASP_DITUDRB5_DITUDRB5_M /;"	d
MCASP_DITUDRB5_DITUDRB5_S	inc/hw_mcasp.h	/^#define MCASP_DITUDRB5_DITUDRB5_S /;"	d
MCASP_ESYSCONFIG_IDLE_MODE_M	inc/hw_mcasp.h	/^#define MCASP_ESYSCONFIG_IDLE_MODE_M /;"	d
MCASP_ESYSCONFIG_IDLE_MODE_S	inc/hw_mcasp.h	/^#define MCASP_ESYSCONFIG_IDLE_MODE_S /;"	d
MCASP_ESYSCONFIG_OTHER_M	inc/hw_mcasp.h	/^#define MCASP_ESYSCONFIG_OTHER_M /;"	d
MCASP_ESYSCONFIG_OTHER_S	inc/hw_mcasp.h	/^#define MCASP_ESYSCONFIG_OTHER_S /;"	d
MCASP_ESYSCONFIG_RSV_M	inc/hw_mcasp.h	/^#define MCASP_ESYSCONFIG_RSV_M /;"	d
MCASP_ESYSCONFIG_RSV_S	inc/hw_mcasp.h	/^#define MCASP_ESYSCONFIG_RSV_S /;"	d
MCASP_EVTCTLR_RCKFAIL	inc/hw_mcasp.h	/^#define MCASP_EVTCTLR_RCKFAIL /;"	d
MCASP_EVTCTLR_RDATA	inc/hw_mcasp.h	/^#define MCASP_EVTCTLR_RDATA /;"	d
MCASP_EVTCTLR_RDMAERR	inc/hw_mcasp.h	/^#define MCASP_EVTCTLR_RDMAERR /;"	d
MCASP_EVTCTLR_RLAST	inc/hw_mcasp.h	/^#define MCASP_EVTCTLR_RLAST /;"	d
MCASP_EVTCTLR_ROVRN	inc/hw_mcasp.h	/^#define MCASP_EVTCTLR_ROVRN /;"	d
MCASP_EVTCTLR_RSTAFRM	inc/hw_mcasp.h	/^#define MCASP_EVTCTLR_RSTAFRM /;"	d
MCASP_EVTCTLR_RSYNCERR	inc/hw_mcasp.h	/^#define MCASP_EVTCTLR_RSYNCERR /;"	d
MCASP_EVTCTLX_XCKFAIL	inc/hw_mcasp.h	/^#define MCASP_EVTCTLX_XCKFAIL /;"	d
MCASP_EVTCTLX_XDATA	inc/hw_mcasp.h	/^#define MCASP_EVTCTLX_XDATA /;"	d
MCASP_EVTCTLX_XDMAERR	inc/hw_mcasp.h	/^#define MCASP_EVTCTLX_XDMAERR /;"	d
MCASP_EVTCTLX_XLAST	inc/hw_mcasp.h	/^#define MCASP_EVTCTLX_XLAST /;"	d
MCASP_EVTCTLX_XSTAFRM	inc/hw_mcasp.h	/^#define MCASP_EVTCTLX_XSTAFRM /;"	d
MCASP_EVTCTLX_XSYNCERR	inc/hw_mcasp.h	/^#define MCASP_EVTCTLX_XSYNCERR /;"	d
MCASP_EVTCTLX_XUNDRN	inc/hw_mcasp.h	/^#define MCASP_EVTCTLX_XUNDRN /;"	d
MCASP_GBLCTLR_RCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_RCLKRST /;"	d
MCASP_GBLCTLR_RFRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_RFRST /;"	d
MCASP_GBLCTLR_RHCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_RHCLKRST /;"	d
MCASP_GBLCTLR_RSMRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_RSMRST /;"	d
MCASP_GBLCTLR_RSRCLR	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_RSRCLR /;"	d
MCASP_GBLCTLR_XCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_XCLKRST /;"	d
MCASP_GBLCTLR_XFRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_XFRST /;"	d
MCASP_GBLCTLR_XHCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_XHCLKRST /;"	d
MCASP_GBLCTLR_XSMRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_XSMRST /;"	d
MCASP_GBLCTLR_XSRCLR	inc/hw_mcasp.h	/^#define MCASP_GBLCTLR_XSRCLR /;"	d
MCASP_GBLCTLX_RCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_RCLKRST /;"	d
MCASP_GBLCTLX_RFRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_RFRST /;"	d
MCASP_GBLCTLX_RHCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_RHCLKRST /;"	d
MCASP_GBLCTLX_RSMRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_RSMRST /;"	d
MCASP_GBLCTLX_RSRCLKR	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_RSRCLKR /;"	d
MCASP_GBLCTLX_XCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_XCLKRST /;"	d
MCASP_GBLCTLX_XFRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_XFRST /;"	d
MCASP_GBLCTLX_XHCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_XHCLKRST /;"	d
MCASP_GBLCTLX_XSMRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_XSMRST /;"	d
MCASP_GBLCTLX_XSRCLR	inc/hw_mcasp.h	/^#define MCASP_GBLCTLX_XSRCLR /;"	d
MCASP_GBLCTL_RCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_RCLKRST /;"	d
MCASP_GBLCTL_RFRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_RFRST /;"	d
MCASP_GBLCTL_RHCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_RHCLKRST /;"	d
MCASP_GBLCTL_RSMRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_RSMRST /;"	d
MCASP_GBLCTL_RSRCLR	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_RSRCLR /;"	d
MCASP_GBLCTL_XCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_XCLKRST /;"	d
MCASP_GBLCTL_XFRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_XFRST /;"	d
MCASP_GBLCTL_XHCLKRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_XHCLKRST /;"	d
MCASP_GBLCTL_XSMRST	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_XSMRST /;"	d
MCASP_GBLCTL_XSRCLR	inc/hw_mcasp.h	/^#define MCASP_GBLCTL_XSRCLR /;"	d
MCASP_GBL_RCLK	driverlib/i2s.c	/^#define MCASP_GBL_RCLK	/;"	d	file:
MCASP_GBL_RFSYNC	driverlib/i2s.c	/^#define MCASP_GBL_RFSYNC	/;"	d	file:
MCASP_GBL_RHCLK	driverlib/i2s.c	/^#define MCASP_GBL_RHCLK	/;"	d	file:
MCASP_GBL_RSER	driverlib/i2s.c	/^#define MCASP_GBL_RSER	/;"	d	file:
MCASP_GBL_RSM	driverlib/i2s.c	/^#define MCASP_GBL_RSM	/;"	d	file:
MCASP_GBL_XCLK	driverlib/i2s.c	/^#define MCASP_GBL_XCLK	/;"	d	file:
MCASP_GBL_XFSYNC	driverlib/i2s.c	/^#define MCASP_GBL_XFSYNC	/;"	d	file:
MCASP_GBL_XHCLK	driverlib/i2s.c	/^#define MCASP_GBL_XHCLK	/;"	d	file:
MCASP_GBL_XSER	driverlib/i2s.c	/^#define MCASP_GBL_XSER	/;"	d	file:
MCASP_GBL_XSM	driverlib/i2s.c	/^#define MCASP_GBL_XSM	/;"	d	file:
MCASP_LBCTL_DLBEN	inc/hw_mcasp.h	/^#define MCASP_LBCTL_DLBEN /;"	d
MCASP_LBCTL_IOLBEN	inc/hw_mcasp.h	/^#define MCASP_LBCTL_IOLBEN /;"	d
MCASP_LBCTL_MODE_M	inc/hw_mcasp.h	/^#define MCASP_LBCTL_MODE_M /;"	d
MCASP_LBCTL_MODE_S	inc/hw_mcasp.h	/^#define MCASP_LBCTL_MODE_S /;"	d
MCASP_LBCTL_ORD	inc/hw_mcasp.h	/^#define MCASP_LBCTL_ORD /;"	d
MCASP_O_ACLKRCTL	inc/hw_mcasp.h	/^#define MCASP_O_ACLKRCTL /;"	d
MCASP_O_ACLKXCTL	inc/hw_mcasp.h	/^#define MCASP_O_ACLKXCTL /;"	d
MCASP_O_AHCLKRCTL	inc/hw_mcasp.h	/^#define MCASP_O_AHCLKRCTL /;"	d
MCASP_O_AHCLKXCTL	inc/hw_mcasp.h	/^#define MCASP_O_AHCLKXCTL /;"	d
MCASP_O_AMUTE	inc/hw_mcasp.h	/^#define MCASP_O_AMUTE /;"	d
MCASP_O_CLKADJEN	inc/hw_mcasp.h	/^#define MCASP_O_CLKADJEN /;"	d
MCASP_O_DITCSRA0	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRA0 /;"	d
MCASP_O_DITCSRA1	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRA1 /;"	d
MCASP_O_DITCSRA2	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRA2 /;"	d
MCASP_O_DITCSRA3	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRA3 /;"	d
MCASP_O_DITCSRA4	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRA4 /;"	d
MCASP_O_DITCSRA5	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRA5 /;"	d
MCASP_O_DITCSRB0	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRB0 /;"	d
MCASP_O_DITCSRB1	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRB1 /;"	d
MCASP_O_DITCSRB2	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRB2 /;"	d
MCASP_O_DITCSRB3	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRB3 /;"	d
MCASP_O_DITCSRB4	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRB4 /;"	d
MCASP_O_DITCSRB5	inc/hw_mcasp.h	/^#define MCASP_O_DITCSRB5 /;"	d
MCASP_O_DITUDRA0	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRA0 /;"	d
MCASP_O_DITUDRA1	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRA1 /;"	d
MCASP_O_DITUDRA2	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRA2 /;"	d
MCASP_O_DITUDRA3	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRA3 /;"	d
MCASP_O_DITUDRA4	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRA4 /;"	d
MCASP_O_DITUDRA5	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRA5 /;"	d
MCASP_O_DITUDRB0	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRB0 /;"	d
MCASP_O_DITUDRB1	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRB1 /;"	d
MCASP_O_DITUDRB2	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRB2 /;"	d
MCASP_O_DITUDRB3	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRB3 /;"	d
MCASP_O_DITUDRB4	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRB4 /;"	d
MCASP_O_DITUDRB5	inc/hw_mcasp.h	/^#define MCASP_O_DITUDRB5 /;"	d
MCASP_O_ESYSCONFIG	inc/hw_mcasp.h	/^#define MCASP_O_ESYSCONFIG /;"	d
MCASP_O_EVTCTLR	inc/hw_mcasp.h	/^#define MCASP_O_EVTCTLR /;"	d
MCASP_O_EVTCTLX	inc/hw_mcasp.h	/^#define MCASP_O_EVTCTLX /;"	d
MCASP_O_GBLCTL	inc/hw_mcasp.h	/^#define MCASP_O_GBLCTL /;"	d
MCASP_O_GBLCTLR	inc/hw_mcasp.h	/^#define MCASP_O_GBLCTLR /;"	d
MCASP_O_GBLCTLX	inc/hw_mcasp.h	/^#define MCASP_O_GBLCTLX /;"	d
MCASP_O_LBCTL	inc/hw_mcasp.h	/^#define MCASP_O_LBCTL /;"	d
MCASP_O_PDCLR	inc/hw_mcasp.h	/^#define MCASP_O_PDCLR /;"	d
MCASP_O_PDIN	inc/hw_mcasp.h	/^#define MCASP_O_PDIN /;"	d
MCASP_O_PDIR	inc/hw_mcasp.h	/^#define MCASP_O_PDIR /;"	d
MCASP_O_PDOUT	inc/hw_mcasp.h	/^#define MCASP_O_PDOUT /;"	d
MCASP_O_PDSET	inc/hw_mcasp.h	/^#define MCASP_O_PDSET /;"	d
MCASP_O_PFUNC	inc/hw_mcasp.h	/^#define MCASP_O_PFUNC /;"	d
MCASP_O_PID	inc/hw_mcasp.h	/^#define MCASP_O_PID /;"	d
MCASP_O_REVTCTL	inc/hw_mcasp.h	/^#define MCASP_O_REVTCTL /;"	d
MCASP_O_RXBUF0	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF0 /;"	d
MCASP_O_RXBUF1	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF1 /;"	d
MCASP_O_RXBUF10	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF10 /;"	d
MCASP_O_RXBUF11	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF11 /;"	d
MCASP_O_RXBUF12	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF12 /;"	d
MCASP_O_RXBUF13	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF13 /;"	d
MCASP_O_RXBUF14	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF14 /;"	d
MCASP_O_RXBUF15	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF15 /;"	d
MCASP_O_RXBUF2	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF2 /;"	d
MCASP_O_RXBUF3	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF3 /;"	d
MCASP_O_RXBUF4	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF4 /;"	d
MCASP_O_RXBUF5	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF5 /;"	d
MCASP_O_RXBUF6	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF6 /;"	d
MCASP_O_RXBUF7	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF7 /;"	d
MCASP_O_RXBUF8	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF8 /;"	d
MCASP_O_RXBUF9	inc/hw_mcasp.h	/^#define MCASP_O_RXBUF9 /;"	d
MCASP_O_RXCLKCHK	inc/hw_mcasp.h	/^#define MCASP_O_RXCLKCHK /;"	d
MCASP_O_RXFMCTL	inc/hw_mcasp.h	/^#define MCASP_O_RXFMCTL /;"	d
MCASP_O_RXFMT	inc/hw_mcasp.h	/^#define MCASP_O_RXFMT /;"	d
MCASP_O_RXMASK	inc/hw_mcasp.h	/^#define MCASP_O_RXMASK /;"	d
MCASP_O_RXSTAT	inc/hw_mcasp.h	/^#define MCASP_O_RXSTAT /;"	d
MCASP_O_RXTDM	inc/hw_mcasp.h	/^#define MCASP_O_RXTDM /;"	d
MCASP_O_RXTDMSLOT	inc/hw_mcasp.h	/^#define MCASP_O_RXTDMSLOT /;"	d
MCASP_O_TLEC	inc/hw_mcasp.h	/^#define MCASP_O_TLEC /;"	d
MCASP_O_TLGC	inc/hw_mcasp.h	/^#define MCASP_O_TLGC /;"	d
MCASP_O_TLMR	inc/hw_mcasp.h	/^#define MCASP_O_TLMR /;"	d
MCASP_O_TXBUF0	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF0 /;"	d
MCASP_O_TXBUF1	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF1 /;"	d
MCASP_O_TXBUF10	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF10 /;"	d
MCASP_O_TXBUF11	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF11 /;"	d
MCASP_O_TXBUF12	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF12 /;"	d
MCASP_O_TXBUF13	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF13 /;"	d
MCASP_O_TXBUF14	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF14 /;"	d
MCASP_O_TXBUF15	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF15 /;"	d
MCASP_O_TXBUF2	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF2 /;"	d
MCASP_O_TXBUF3	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF3 /;"	d
MCASP_O_TXBUF4	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF4 /;"	d
MCASP_O_TXBUF5	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF5 /;"	d
MCASP_O_TXBUF6	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF6 /;"	d
MCASP_O_TXBUF7	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF7 /;"	d
MCASP_O_TXBUF8	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF8 /;"	d
MCASP_O_TXBUF9	inc/hw_mcasp.h	/^#define MCASP_O_TXBUF9 /;"	d
MCASP_O_TXCLKCHK	inc/hw_mcasp.h	/^#define MCASP_O_TXCLKCHK /;"	d
MCASP_O_TXDITCTL	inc/hw_mcasp.h	/^#define MCASP_O_TXDITCTL /;"	d
MCASP_O_TXFMCTL	inc/hw_mcasp.h	/^#define MCASP_O_TXFMCTL /;"	d
MCASP_O_TXFMT	inc/hw_mcasp.h	/^#define MCASP_O_TXFMT /;"	d
MCASP_O_TXMASK	inc/hw_mcasp.h	/^#define MCASP_O_TXMASK /;"	d
MCASP_O_TXSTAT	inc/hw_mcasp.h	/^#define MCASP_O_TXSTAT /;"	d
MCASP_O_TXTDM	inc/hw_mcasp.h	/^#define MCASP_O_TXTDM /;"	d
MCASP_O_TXTDMSLOT	inc/hw_mcasp.h	/^#define MCASP_O_TXTDMSLOT /;"	d
MCASP_O_XEVTCTL	inc/hw_mcasp.h	/^#define MCASP_O_XEVTCTL /;"	d
MCASP_O_XRSRCTL0	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL0 /;"	d
MCASP_O_XRSRCTL1	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL1 /;"	d
MCASP_O_XRSRCTL10	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL10 /;"	d
MCASP_O_XRSRCTL11	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL11 /;"	d
MCASP_O_XRSRCTL12	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL12 /;"	d
MCASP_O_XRSRCTL13	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL13 /;"	d
MCASP_O_XRSRCTL14	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL14 /;"	d
MCASP_O_XRSRCTL15	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL15 /;"	d
MCASP_O_XRSRCTL2	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL2 /;"	d
MCASP_O_XRSRCTL3	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL3 /;"	d
MCASP_O_XRSRCTL4	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL4 /;"	d
MCASP_O_XRSRCTL5	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL5 /;"	d
MCASP_O_XRSRCTL6	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL6 /;"	d
MCASP_O_XRSRCTL7	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL7 /;"	d
MCASP_O_XRSRCTL8	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL8 /;"	d
MCASP_O_XRSRCTL9	inc/hw_mcasp.h	/^#define MCASP_O_XRSRCTL9 /;"	d
MCASP_PDCLR_ACLKR	inc/hw_mcasp.h	/^#define MCASP_PDCLR_ACLKR /;"	d
MCASP_PDCLR_ACLKX	inc/hw_mcasp.h	/^#define MCASP_PDCLR_ACLKX /;"	d
MCASP_PDCLR_AFSR	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AFSR /;"	d
MCASP_PDCLR_AFSX	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AFSX /;"	d
MCASP_PDCLR_AHCLKR	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AHCLKR /;"	d
MCASP_PDCLR_AHCLKX	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AHCLKX /;"	d
MCASP_PDCLR_AMUTE	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AMUTE /;"	d
MCASP_PDCLR_AXR0	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR0 /;"	d
MCASP_PDCLR_AXR1	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR1 /;"	d
MCASP_PDCLR_AXR10	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR10 /;"	d
MCASP_PDCLR_AXR11	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR11 /;"	d
MCASP_PDCLR_AXR12	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR12 /;"	d
MCASP_PDCLR_AXR13	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR13 /;"	d
MCASP_PDCLR_AXR14	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR14 /;"	d
MCASP_PDCLR_AXR15	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR15 /;"	d
MCASP_PDCLR_AXR2	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR2 /;"	d
MCASP_PDCLR_AXR3	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR3 /;"	d
MCASP_PDCLR_AXR4	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR4 /;"	d
MCASP_PDCLR_AXR5	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR5 /;"	d
MCASP_PDCLR_AXR6	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR6 /;"	d
MCASP_PDCLR_AXR7	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR7 /;"	d
MCASP_PDCLR_AXR8	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR8 /;"	d
MCASP_PDCLR_AXR9	inc/hw_mcasp.h	/^#define MCASP_PDCLR_AXR9 /;"	d
MCASP_PDCLR_RESV_M	inc/hw_mcasp.h	/^#define MCASP_PDCLR_RESV_M /;"	d
MCASP_PDCLR_RESV_S	inc/hw_mcasp.h	/^#define MCASP_PDCLR_RESV_S /;"	d
MCASP_PDIN_ACLKR	inc/hw_mcasp.h	/^#define MCASP_PDIN_ACLKR /;"	d
MCASP_PDIN_ACLKX	inc/hw_mcasp.h	/^#define MCASP_PDIN_ACLKX /;"	d
MCASP_PDIN_AFSR	inc/hw_mcasp.h	/^#define MCASP_PDIN_AFSR /;"	d
MCASP_PDIN_AFSX	inc/hw_mcasp.h	/^#define MCASP_PDIN_AFSX /;"	d
MCASP_PDIN_AHCLKR	inc/hw_mcasp.h	/^#define MCASP_PDIN_AHCLKR /;"	d
MCASP_PDIN_AHCLKX	inc/hw_mcasp.h	/^#define MCASP_PDIN_AHCLKX /;"	d
MCASP_PDIN_AMUTE	inc/hw_mcasp.h	/^#define MCASP_PDIN_AMUTE /;"	d
MCASP_PDIN_AXR0	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR0 /;"	d
MCASP_PDIN_AXR1	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR1 /;"	d
MCASP_PDIN_AXR10	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR10 /;"	d
MCASP_PDIN_AXR11	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR11 /;"	d
MCASP_PDIN_AXR12	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR12 /;"	d
MCASP_PDIN_AXR13	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR13 /;"	d
MCASP_PDIN_AXR14	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR14 /;"	d
MCASP_PDIN_AXR15	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR15 /;"	d
MCASP_PDIN_AXR2	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR2 /;"	d
MCASP_PDIN_AXR3	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR3 /;"	d
MCASP_PDIN_AXR4	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR4 /;"	d
MCASP_PDIN_AXR5	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR5 /;"	d
MCASP_PDIN_AXR6	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR6 /;"	d
MCASP_PDIN_AXR7	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR7 /;"	d
MCASP_PDIN_AXR8	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR8 /;"	d
MCASP_PDIN_AXR9	inc/hw_mcasp.h	/^#define MCASP_PDIN_AXR9 /;"	d
MCASP_PDIN_RESV_M	inc/hw_mcasp.h	/^#define MCASP_PDIN_RESV_M /;"	d
MCASP_PDIN_RESV_S	inc/hw_mcasp.h	/^#define MCASP_PDIN_RESV_S /;"	d
MCASP_PDIR_ACLKR	inc/hw_mcasp.h	/^#define MCASP_PDIR_ACLKR /;"	d
MCASP_PDIR_ACLKX	inc/hw_mcasp.h	/^#define MCASP_PDIR_ACLKX /;"	d
MCASP_PDIR_AFSR	inc/hw_mcasp.h	/^#define MCASP_PDIR_AFSR /;"	d
MCASP_PDIR_AFSX	inc/hw_mcasp.h	/^#define MCASP_PDIR_AFSX /;"	d
MCASP_PDIR_AHCLKR	inc/hw_mcasp.h	/^#define MCASP_PDIR_AHCLKR /;"	d
MCASP_PDIR_AHCLKX	inc/hw_mcasp.h	/^#define MCASP_PDIR_AHCLKX /;"	d
MCASP_PDIR_AMUTE	inc/hw_mcasp.h	/^#define MCASP_PDIR_AMUTE /;"	d
MCASP_PDIR_AXR0	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR0 /;"	d
MCASP_PDIR_AXR1	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR1 /;"	d
MCASP_PDIR_AXR10	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR10 /;"	d
MCASP_PDIR_AXR11	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR11 /;"	d
MCASP_PDIR_AXR12	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR12 /;"	d
MCASP_PDIR_AXR13	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR13 /;"	d
MCASP_PDIR_AXR14	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR14 /;"	d
MCASP_PDIR_AXR15	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR15 /;"	d
MCASP_PDIR_AXR2	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR2 /;"	d
MCASP_PDIR_AXR3	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR3 /;"	d
MCASP_PDIR_AXR4	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR4 /;"	d
MCASP_PDIR_AXR5	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR5 /;"	d
MCASP_PDIR_AXR6	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR6 /;"	d
MCASP_PDIR_AXR7	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR7 /;"	d
MCASP_PDIR_AXR8	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR8 /;"	d
MCASP_PDIR_AXR9	inc/hw_mcasp.h	/^#define MCASP_PDIR_AXR9 /;"	d
MCASP_PDIR_RESV_M	inc/hw_mcasp.h	/^#define MCASP_PDIR_RESV_M /;"	d
MCASP_PDIR_RESV_S	inc/hw_mcasp.h	/^#define MCASP_PDIR_RESV_S /;"	d
MCASP_PDOUT_ACLKR	inc/hw_mcasp.h	/^#define MCASP_PDOUT_ACLKR /;"	d
MCASP_PDOUT_ACLKX	inc/hw_mcasp.h	/^#define MCASP_PDOUT_ACLKX /;"	d
MCASP_PDOUT_AFSR	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AFSR /;"	d
MCASP_PDOUT_AFSX	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AFSX /;"	d
MCASP_PDOUT_AHCLKR	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AHCLKR /;"	d
MCASP_PDOUT_AHCLKX	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AHCLKX /;"	d
MCASP_PDOUT_AMUTE	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AMUTE /;"	d
MCASP_PDOUT_AXR0	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR0 /;"	d
MCASP_PDOUT_AXR1	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR1 /;"	d
MCASP_PDOUT_AXR10	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR10 /;"	d
MCASP_PDOUT_AXR11	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR11 /;"	d
MCASP_PDOUT_AXR12	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR12 /;"	d
MCASP_PDOUT_AXR13	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR13 /;"	d
MCASP_PDOUT_AXR14	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR14 /;"	d
MCASP_PDOUT_AXR15	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR15 /;"	d
MCASP_PDOUT_AXR2	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR2 /;"	d
MCASP_PDOUT_AXR3	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR3 /;"	d
MCASP_PDOUT_AXR4	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR4 /;"	d
MCASP_PDOUT_AXR5	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR5 /;"	d
MCASP_PDOUT_AXR6	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR6 /;"	d
MCASP_PDOUT_AXR7	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR7 /;"	d
MCASP_PDOUT_AXR8	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR8 /;"	d
MCASP_PDOUT_AXR9	inc/hw_mcasp.h	/^#define MCASP_PDOUT_AXR9 /;"	d
MCASP_PDOUT_RESV_M	inc/hw_mcasp.h	/^#define MCASP_PDOUT_RESV_M /;"	d
MCASP_PDOUT_RESV_S	inc/hw_mcasp.h	/^#define MCASP_PDOUT_RESV_S /;"	d
MCASP_PDSET_ACLKR	inc/hw_mcasp.h	/^#define MCASP_PDSET_ACLKR /;"	d
MCASP_PDSET_ACLKX	inc/hw_mcasp.h	/^#define MCASP_PDSET_ACLKX /;"	d
MCASP_PDSET_AFSR	inc/hw_mcasp.h	/^#define MCASP_PDSET_AFSR /;"	d
MCASP_PDSET_AFSX	inc/hw_mcasp.h	/^#define MCASP_PDSET_AFSX /;"	d
MCASP_PDSET_AHCLKR	inc/hw_mcasp.h	/^#define MCASP_PDSET_AHCLKR /;"	d
MCASP_PDSET_AHCLKX	inc/hw_mcasp.h	/^#define MCASP_PDSET_AHCLKX /;"	d
MCASP_PDSET_AMUTE	inc/hw_mcasp.h	/^#define MCASP_PDSET_AMUTE /;"	d
MCASP_PDSET_AXR0	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR0 /;"	d
MCASP_PDSET_AXR1	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR1 /;"	d
MCASP_PDSET_AXR10	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR10 /;"	d
MCASP_PDSET_AXR11	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR11 /;"	d
MCASP_PDSET_AXR12	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR12 /;"	d
MCASP_PDSET_AXR13	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR13 /;"	d
MCASP_PDSET_AXR14	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR14 /;"	d
MCASP_PDSET_AXR15	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR15 /;"	d
MCASP_PDSET_AXR2	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR2 /;"	d
MCASP_PDSET_AXR3	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR3 /;"	d
MCASP_PDSET_AXR4	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR4 /;"	d
MCASP_PDSET_AXR5	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR5 /;"	d
MCASP_PDSET_AXR6	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR6 /;"	d
MCASP_PDSET_AXR7	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR7 /;"	d
MCASP_PDSET_AXR8	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR8 /;"	d
MCASP_PDSET_AXR9	inc/hw_mcasp.h	/^#define MCASP_PDSET_AXR9 /;"	d
MCASP_PDSET_RESV_M	inc/hw_mcasp.h	/^#define MCASP_PDSET_RESV_M /;"	d
MCASP_PDSET_RESV_S	inc/hw_mcasp.h	/^#define MCASP_PDSET_RESV_S /;"	d
MCASP_PFUNC_ACLKR	inc/hw_mcasp.h	/^#define MCASP_PFUNC_ACLKR /;"	d
MCASP_PFUNC_ACLKX	inc/hw_mcasp.h	/^#define MCASP_PFUNC_ACLKX /;"	d
MCASP_PFUNC_AFSR	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AFSR /;"	d
MCASP_PFUNC_AFSX	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AFSX /;"	d
MCASP_PFUNC_AHCLKR	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AHCLKR /;"	d
MCASP_PFUNC_AHCLKX	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AHCLKX /;"	d
MCASP_PFUNC_AMUTE	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AMUTE /;"	d
MCASP_PFUNC_AXR0	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR0 /;"	d
MCASP_PFUNC_AXR1	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR1 /;"	d
MCASP_PFUNC_AXR10	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR10 /;"	d
MCASP_PFUNC_AXR11	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR11 /;"	d
MCASP_PFUNC_AXR12	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR12 /;"	d
MCASP_PFUNC_AXR13	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR13 /;"	d
MCASP_PFUNC_AXR14	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR14 /;"	d
MCASP_PFUNC_AXR15	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR15 /;"	d
MCASP_PFUNC_AXR2	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR2 /;"	d
MCASP_PFUNC_AXR3	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR3 /;"	d
MCASP_PFUNC_AXR4	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR4 /;"	d
MCASP_PFUNC_AXR5	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR5 /;"	d
MCASP_PFUNC_AXR6	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR6 /;"	d
MCASP_PFUNC_AXR7	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR7 /;"	d
MCASP_PFUNC_AXR8	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR8 /;"	d
MCASP_PFUNC_AXR9	inc/hw_mcasp.h	/^#define MCASP_PFUNC_AXR9 /;"	d
MCASP_PFUNC_RESV1_M	inc/hw_mcasp.h	/^#define MCASP_PFUNC_RESV1_M /;"	d
MCASP_PFUNC_RESV1_S	inc/hw_mcasp.h	/^#define MCASP_PFUNC_RESV1_S /;"	d
MCASP_PID_CUSTOM_M	inc/hw_mcasp.h	/^#define MCASP_PID_CUSTOM_M /;"	d
MCASP_PID_CUSTOM_S	inc/hw_mcasp.h	/^#define MCASP_PID_CUSTOM_S /;"	d
MCASP_PID_FUNCTION_M	inc/hw_mcasp.h	/^#define MCASP_PID_FUNCTION_M /;"	d
MCASP_PID_FUNCTION_S	inc/hw_mcasp.h	/^#define MCASP_PID_FUNCTION_S /;"	d
MCASP_PID_RESV_M	inc/hw_mcasp.h	/^#define MCASP_PID_RESV_M /;"	d
MCASP_PID_RESV_S	inc/hw_mcasp.h	/^#define MCASP_PID_RESV_S /;"	d
MCASP_PID_REVMAJOR_M	inc/hw_mcasp.h	/^#define MCASP_PID_REVMAJOR_M /;"	d
MCASP_PID_REVMAJOR_S	inc/hw_mcasp.h	/^#define MCASP_PID_REVMAJOR_S /;"	d
MCASP_PID_REVMINOR_M	inc/hw_mcasp.h	/^#define MCASP_PID_REVMINOR_M /;"	d
MCASP_PID_REVMINOR_S	inc/hw_mcasp.h	/^#define MCASP_PID_REVMINOR_S /;"	d
MCASP_PID_RTL_M	inc/hw_mcasp.h	/^#define MCASP_PID_RTL_M /;"	d
MCASP_PID_RTL_S	inc/hw_mcasp.h	/^#define MCASP_PID_RTL_S /;"	d
MCASP_PID_SCHEME_M	inc/hw_mcasp.h	/^#define MCASP_PID_SCHEME_M /;"	d
MCASP_PID_SCHEME_S	inc/hw_mcasp.h	/^#define MCASP_PID_SCHEME_S /;"	d
MCASP_REVTCTL_RDATDMA	inc/hw_mcasp.h	/^#define MCASP_REVTCTL_RDATDMA /;"	d
MCASP_RXBUF0_RBUF0_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF0_RBUF0_M /;"	d
MCASP_RXBUF0_RBUF0_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF0_RBUF0_S /;"	d
MCASP_RXBUF10_RBUF10_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF10_RBUF10_M /;"	d
MCASP_RXBUF10_RBUF10_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF10_RBUF10_S /;"	d
MCASP_RXBUF11_RBUF11_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF11_RBUF11_M /;"	d
MCASP_RXBUF11_RBUF11_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF11_RBUF11_S /;"	d
MCASP_RXBUF12_RBUF12_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF12_RBUF12_M /;"	d
MCASP_RXBUF12_RBUF12_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF12_RBUF12_S /;"	d
MCASP_RXBUF13_RBUF13_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF13_RBUF13_M /;"	d
MCASP_RXBUF13_RBUF13_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF13_RBUF13_S /;"	d
MCASP_RXBUF14_RBUF14_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF14_RBUF14_M /;"	d
MCASP_RXBUF14_RBUF14_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF14_RBUF14_S /;"	d
MCASP_RXBUF15_RBUF15_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF15_RBUF15_M /;"	d
MCASP_RXBUF15_RBUF15_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF15_RBUF15_S /;"	d
MCASP_RXBUF1_RBUF1_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF1_RBUF1_M /;"	d
MCASP_RXBUF1_RBUF1_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF1_RBUF1_S /;"	d
MCASP_RXBUF2_RBUF2_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF2_RBUF2_M /;"	d
MCASP_RXBUF2_RBUF2_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF2_RBUF2_S /;"	d
MCASP_RXBUF3_RBUF3_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF3_RBUF3_M /;"	d
MCASP_RXBUF3_RBUF3_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF3_RBUF3_S /;"	d
MCASP_RXBUF4_RBUF4_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF4_RBUF4_M /;"	d
MCASP_RXBUF4_RBUF4_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF4_RBUF4_S /;"	d
MCASP_RXBUF5_RBUF5_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF5_RBUF5_M /;"	d
MCASP_RXBUF5_RBUF5_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF5_RBUF5_S /;"	d
MCASP_RXBUF6_RBUF6_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF6_RBUF6_M /;"	d
MCASP_RXBUF6_RBUF6_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF6_RBUF6_S /;"	d
MCASP_RXBUF7_RBUF7_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF7_RBUF7_M /;"	d
MCASP_RXBUF7_RBUF7_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF7_RBUF7_S /;"	d
MCASP_RXBUF8_RBUF8_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF8_RBUF8_M /;"	d
MCASP_RXBUF8_RBUF8_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF8_RBUF8_S /;"	d
MCASP_RXBUF9_RBUF9_M	inc/hw_mcasp.h	/^#define MCASP_RXBUF9_RBUF9_M /;"	d
MCASP_RXBUF9_RBUF9_S	inc/hw_mcasp.h	/^#define MCASP_RXBUF9_RBUF9_S /;"	d
MCASP_RXCLKCHK_RCNT_M	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RCNT_M /;"	d
MCASP_RXCLKCHK_RCNT_S	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RCNT_S /;"	d
MCASP_RXCLKCHK_RMAX_M	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RMAX_M /;"	d
MCASP_RXCLKCHK_RMAX_S	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RMAX_S /;"	d
MCASP_RXCLKCHK_RMIN_M	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RMIN_M /;"	d
MCASP_RXCLKCHK_RMIN_S	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RMIN_S /;"	d
MCASP_RXCLKCHK_RPS_M	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RPS_M /;"	d
MCASP_RXCLKCHK_RPS_S	inc/hw_mcasp.h	/^#define MCASP_RXCLKCHK_RPS_S /;"	d
MCASP_RXFMCTL_FRWID	inc/hw_mcasp.h	/^#define MCASP_RXFMCTL_FRWID /;"	d
MCASP_RXFMCTL_FSRM	inc/hw_mcasp.h	/^#define MCASP_RXFMCTL_FSRM /;"	d
MCASP_RXFMCTL_FSRP	inc/hw_mcasp.h	/^#define MCASP_RXFMCTL_FSRP /;"	d
MCASP_RXFMCTL_RMOD_M	inc/hw_mcasp.h	/^#define MCASP_RXFMCTL_RMOD_M /;"	d
MCASP_RXFMCTL_RMOD_S	inc/hw_mcasp.h	/^#define MCASP_RXFMCTL_RMOD_S /;"	d
MCASP_RXFMT_RBUSEL	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RBUSEL /;"	d
MCASP_RXFMT_RDATDLY_M	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RDATDLY_M /;"	d
MCASP_RXFMT_RDATDLY_S	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RDATDLY_S /;"	d
MCASP_RXFMT_RPAD_M	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RPAD_M /;"	d
MCASP_RXFMT_RPAD_S	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RPAD_S /;"	d
MCASP_RXFMT_RPBIT_M	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RPBIT_M /;"	d
MCASP_RXFMT_RPBIT_S	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RPBIT_S /;"	d
MCASP_RXFMT_RROT_M	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RROT_M /;"	d
MCASP_RXFMT_RROT_S	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RROT_S /;"	d
MCASP_RXFMT_RRVRS	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RRVRS /;"	d
MCASP_RXFMT_RSSZ_M	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RSSZ_M /;"	d
MCASP_RXFMT_RSSZ_S	inc/hw_mcasp.h	/^#define MCASP_RXFMT_RSSZ_S /;"	d
MCASP_RXMASK_RMASK0	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK0 /;"	d
MCASP_RXMASK_RMASK1	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK1 /;"	d
MCASP_RXMASK_RMASK10	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK10 /;"	d
MCASP_RXMASK_RMASK11	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK11 /;"	d
MCASP_RXMASK_RMASK12	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK12 /;"	d
MCASP_RXMASK_RMASK13	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK13 /;"	d
MCASP_RXMASK_RMASK14	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK14 /;"	d
MCASP_RXMASK_RMASK15	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK15 /;"	d
MCASP_RXMASK_RMASK16	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK16 /;"	d
MCASP_RXMASK_RMASK17	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK17 /;"	d
MCASP_RXMASK_RMASK18	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK18 /;"	d
MCASP_RXMASK_RMASK19	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK19 /;"	d
MCASP_RXMASK_RMASK2	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK2 /;"	d
MCASP_RXMASK_RMASK20	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK20 /;"	d
MCASP_RXMASK_RMASK21	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK21 /;"	d
MCASP_RXMASK_RMASK22	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK22 /;"	d
MCASP_RXMASK_RMASK23	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK23 /;"	d
MCASP_RXMASK_RMASK24	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK24 /;"	d
MCASP_RXMASK_RMASK25	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK25 /;"	d
MCASP_RXMASK_RMASK26	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK26 /;"	d
MCASP_RXMASK_RMASK27	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK27 /;"	d
MCASP_RXMASK_RMASK28	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK28 /;"	d
MCASP_RXMASK_RMASK29	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK29 /;"	d
MCASP_RXMASK_RMASK3	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK3 /;"	d
MCASP_RXMASK_RMASK30	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK30 /;"	d
MCASP_RXMASK_RMASK31	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK31 /;"	d
MCASP_RXMASK_RMASK4	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK4 /;"	d
MCASP_RXMASK_RMASK5	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK5 /;"	d
MCASP_RXMASK_RMASK6	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK6 /;"	d
MCASP_RXMASK_RMASK7	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK7 /;"	d
MCASP_RXMASK_RMASK8	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK8 /;"	d
MCASP_RXMASK_RMASK9	inc/hw_mcasp.h	/^#define MCASP_RXMASK_RMASK9 /;"	d
MCASP_RXSTAT_RCKFAIL	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RCKFAIL /;"	d
MCASP_RXSTAT_RDATA	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RDATA /;"	d
MCASP_RXSTAT_RDMAERR	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RDMAERR /;"	d
MCASP_RXSTAT_RERR	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RERR /;"	d
MCASP_RXSTAT_RLAST	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RLAST /;"	d
MCASP_RXSTAT_ROVRN	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_ROVRN /;"	d
MCASP_RXSTAT_RSTAFRM	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RSTAFRM /;"	d
MCASP_RXSTAT_RSYNCERR	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RSYNCERR /;"	d
MCASP_RXSTAT_RTDMSLOT	inc/hw_mcasp.h	/^#define MCASP_RXSTAT_RTDMSLOT /;"	d
MCASP_RXTDMSLOT_RSLOTCNT_M	inc/hw_mcasp.h	/^#define MCASP_RXTDMSLOT_RSLOTCNT_M /;"	d
MCASP_RXTDMSLOT_RSLOTCNT_S	inc/hw_mcasp.h	/^#define MCASP_RXTDMSLOT_RSLOTCNT_S /;"	d
MCASP_RXTDM_RTDMS0	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS0 /;"	d
MCASP_RXTDM_RTDMS1	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS1 /;"	d
MCASP_RXTDM_RTDMS10	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS10 /;"	d
MCASP_RXTDM_RTDMS11	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS11 /;"	d
MCASP_RXTDM_RTDMS12	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS12 /;"	d
MCASP_RXTDM_RTDMS13	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS13 /;"	d
MCASP_RXTDM_RTDMS14	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS14 /;"	d
MCASP_RXTDM_RTDMS15	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS15 /;"	d
MCASP_RXTDM_RTDMS16	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS16 /;"	d
MCASP_RXTDM_RTDMS17	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS17 /;"	d
MCASP_RXTDM_RTDMS18	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS18 /;"	d
MCASP_RXTDM_RTDMS19	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS19 /;"	d
MCASP_RXTDM_RTDMS2	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS2 /;"	d
MCASP_RXTDM_RTDMS20	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS20 /;"	d
MCASP_RXTDM_RTDMS21	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS21 /;"	d
MCASP_RXTDM_RTDMS22	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS22 /;"	d
MCASP_RXTDM_RTDMS23	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS23 /;"	d
MCASP_RXTDM_RTDMS24	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS24 /;"	d
MCASP_RXTDM_RTDMS25	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS25 /;"	d
MCASP_RXTDM_RTDMS26	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS26 /;"	d
MCASP_RXTDM_RTDMS27	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS27 /;"	d
MCASP_RXTDM_RTDMS28	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS28 /;"	d
MCASP_RXTDM_RTDMS29	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS29 /;"	d
MCASP_RXTDM_RTDMS3	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS3 /;"	d
MCASP_RXTDM_RTDMS30	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS30 /;"	d
MCASP_RXTDM_RTDMS31	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS31 /;"	d
MCASP_RXTDM_RTDMS4	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS4 /;"	d
MCASP_RXTDM_RTDMS5	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS5 /;"	d
MCASP_RXTDM_RTDMS6	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS6 /;"	d
MCASP_RXTDM_RTDMS7	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS7 /;"	d
MCASP_RXTDM_RTDMS8	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS8 /;"	d
MCASP_RXTDM_RTDMS9	inc/hw_mcasp.h	/^#define MCASP_RXTDM_RTDMS9 /;"	d
MCASP_TLEC_TLEC_M	inc/hw_mcasp.h	/^#define MCASP_TLEC_TLEC_M /;"	d
MCASP_TLEC_TLEC_S	inc/hw_mcasp.h	/^#define MCASP_TLEC_TLEC_S /;"	d
MCASP_TLGC_ESEL	inc/hw_mcasp.h	/^#define MCASP_TLGC_ESEL /;"	d
MCASP_TLGC_MC_M	inc/hw_mcasp.h	/^#define MCASP_TLGC_MC_M /;"	d
MCASP_TLGC_MC_S	inc/hw_mcasp.h	/^#define MCASP_TLGC_MC_S /;"	d
MCASP_TLGC_MMS	inc/hw_mcasp.h	/^#define MCASP_TLGC_MMS /;"	d
MCASP_TLGC_MT_M	inc/hw_mcasp.h	/^#define MCASP_TLGC_MT_M /;"	d
MCASP_TLGC_MT_S	inc/hw_mcasp.h	/^#define MCASP_TLGC_MT_S /;"	d
MCASP_TLGC_PC_M	inc/hw_mcasp.h	/^#define MCASP_TLGC_PC_M /;"	d
MCASP_TLGC_PC_S	inc/hw_mcasp.h	/^#define MCASP_TLGC_PC_S /;"	d
MCASP_TLGC_RESV1_M	inc/hw_mcasp.h	/^#define MCASP_TLGC_RESV1_M /;"	d
MCASP_TLGC_RESV1_S	inc/hw_mcasp.h	/^#define MCASP_TLGC_RESV1_S /;"	d
MCASP_TLGC_RESV_M	inc/hw_mcasp.h	/^#define MCASP_TLGC_RESV_M /;"	d
MCASP_TLGC_RESV_S	inc/hw_mcasp.h	/^#define MCASP_TLGC_RESV_S /;"	d
MCASP_TLGC_TM	inc/hw_mcasp.h	/^#define MCASP_TLGC_TM /;"	d
MCASP_TLGC_TOEN	inc/hw_mcasp.h	/^#define MCASP_TLGC_TOEN /;"	d
MCASP_TLMR_TLMR_M	inc/hw_mcasp.h	/^#define MCASP_TLMR_TLMR_M /;"	d
MCASP_TLMR_TLMR_S	inc/hw_mcasp.h	/^#define MCASP_TLMR_TLMR_S /;"	d
MCASP_TXBUF0_XBUF0_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF0_XBUF0_M /;"	d
MCASP_TXBUF0_XBUF0_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF0_XBUF0_S /;"	d
MCASP_TXBUF10_XBUF10_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF10_XBUF10_M /;"	d
MCASP_TXBUF10_XBUF10_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF10_XBUF10_S /;"	d
MCASP_TXBUF11_XBUF11_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF11_XBUF11_M /;"	d
MCASP_TXBUF11_XBUF11_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF11_XBUF11_S /;"	d
MCASP_TXBUF12_XBUF12_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF12_XBUF12_M /;"	d
MCASP_TXBUF12_XBUF12_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF12_XBUF12_S /;"	d
MCASP_TXBUF13_XBUF13_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF13_XBUF13_M /;"	d
MCASP_TXBUF13_XBUF13_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF13_XBUF13_S /;"	d
MCASP_TXBUF14_XBUF14_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF14_XBUF14_M /;"	d
MCASP_TXBUF14_XBUF14_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF14_XBUF14_S /;"	d
MCASP_TXBUF15_XBUF15_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF15_XBUF15_M /;"	d
MCASP_TXBUF15_XBUF15_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF15_XBUF15_S /;"	d
MCASP_TXBUF1_XBUF1_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF1_XBUF1_M /;"	d
MCASP_TXBUF1_XBUF1_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF1_XBUF1_S /;"	d
MCASP_TXBUF2_XBUF2_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF2_XBUF2_M /;"	d
MCASP_TXBUF2_XBUF2_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF2_XBUF2_S /;"	d
MCASP_TXBUF3_XBUF3_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF3_XBUF3_M /;"	d
MCASP_TXBUF3_XBUF3_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF3_XBUF3_S /;"	d
MCASP_TXBUF4_XBUF4_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF4_XBUF4_M /;"	d
MCASP_TXBUF4_XBUF4_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF4_XBUF4_S /;"	d
MCASP_TXBUF5_XBUF5_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF5_XBUF5_M /;"	d
MCASP_TXBUF5_XBUF5_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF5_XBUF5_S /;"	d
MCASP_TXBUF6_XBUF6_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF6_XBUF6_M /;"	d
MCASP_TXBUF6_XBUF6_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF6_XBUF6_S /;"	d
MCASP_TXBUF7_XBUF7_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF7_XBUF7_M /;"	d
MCASP_TXBUF7_XBUF7_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF7_XBUF7_S /;"	d
MCASP_TXBUF8_XBUF8_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF8_XBUF8_M /;"	d
MCASP_TXBUF8_XBUF8_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF8_XBUF8_S /;"	d
MCASP_TXBUF9_XBUF9_M	inc/hw_mcasp.h	/^#define MCASP_TXBUF9_XBUF9_M /;"	d
MCASP_TXBUF9_XBUF9_S	inc/hw_mcasp.h	/^#define MCASP_TXBUF9_XBUF9_S /;"	d
MCASP_TXCLKCHK_RESV	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_RESV /;"	d
MCASP_TXCLKCHK_XCNT_M	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XCNT_M /;"	d
MCASP_TXCLKCHK_XCNT_S	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XCNT_S /;"	d
MCASP_TXCLKCHK_XMAX_M	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XMAX_M /;"	d
MCASP_TXCLKCHK_XMAX_S	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XMAX_S /;"	d
MCASP_TXCLKCHK_XMIN_M	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XMIN_M /;"	d
MCASP_TXCLKCHK_XMIN_S	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XMIN_S /;"	d
MCASP_TXCLKCHK_XPS_M	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XPS_M /;"	d
MCASP_TXCLKCHK_XPS_S	inc/hw_mcasp.h	/^#define MCASP_TXCLKCHK_XPS_S /;"	d
MCASP_TXDITCTL_DITEN	inc/hw_mcasp.h	/^#define MCASP_TXDITCTL_DITEN /;"	d
MCASP_TXDITCTL_VA	inc/hw_mcasp.h	/^#define MCASP_TXDITCTL_VA /;"	d
MCASP_TXDITCTL_VB	inc/hw_mcasp.h	/^#define MCASP_TXDITCTL_VB /;"	d
MCASP_TXFMCTL_FSXM	inc/hw_mcasp.h	/^#define MCASP_TXFMCTL_FSXM /;"	d
MCASP_TXFMCTL_FSXP	inc/hw_mcasp.h	/^#define MCASP_TXFMCTL_FSXP /;"	d
MCASP_TXFMCTL_FXWID	inc/hw_mcasp.h	/^#define MCASP_TXFMCTL_FXWID /;"	d
MCASP_TXFMCTL_XMOD_M	inc/hw_mcasp.h	/^#define MCASP_TXFMCTL_XMOD_M /;"	d
MCASP_TXFMCTL_XMOD_S	inc/hw_mcasp.h	/^#define MCASP_TXFMCTL_XMOD_S /;"	d
MCASP_TXFMT_XBUSEL	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XBUSEL /;"	d
MCASP_TXFMT_XDATDLY_M	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XDATDLY_M /;"	d
MCASP_TXFMT_XDATDLY_S	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XDATDLY_S /;"	d
MCASP_TXFMT_XPAD_M	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XPAD_M /;"	d
MCASP_TXFMT_XPAD_S	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XPAD_S /;"	d
MCASP_TXFMT_XPBIT_M	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XPBIT_M /;"	d
MCASP_TXFMT_XPBIT_S	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XPBIT_S /;"	d
MCASP_TXFMT_XROT_M	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XROT_M /;"	d
MCASP_TXFMT_XROT_S	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XROT_S /;"	d
MCASP_TXFMT_XRVRS	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XRVRS /;"	d
MCASP_TXFMT_XSSZ_M	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XSSZ_M /;"	d
MCASP_TXFMT_XSSZ_S	inc/hw_mcasp.h	/^#define MCASP_TXFMT_XSSZ_S /;"	d
MCASP_TXMASK_XMASK0	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK0 /;"	d
MCASP_TXMASK_XMASK1	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK1 /;"	d
MCASP_TXMASK_XMASK10	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK10 /;"	d
MCASP_TXMASK_XMASK11	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK11 /;"	d
MCASP_TXMASK_XMASK12	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK12 /;"	d
MCASP_TXMASK_XMASK13	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK13 /;"	d
MCASP_TXMASK_XMASK14	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK14 /;"	d
MCASP_TXMASK_XMASK15	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK15 /;"	d
MCASP_TXMASK_XMASK16	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK16 /;"	d
MCASP_TXMASK_XMASK17	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK17 /;"	d
MCASP_TXMASK_XMASK18	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK18 /;"	d
MCASP_TXMASK_XMASK19	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK19 /;"	d
MCASP_TXMASK_XMASK2	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK2 /;"	d
MCASP_TXMASK_XMASK20	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK20 /;"	d
MCASP_TXMASK_XMASK21	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK21 /;"	d
MCASP_TXMASK_XMASK22	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK22 /;"	d
MCASP_TXMASK_XMASK23	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK23 /;"	d
MCASP_TXMASK_XMASK24	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK24 /;"	d
MCASP_TXMASK_XMASK25	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK25 /;"	d
MCASP_TXMASK_XMASK26	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK26 /;"	d
MCASP_TXMASK_XMASK27	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK27 /;"	d
MCASP_TXMASK_XMASK28	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK28 /;"	d
MCASP_TXMASK_XMASK29	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK29 /;"	d
MCASP_TXMASK_XMASK3	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK3 /;"	d
MCASP_TXMASK_XMASK30	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK30 /;"	d
MCASP_TXMASK_XMASK31	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK31 /;"	d
MCASP_TXMASK_XMASK4	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK4 /;"	d
MCASP_TXMASK_XMASK5	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK5 /;"	d
MCASP_TXMASK_XMASK6	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK6 /;"	d
MCASP_TXMASK_XMASK7	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK7 /;"	d
MCASP_TXMASK_XMASK8	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK8 /;"	d
MCASP_TXMASK_XMASK9	inc/hw_mcasp.h	/^#define MCASP_TXMASK_XMASK9 /;"	d
MCASP_TXSTAT_XCKFAIL	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XCKFAIL /;"	d
MCASP_TXSTAT_XDATA	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XDATA /;"	d
MCASP_TXSTAT_XDMAERR	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XDMAERR /;"	d
MCASP_TXSTAT_XERR	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XERR /;"	d
MCASP_TXSTAT_XLAST	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XLAST /;"	d
MCASP_TXSTAT_XSTAFRM	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XSTAFRM /;"	d
MCASP_TXSTAT_XSYNCERR	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XSYNCERR /;"	d
MCASP_TXSTAT_XTDMSLOT	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XTDMSLOT /;"	d
MCASP_TXSTAT_XUNDRN	inc/hw_mcasp.h	/^#define MCASP_TXSTAT_XUNDRN /;"	d
MCASP_TXTDMSLOT_XSLOTCNT_M	inc/hw_mcasp.h	/^#define MCASP_TXTDMSLOT_XSLOTCNT_M /;"	d
MCASP_TXTDMSLOT_XSLOTCNT_S	inc/hw_mcasp.h	/^#define MCASP_TXTDMSLOT_XSLOTCNT_S /;"	d
MCASP_TXTDM_XTDMS0	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS0 /;"	d
MCASP_TXTDM_XTDMS1	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS1 /;"	d
MCASP_TXTDM_XTDMS10	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS10 /;"	d
MCASP_TXTDM_XTDMS11	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS11 /;"	d
MCASP_TXTDM_XTDMS12	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS12 /;"	d
MCASP_TXTDM_XTDMS13	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS13 /;"	d
MCASP_TXTDM_XTDMS14	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS14 /;"	d
MCASP_TXTDM_XTDMS15	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS15 /;"	d
MCASP_TXTDM_XTDMS16	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS16 /;"	d
MCASP_TXTDM_XTDMS17	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS17 /;"	d
MCASP_TXTDM_XTDMS18	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS18 /;"	d
MCASP_TXTDM_XTDMS19	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS19 /;"	d
MCASP_TXTDM_XTDMS2	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS2 /;"	d
MCASP_TXTDM_XTDMS20	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS20 /;"	d
MCASP_TXTDM_XTDMS21	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS21 /;"	d
MCASP_TXTDM_XTDMS22	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS22 /;"	d
MCASP_TXTDM_XTDMS23	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS23 /;"	d
MCASP_TXTDM_XTDMS24	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS24 /;"	d
MCASP_TXTDM_XTDMS25	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS25 /;"	d
MCASP_TXTDM_XTDMS26	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS26 /;"	d
MCASP_TXTDM_XTDMS27	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS27 /;"	d
MCASP_TXTDM_XTDMS28	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS28 /;"	d
MCASP_TXTDM_XTDMS29	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS29 /;"	d
MCASP_TXTDM_XTDMS3	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS3 /;"	d
MCASP_TXTDM_XTDMS30	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS30 /;"	d
MCASP_TXTDM_XTDMS31	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS31 /;"	d
MCASP_TXTDM_XTDMS4	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS4 /;"	d
MCASP_TXTDM_XTDMS5	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS5 /;"	d
MCASP_TXTDM_XTDMS6	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS6 /;"	d
MCASP_TXTDM_XTDMS7	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS7 /;"	d
MCASP_TXTDM_XTDMS8	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS8 /;"	d
MCASP_TXTDM_XTDMS9	inc/hw_mcasp.h	/^#define MCASP_TXTDM_XTDMS9 /;"	d
MCASP_XEVTCTL_XDATDMA	inc/hw_mcasp.h	/^#define MCASP_XEVTCTL_XDATDMA /;"	d
MCASP_XRSRCTL0_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL0_DISMOD_M /;"	d
MCASP_XRSRCTL0_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL0_DISMOD_S /;"	d
MCASP_XRSRCTL0_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL0_RRDY /;"	d
MCASP_XRSRCTL0_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL0_SRMOD_M /;"	d
MCASP_XRSRCTL0_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL0_SRMOD_S /;"	d
MCASP_XRSRCTL0_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL0_XRDY /;"	d
MCASP_XRSRCTL10_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL10_DISMOD_M /;"	d
MCASP_XRSRCTL10_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL10_DISMOD_S /;"	d
MCASP_XRSRCTL10_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL10_RRDY /;"	d
MCASP_XRSRCTL10_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL10_SRMOD_M /;"	d
MCASP_XRSRCTL10_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL10_SRMOD_S /;"	d
MCASP_XRSRCTL10_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL10_XRDY /;"	d
MCASP_XRSRCTL11_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL11_DISMOD_M /;"	d
MCASP_XRSRCTL11_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL11_DISMOD_S /;"	d
MCASP_XRSRCTL11_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL11_RRDY /;"	d
MCASP_XRSRCTL11_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL11_SRMOD_M /;"	d
MCASP_XRSRCTL11_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL11_SRMOD_S /;"	d
MCASP_XRSRCTL11_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL11_XRDY /;"	d
MCASP_XRSRCTL12_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL12_DISMOD_M /;"	d
MCASP_XRSRCTL12_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL12_DISMOD_S /;"	d
MCASP_XRSRCTL12_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL12_RRDY /;"	d
MCASP_XRSRCTL12_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL12_SRMOD_M /;"	d
MCASP_XRSRCTL12_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL12_SRMOD_S /;"	d
MCASP_XRSRCTL12_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL12_XRDY /;"	d
MCASP_XRSRCTL13_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL13_DISMOD_M /;"	d
MCASP_XRSRCTL13_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL13_DISMOD_S /;"	d
MCASP_XRSRCTL13_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL13_RRDY /;"	d
MCASP_XRSRCTL13_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL13_SRMOD_M /;"	d
MCASP_XRSRCTL13_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL13_SRMOD_S /;"	d
MCASP_XRSRCTL13_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL13_XRDY /;"	d
MCASP_XRSRCTL14_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL14_DISMOD_M /;"	d
MCASP_XRSRCTL14_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL14_DISMOD_S /;"	d
MCASP_XRSRCTL14_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL14_RRDY /;"	d
MCASP_XRSRCTL14_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL14_SRMOD_M /;"	d
MCASP_XRSRCTL14_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL14_SRMOD_S /;"	d
MCASP_XRSRCTL14_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL14_XRDY /;"	d
MCASP_XRSRCTL15_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL15_DISMOD_M /;"	d
MCASP_XRSRCTL15_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL15_DISMOD_S /;"	d
MCASP_XRSRCTL15_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL15_RRDY /;"	d
MCASP_XRSRCTL15_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL15_SRMOD_M /;"	d
MCASP_XRSRCTL15_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL15_SRMOD_S /;"	d
MCASP_XRSRCTL15_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL15_XRDY /;"	d
MCASP_XRSRCTL1_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL1_DISMOD_M /;"	d
MCASP_XRSRCTL1_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL1_DISMOD_S /;"	d
MCASP_XRSRCTL1_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL1_RRDY /;"	d
MCASP_XRSRCTL1_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL1_SRMOD_M /;"	d
MCASP_XRSRCTL1_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL1_SRMOD_S /;"	d
MCASP_XRSRCTL1_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL1_XRDY /;"	d
MCASP_XRSRCTL2_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL2_DISMOD_M /;"	d
MCASP_XRSRCTL2_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL2_DISMOD_S /;"	d
MCASP_XRSRCTL2_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL2_RRDY /;"	d
MCASP_XRSRCTL2_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL2_SRMOD_M /;"	d
MCASP_XRSRCTL2_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL2_SRMOD_S /;"	d
MCASP_XRSRCTL2_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL2_XRDY /;"	d
MCASP_XRSRCTL3_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL3_DISMOD_M /;"	d
MCASP_XRSRCTL3_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL3_DISMOD_S /;"	d
MCASP_XRSRCTL3_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL3_RRDY /;"	d
MCASP_XRSRCTL3_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL3_SRMOD_M /;"	d
MCASP_XRSRCTL3_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL3_SRMOD_S /;"	d
MCASP_XRSRCTL3_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL3_XRDY /;"	d
MCASP_XRSRCTL4_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL4_DISMOD_M /;"	d
MCASP_XRSRCTL4_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL4_DISMOD_S /;"	d
MCASP_XRSRCTL4_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL4_RRDY /;"	d
MCASP_XRSRCTL4_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL4_SRMOD_M /;"	d
MCASP_XRSRCTL4_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL4_SRMOD_S /;"	d
MCASP_XRSRCTL4_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL4_XRDY /;"	d
MCASP_XRSRCTL5_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL5_DISMOD_M /;"	d
MCASP_XRSRCTL5_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL5_DISMOD_S /;"	d
MCASP_XRSRCTL5_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL5_RRDY /;"	d
MCASP_XRSRCTL5_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL5_SRMOD_M /;"	d
MCASP_XRSRCTL5_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL5_SRMOD_S /;"	d
MCASP_XRSRCTL5_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL5_XRDY /;"	d
MCASP_XRSRCTL6_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL6_DISMOD_M /;"	d
MCASP_XRSRCTL6_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL6_DISMOD_S /;"	d
MCASP_XRSRCTL6_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL6_RRDY /;"	d
MCASP_XRSRCTL6_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL6_SRMOD_M /;"	d
MCASP_XRSRCTL6_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL6_SRMOD_S /;"	d
MCASP_XRSRCTL6_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL6_XRDY /;"	d
MCASP_XRSRCTL7_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL7_DISMOD_M /;"	d
MCASP_XRSRCTL7_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL7_DISMOD_S /;"	d
MCASP_XRSRCTL7_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL7_RRDY /;"	d
MCASP_XRSRCTL7_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL7_SRMOD_M /;"	d
MCASP_XRSRCTL7_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL7_SRMOD_S /;"	d
MCASP_XRSRCTL7_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL7_XRDY /;"	d
MCASP_XRSRCTL8_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL8_DISMOD_M /;"	d
MCASP_XRSRCTL8_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL8_DISMOD_S /;"	d
MCASP_XRSRCTL8_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL8_RRDY /;"	d
MCASP_XRSRCTL8_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL8_SRMOD_M /;"	d
MCASP_XRSRCTL8_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL8_SRMOD_S /;"	d
MCASP_XRSRCTL8_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL8_XRDY /;"	d
MCASP_XRSRCTL9_DISMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL9_DISMOD_M /;"	d
MCASP_XRSRCTL9_DISMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL9_DISMOD_S /;"	d
MCASP_XRSRCTL9_RRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL9_RRDY /;"	d
MCASP_XRSRCTL9_SRMOD_M	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL9_SRMOD_M /;"	d
MCASP_XRSRCTL9_SRMOD_S	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL9_SRMOD_S /;"	d
MCASP_XRSRCTL9_XRDY	inc/hw_mcasp.h	/^#define MCASP_XRSRCTL9_XRDY /;"	d
MCSPI_CH0CONF_CLKD_M	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_CLKD_M /;"	d
MCSPI_CH0CONF_CLKD_S	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_CLKD_S /;"	d
MCSPI_CH0CONF_CLKG	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_CLKG /;"	d
MCSPI_CH0CONF_DMAR	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_DMAR /;"	d
MCSPI_CH0CONF_DMAW	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_DMAW /;"	d
MCSPI_CH0CONF_DPE0	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_DPE0 /;"	d
MCSPI_CH0CONF_DPE1	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_DPE1 /;"	d
MCSPI_CH0CONF_EPOL	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_EPOL /;"	d
MCSPI_CH0CONF_FFER	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_FFER /;"	d
MCSPI_CH0CONF_FFEW	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_FFEW /;"	d
MCSPI_CH0CONF_FORCE	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_FORCE /;"	d
MCSPI_CH0CONF_IS	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_IS /;"	d
MCSPI_CH0CONF_PHA	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_PHA /;"	d
MCSPI_CH0CONF_POL	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_POL /;"	d
MCSPI_CH0CONF_SBE	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_SBE /;"	d
MCSPI_CH0CONF_SBPOL	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_SBPOL /;"	d
MCSPI_CH0CONF_SPIENSLV_M	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_SPIENSLV_M /;"	d
MCSPI_CH0CONF_SPIENSLV_S	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_SPIENSLV_S /;"	d
MCSPI_CH0CONF_TCS0_M	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_TCS0_M /;"	d
MCSPI_CH0CONF_TCS0_S	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_TCS0_S /;"	d
MCSPI_CH0CONF_TRM_M	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_TRM_M /;"	d
MCSPI_CH0CONF_TRM_S	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_TRM_S /;"	d
MCSPI_CH0CONF_TURBO	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_TURBO /;"	d
MCSPI_CH0CONF_WL_M	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_WL_M /;"	d
MCSPI_CH0CONF_WL_S	inc/hw_mcspi.h	/^#define MCSPI_CH0CONF_WL_S /;"	d
MCSPI_CH0CTRL_EN	inc/hw_mcspi.h	/^#define MCSPI_CH0CTRL_EN /;"	d
MCSPI_CH0CTRL_EXTCLK_M	inc/hw_mcspi.h	/^#define MCSPI_CH0CTRL_EXTCLK_M /;"	d
MCSPI_CH0CTRL_EXTCLK_S	inc/hw_mcspi.h	/^#define MCSPI_CH0CTRL_EXTCLK_S /;"	d
MCSPI_CH0STAT_EOT	inc/hw_mcspi.h	/^#define MCSPI_CH0STAT_EOT /;"	d
MCSPI_CH0STAT_RXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH0STAT_RXFFE /;"	d
MCSPI_CH0STAT_RXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH0STAT_RXFFF /;"	d
MCSPI_CH0STAT_RXS	inc/hw_mcspi.h	/^#define MCSPI_CH0STAT_RXS /;"	d
MCSPI_CH0STAT_TXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH0STAT_TXFFE /;"	d
MCSPI_CH0STAT_TXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH0STAT_TXFFF /;"	d
MCSPI_CH0STAT_TXS	inc/hw_mcspi.h	/^#define MCSPI_CH0STAT_TXS /;"	d
MCSPI_CH1CONF_CLKD_M	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_CLKD_M /;"	d
MCSPI_CH1CONF_CLKD_S	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_CLKD_S /;"	d
MCSPI_CH1CONF_CLKG	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_CLKG /;"	d
MCSPI_CH1CONF_DMAR	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_DMAR /;"	d
MCSPI_CH1CONF_DMAW	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_DMAW /;"	d
MCSPI_CH1CONF_DPE0	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_DPE0 /;"	d
MCSPI_CH1CONF_DPE1	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_DPE1 /;"	d
MCSPI_CH1CONF_EPOL	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_EPOL /;"	d
MCSPI_CH1CONF_FFER	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_FFER /;"	d
MCSPI_CH1CONF_FFEW	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_FFEW /;"	d
MCSPI_CH1CONF_FORCE	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_FORCE /;"	d
MCSPI_CH1CONF_IS	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_IS /;"	d
MCSPI_CH1CONF_PHA	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_PHA /;"	d
MCSPI_CH1CONF_POL	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_POL /;"	d
MCSPI_CH1CONF_SBE	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_SBE /;"	d
MCSPI_CH1CONF_SBPOL	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_SBPOL /;"	d
MCSPI_CH1CONF_TCS1_M	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_TCS1_M /;"	d
MCSPI_CH1CONF_TCS1_S	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_TCS1_S /;"	d
MCSPI_CH1CONF_TRM_M	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_TRM_M /;"	d
MCSPI_CH1CONF_TRM_S	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_TRM_S /;"	d
MCSPI_CH1CONF_TURBO	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_TURBO /;"	d
MCSPI_CH1CONF_WL_M	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_WL_M /;"	d
MCSPI_CH1CONF_WL_S	inc/hw_mcspi.h	/^#define MCSPI_CH1CONF_WL_S /;"	d
MCSPI_CH1CTRL_EN	inc/hw_mcspi.h	/^#define MCSPI_CH1CTRL_EN /;"	d
MCSPI_CH1CTRL_EXTCLK_M	inc/hw_mcspi.h	/^#define MCSPI_CH1CTRL_EXTCLK_M /;"	d
MCSPI_CH1CTRL_EXTCLK_S	inc/hw_mcspi.h	/^#define MCSPI_CH1CTRL_EXTCLK_S /;"	d
MCSPI_CH1STAT_EOT	inc/hw_mcspi.h	/^#define MCSPI_CH1STAT_EOT /;"	d
MCSPI_CH1STAT_RXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH1STAT_RXFFE /;"	d
MCSPI_CH1STAT_RXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH1STAT_RXFFF /;"	d
MCSPI_CH1STAT_RXS	inc/hw_mcspi.h	/^#define MCSPI_CH1STAT_RXS /;"	d
MCSPI_CH1STAT_TXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH1STAT_TXFFE /;"	d
MCSPI_CH1STAT_TXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH1STAT_TXFFF /;"	d
MCSPI_CH1STAT_TXS	inc/hw_mcspi.h	/^#define MCSPI_CH1STAT_TXS /;"	d
MCSPI_CH2CONF_CLKD_M	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_CLKD_M /;"	d
MCSPI_CH2CONF_CLKD_S	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_CLKD_S /;"	d
MCSPI_CH2CONF_CLKG	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_CLKG /;"	d
MCSPI_CH2CONF_DMAR	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_DMAR /;"	d
MCSPI_CH2CONF_DMAW	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_DMAW /;"	d
MCSPI_CH2CONF_DPE0	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_DPE0 /;"	d
MCSPI_CH2CONF_DPE1	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_DPE1 /;"	d
MCSPI_CH2CONF_EPOL	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_EPOL /;"	d
MCSPI_CH2CONF_FFER	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_FFER /;"	d
MCSPI_CH2CONF_FFEW	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_FFEW /;"	d
MCSPI_CH2CONF_FORCE	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_FORCE /;"	d
MCSPI_CH2CONF_IS	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_IS /;"	d
MCSPI_CH2CONF_PHA	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_PHA /;"	d
MCSPI_CH2CONF_POL	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_POL /;"	d
MCSPI_CH2CONF_SBE	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_SBE /;"	d
MCSPI_CH2CONF_SBPOL	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_SBPOL /;"	d
MCSPI_CH2CONF_TCS2_M	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_TCS2_M /;"	d
MCSPI_CH2CONF_TCS2_S	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_TCS2_S /;"	d
MCSPI_CH2CONF_TRM_M	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_TRM_M /;"	d
MCSPI_CH2CONF_TRM_S	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_TRM_S /;"	d
MCSPI_CH2CONF_TURBO	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_TURBO /;"	d
MCSPI_CH2CONF_WL_M	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_WL_M /;"	d
MCSPI_CH2CONF_WL_S	inc/hw_mcspi.h	/^#define MCSPI_CH2CONF_WL_S /;"	d
MCSPI_CH2CTRL_EN	inc/hw_mcspi.h	/^#define MCSPI_CH2CTRL_EN /;"	d
MCSPI_CH2CTRL_EXTCLK_M	inc/hw_mcspi.h	/^#define MCSPI_CH2CTRL_EXTCLK_M /;"	d
MCSPI_CH2CTRL_EXTCLK_S	inc/hw_mcspi.h	/^#define MCSPI_CH2CTRL_EXTCLK_S /;"	d
MCSPI_CH2STAT_EOT	inc/hw_mcspi.h	/^#define MCSPI_CH2STAT_EOT /;"	d
MCSPI_CH2STAT_RXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH2STAT_RXFFE /;"	d
MCSPI_CH2STAT_RXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH2STAT_RXFFF /;"	d
MCSPI_CH2STAT_RXS	inc/hw_mcspi.h	/^#define MCSPI_CH2STAT_RXS /;"	d
MCSPI_CH2STAT_TXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH2STAT_TXFFE /;"	d
MCSPI_CH2STAT_TXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH2STAT_TXFFF /;"	d
MCSPI_CH2STAT_TXS	inc/hw_mcspi.h	/^#define MCSPI_CH2STAT_TXS /;"	d
MCSPI_CH3CONF_CLKD_M	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_CLKD_M /;"	d
MCSPI_CH3CONF_CLKD_S	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_CLKD_S /;"	d
MCSPI_CH3CONF_CLKG	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_CLKG /;"	d
MCSPI_CH3CONF_DMAR	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_DMAR /;"	d
MCSPI_CH3CONF_DMAW	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_DMAW /;"	d
MCSPI_CH3CONF_DPE0	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_DPE0 /;"	d
MCSPI_CH3CONF_DPE1	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_DPE1 /;"	d
MCSPI_CH3CONF_EPOL	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_EPOL /;"	d
MCSPI_CH3CONF_FFER	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_FFER /;"	d
MCSPI_CH3CONF_FFEW	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_FFEW /;"	d
MCSPI_CH3CONF_FORCE	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_FORCE /;"	d
MCSPI_CH3CONF_IS	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_IS /;"	d
MCSPI_CH3CONF_PHA	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_PHA /;"	d
MCSPI_CH3CONF_POL	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_POL /;"	d
MCSPI_CH3CONF_SBE	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_SBE /;"	d
MCSPI_CH3CONF_SBPOL	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_SBPOL /;"	d
MCSPI_CH3CONF_TCS3_M	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_TCS3_M /;"	d
MCSPI_CH3CONF_TCS3_S	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_TCS3_S /;"	d
MCSPI_CH3CONF_TRM_M	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_TRM_M /;"	d
MCSPI_CH3CONF_TRM_S	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_TRM_S /;"	d
MCSPI_CH3CONF_TURBO	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_TURBO /;"	d
MCSPI_CH3CONF_WL_M	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_WL_M /;"	d
MCSPI_CH3CONF_WL_S	inc/hw_mcspi.h	/^#define MCSPI_CH3CONF_WL_S /;"	d
MCSPI_CH3CTRL_EN	inc/hw_mcspi.h	/^#define MCSPI_CH3CTRL_EN /;"	d
MCSPI_CH3CTRL_EXTCLK_M	inc/hw_mcspi.h	/^#define MCSPI_CH3CTRL_EXTCLK_M /;"	d
MCSPI_CH3CTRL_EXTCLK_S	inc/hw_mcspi.h	/^#define MCSPI_CH3CTRL_EXTCLK_S /;"	d
MCSPI_CH3STAT_EOT	inc/hw_mcspi.h	/^#define MCSPI_CH3STAT_EOT /;"	d
MCSPI_CH3STAT_RXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH3STAT_RXFFE /;"	d
MCSPI_CH3STAT_RXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH3STAT_RXFFF /;"	d
MCSPI_CH3STAT_RXS	inc/hw_mcspi.h	/^#define MCSPI_CH3STAT_RXS /;"	d
MCSPI_CH3STAT_TXFFE	inc/hw_mcspi.h	/^#define MCSPI_CH3STAT_TXFFE /;"	d
MCSPI_CH3STAT_TXFFF	inc/hw_mcspi.h	/^#define MCSPI_CH3STAT_TXFFF /;"	d
MCSPI_CH3STAT_TXS	inc/hw_mcspi.h	/^#define MCSPI_CH3STAT_TXS /;"	d
MCSPI_DAFRX_DAFRDATA_M	inc/hw_mcspi.h	/^#define MCSPI_DAFRX_DAFRDATA_M /;"	d
MCSPI_DAFRX_DAFRDATA_S	inc/hw_mcspi.h	/^#define MCSPI_DAFRX_DAFRDATA_S /;"	d
MCSPI_DAFTX_DAFTDATA_M	inc/hw_mcspi.h	/^#define MCSPI_DAFTX_DAFTDATA_M /;"	d
MCSPI_DAFTX_DAFTDATA_S	inc/hw_mcspi.h	/^#define MCSPI_DAFTX_DAFTDATA_S /;"	d
MCSPI_HL_HWINFO_FFNBYTE_M	inc/hw_mcspi.h	/^#define MCSPI_HL_HWINFO_FFNBYTE_M /;"	d
MCSPI_HL_HWINFO_FFNBYTE_S	inc/hw_mcspi.h	/^#define MCSPI_HL_HWINFO_FFNBYTE_S /;"	d
MCSPI_HL_HWINFO_RETMODE	inc/hw_mcspi.h	/^#define MCSPI_HL_HWINFO_RETMODE /;"	d
MCSPI_HL_HWINFO_USEFIFO	inc/hw_mcspi.h	/^#define MCSPI_HL_HWINFO_USEFIFO /;"	d
MCSPI_HL_REV_CUSTOM_M	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_CUSTOM_M /;"	d
MCSPI_HL_REV_CUSTOM_S	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_CUSTOM_S /;"	d
MCSPI_HL_REV_FUNC_M	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_FUNC_M /;"	d
MCSPI_HL_REV_FUNC_S	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_FUNC_S /;"	d
MCSPI_HL_REV_RSVD_M	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_RSVD_M /;"	d
MCSPI_HL_REV_RSVD_S	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_RSVD_S /;"	d
MCSPI_HL_REV_R_RTL_M	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_R_RTL_M /;"	d
MCSPI_HL_REV_R_RTL_S	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_R_RTL_S /;"	d
MCSPI_HL_REV_SCHEME_M	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_SCHEME_M /;"	d
MCSPI_HL_REV_SCHEME_S	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_SCHEME_S /;"	d
MCSPI_HL_REV_X_MAJOR_M	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_X_MAJOR_M /;"	d
MCSPI_HL_REV_X_MAJOR_S	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_X_MAJOR_S /;"	d
MCSPI_HL_REV_Y_MINOR_M	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_Y_MINOR_M /;"	d
MCSPI_HL_REV_Y_MINOR_S	inc/hw_mcspi.h	/^#define MCSPI_HL_REV_Y_MINOR_S /;"	d
MCSPI_HL_SYSCONFIG_FREEEMU	inc/hw_mcspi.h	/^#define MCSPI_HL_SYSCONFIG_FREEEMU /;"	d
MCSPI_HL_SYSCONFIG_IDLEMODE_M	inc/hw_mcspi.h	/^#define MCSPI_HL_SYSCONFIG_IDLEMODE_M /;"	d
MCSPI_HL_SYSCONFIG_IDLEMODE_S	inc/hw_mcspi.h	/^#define MCSPI_HL_SYSCONFIG_IDLEMODE_S /;"	d
MCSPI_HL_SYSCONFIG_SOFTRESET	inc/hw_mcspi.h	/^#define MCSPI_HL_SYSCONFIG_SOFTRESET /;"	d
MCSPI_IRQENABLE_EOW_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_EOW_ENABLE /;"	d
MCSPI_IRQENABLE_RX0_FULL_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_RX0_FULL_ENABLE /;"	d
MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_RX0_OVERFLOW_ENABLE /;"	d
MCSPI_IRQENABLE_RX1_FULL_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_RX1_FULL_ENABLE /;"	d
MCSPI_IRQENABLE_RX2_FULL_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_RX2_FULL_ENABLE /;"	d
MCSPI_IRQENABLE_RX3_FULL_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_RX3_FULL_ENABLE /;"	d
MCSPI_IRQENABLE_TX0_EMPTY_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX0_EMPTY_ENABLE /;"	d
MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE /;"	d
MCSPI_IRQENABLE_TX1_EMPTY_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX1_EMPTY_ENABLE /;"	d
MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX1_UNDERFLOW_ENABLE /;"	d
MCSPI_IRQENABLE_TX2_EMPTY_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX2_EMPTY_ENABLE /;"	d
MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX2_UNDERFLOW_ENABLE /;"	d
MCSPI_IRQENABLE_TX3_EMPTY_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX3_EMPTY_ENABLE /;"	d
MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_TX3_UNDERFLOW_ENABLE /;"	d
MCSPI_IRQENABLE_WKE	inc/hw_mcspi.h	/^#define MCSPI_IRQENABLE_WKE /;"	d
MCSPI_IRQSTATUS_EOW	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_EOW /;"	d
MCSPI_IRQSTATUS_RX0_FULL	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_RX0_FULL /;"	d
MCSPI_IRQSTATUS_RX0_OVERFLOW	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_RX0_OVERFLOW /;"	d
MCSPI_IRQSTATUS_RX1_FULL	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_RX1_FULL /;"	d
MCSPI_IRQSTATUS_RX2_FULL	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_RX2_FULL /;"	d
MCSPI_IRQSTATUS_RX3_FULL	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_RX3_FULL /;"	d
MCSPI_IRQSTATUS_TX0_EMPTY	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX0_EMPTY /;"	d
MCSPI_IRQSTATUS_TX0_UNDERFLOW	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX0_UNDERFLOW /;"	d
MCSPI_IRQSTATUS_TX1_EMPTY	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX1_EMPTY /;"	d
MCSPI_IRQSTATUS_TX1_UNDERFLOW	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX1_UNDERFLOW /;"	d
MCSPI_IRQSTATUS_TX2_EMPTY	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX2_EMPTY /;"	d
MCSPI_IRQSTATUS_TX2_UNDERFLOW	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX2_UNDERFLOW /;"	d
MCSPI_IRQSTATUS_TX3_EMPTY	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX3_EMPTY /;"	d
MCSPI_IRQSTATUS_TX3_UNDERFLOW	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_TX3_UNDERFLOW /;"	d
MCSPI_IRQSTATUS_WKS	inc/hw_mcspi.h	/^#define MCSPI_IRQSTATUS_WKS /;"	d
MCSPI_MODULCTRL_FDAA	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_FDAA /;"	d
MCSPI_MODULCTRL_INITDLY_M	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_INITDLY_M /;"	d
MCSPI_MODULCTRL_INITDLY_S	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_INITDLY_S /;"	d
MCSPI_MODULCTRL_MOA	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_MOA /;"	d
MCSPI_MODULCTRL_MS	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_MS /;"	d
MCSPI_MODULCTRL_PIN34	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_PIN34 /;"	d
MCSPI_MODULCTRL_SINGLE	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_SINGLE /;"	d
MCSPI_MODULCTRL_SYSTEM_TEST	inc/hw_mcspi.h	/^#define MCSPI_MODULCTRL_SYSTEM_TEST /;"	d
MCSPI_O_CH0CONF	inc/hw_mcspi.h	/^#define MCSPI_O_CH0CONF /;"	d
MCSPI_O_CH0CTRL	inc/hw_mcspi.h	/^#define MCSPI_O_CH0CTRL /;"	d
MCSPI_O_CH0STAT	inc/hw_mcspi.h	/^#define MCSPI_O_CH0STAT /;"	d
MCSPI_O_CH1CONF	inc/hw_mcspi.h	/^#define MCSPI_O_CH1CONF /;"	d
MCSPI_O_CH1CTRL	inc/hw_mcspi.h	/^#define MCSPI_O_CH1CTRL /;"	d
MCSPI_O_CH1STAT	inc/hw_mcspi.h	/^#define MCSPI_O_CH1STAT /;"	d
MCSPI_O_CH2CONF	inc/hw_mcspi.h	/^#define MCSPI_O_CH2CONF /;"	d
MCSPI_O_CH2CTRL	inc/hw_mcspi.h	/^#define MCSPI_O_CH2CTRL /;"	d
MCSPI_O_CH2STAT	inc/hw_mcspi.h	/^#define MCSPI_O_CH2STAT /;"	d
MCSPI_O_CH3CONF	inc/hw_mcspi.h	/^#define MCSPI_O_CH3CONF /;"	d
MCSPI_O_CH3CTRL	inc/hw_mcspi.h	/^#define MCSPI_O_CH3CTRL /;"	d
MCSPI_O_CH3STAT	inc/hw_mcspi.h	/^#define MCSPI_O_CH3STAT /;"	d
MCSPI_O_DAFRX	inc/hw_mcspi.h	/^#define MCSPI_O_DAFRX /;"	d
MCSPI_O_DAFTX	inc/hw_mcspi.h	/^#define MCSPI_O_DAFTX /;"	d
MCSPI_O_HL_HWINFO	inc/hw_mcspi.h	/^#define MCSPI_O_HL_HWINFO /;"	d
MCSPI_O_HL_REV	inc/hw_mcspi.h	/^#define MCSPI_O_HL_REV /;"	d
MCSPI_O_HL_SYSCONFIG	inc/hw_mcspi.h	/^#define MCSPI_O_HL_SYSCONFIG /;"	d
MCSPI_O_IRQENABLE	inc/hw_mcspi.h	/^#define MCSPI_O_IRQENABLE /;"	d
MCSPI_O_IRQSTATUS	inc/hw_mcspi.h	/^#define MCSPI_O_IRQSTATUS /;"	d
MCSPI_O_MODULCTRL	inc/hw_mcspi.h	/^#define MCSPI_O_MODULCTRL /;"	d
MCSPI_O_REVISION	inc/hw_mcspi.h	/^#define MCSPI_O_REVISION /;"	d
MCSPI_O_RX0	inc/hw_mcspi.h	/^#define MCSPI_O_RX0 /;"	d
MCSPI_O_RX1	inc/hw_mcspi.h	/^#define MCSPI_O_RX1 /;"	d
MCSPI_O_RX2	inc/hw_mcspi.h	/^#define MCSPI_O_RX2 /;"	d
MCSPI_O_RX3	inc/hw_mcspi.h	/^#define MCSPI_O_RX3 /;"	d
MCSPI_O_SYSCONFIG	inc/hw_mcspi.h	/^#define MCSPI_O_SYSCONFIG /;"	d
MCSPI_O_SYSSTATUS	inc/hw_mcspi.h	/^#define MCSPI_O_SYSSTATUS /;"	d
MCSPI_O_SYST	inc/hw_mcspi.h	/^#define MCSPI_O_SYST /;"	d
MCSPI_O_TX0	inc/hw_mcspi.h	/^#define MCSPI_O_TX0 /;"	d
MCSPI_O_TX1	inc/hw_mcspi.h	/^#define MCSPI_O_TX1 /;"	d
MCSPI_O_TX2	inc/hw_mcspi.h	/^#define MCSPI_O_TX2 /;"	d
MCSPI_O_TX3	inc/hw_mcspi.h	/^#define MCSPI_O_TX3 /;"	d
MCSPI_O_WAKEUPENABLE	inc/hw_mcspi.h	/^#define MCSPI_O_WAKEUPENABLE /;"	d
MCSPI_O_XFERLEVEL	inc/hw_mcspi.h	/^#define MCSPI_O_XFERLEVEL /;"	d
MCSPI_REVISION_REV_M	inc/hw_mcspi.h	/^#define MCSPI_REVISION_REV_M /;"	d
MCSPI_REVISION_REV_S	inc/hw_mcspi.h	/^#define MCSPI_REVISION_REV_S /;"	d
MCSPI_RX0_RDATA_M	inc/hw_mcspi.h	/^#define MCSPI_RX0_RDATA_M /;"	d
MCSPI_RX0_RDATA_S	inc/hw_mcspi.h	/^#define MCSPI_RX0_RDATA_S /;"	d
MCSPI_RX1_RDATA_M	inc/hw_mcspi.h	/^#define MCSPI_RX1_RDATA_M /;"	d
MCSPI_RX1_RDATA_S	inc/hw_mcspi.h	/^#define MCSPI_RX1_RDATA_S /;"	d
MCSPI_RX2_RDATA_M	inc/hw_mcspi.h	/^#define MCSPI_RX2_RDATA_M /;"	d
MCSPI_RX2_RDATA_S	inc/hw_mcspi.h	/^#define MCSPI_RX2_RDATA_S /;"	d
MCSPI_RX3_RDATA_M	inc/hw_mcspi.h	/^#define MCSPI_RX3_RDATA_M /;"	d
MCSPI_RX3_RDATA_S	inc/hw_mcspi.h	/^#define MCSPI_RX3_RDATA_S /;"	d
MCSPI_SYSCONFIG_AUTOIDLE	inc/hw_mcspi.h	/^#define MCSPI_SYSCONFIG_AUTOIDLE /;"	d
MCSPI_SYSCONFIG_CLOCKACTIVITY_M	inc/hw_mcspi.h	/^#define MCSPI_SYSCONFIG_CLOCKACTIVITY_M /;"	d
MCSPI_SYSCONFIG_CLOCKACTIVITY_S	inc/hw_mcspi.h	/^#define MCSPI_SYSCONFIG_CLOCKACTIVITY_S /;"	d
MCSPI_SYSCONFIG_ENAWAKEUP	inc/hw_mcspi.h	/^#define MCSPI_SYSCONFIG_ENAWAKEUP /;"	d
MCSPI_SYSCONFIG_SIDLEMODE_M	inc/hw_mcspi.h	/^#define MCSPI_SYSCONFIG_SIDLEMODE_M /;"	d
MCSPI_SYSCONFIG_SIDLEMODE_S	inc/hw_mcspi.h	/^#define MCSPI_SYSCONFIG_SIDLEMODE_S /;"	d
MCSPI_SYSCONFIG_SOFTRESET	inc/hw_mcspi.h	/^#define MCSPI_SYSCONFIG_SOFTRESET /;"	d
MCSPI_SYSSTATUS_RESETDONE	inc/hw_mcspi.h	/^#define MCSPI_SYSSTATUS_RESETDONE /;"	d
MCSPI_SYST_SPICLK	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPICLK /;"	d
MCSPI_SYST_SPIDATDIR0	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIDATDIR0 /;"	d
MCSPI_SYST_SPIDATDIR1	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIDATDIR1 /;"	d
MCSPI_SYST_SPIDAT_0	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIDAT_0 /;"	d
MCSPI_SYST_SPIDAT_1	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIDAT_1 /;"	d
MCSPI_SYST_SPIENDIR	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIENDIR /;"	d
MCSPI_SYST_SPIEN_0	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIEN_0 /;"	d
MCSPI_SYST_SPIEN_1	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIEN_1 /;"	d
MCSPI_SYST_SPIEN_2	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIEN_2 /;"	d
MCSPI_SYST_SPIEN_3	inc/hw_mcspi.h	/^#define MCSPI_SYST_SPIEN_3 /;"	d
MCSPI_SYST_SSB	inc/hw_mcspi.h	/^#define MCSPI_SYST_SSB /;"	d
MCSPI_SYST_WAKD	inc/hw_mcspi.h	/^#define MCSPI_SYST_WAKD /;"	d
MCSPI_TX0_TDATA_M	inc/hw_mcspi.h	/^#define MCSPI_TX0_TDATA_M /;"	d
MCSPI_TX0_TDATA_S	inc/hw_mcspi.h	/^#define MCSPI_TX0_TDATA_S /;"	d
MCSPI_TX1_TDATA_M	inc/hw_mcspi.h	/^#define MCSPI_TX1_TDATA_M /;"	d
MCSPI_TX1_TDATA_S	inc/hw_mcspi.h	/^#define MCSPI_TX1_TDATA_S /;"	d
MCSPI_TX2_TDATA_M	inc/hw_mcspi.h	/^#define MCSPI_TX2_TDATA_M /;"	d
MCSPI_TX2_TDATA_S	inc/hw_mcspi.h	/^#define MCSPI_TX2_TDATA_S /;"	d
MCSPI_TX3_TDATA_M	inc/hw_mcspi.h	/^#define MCSPI_TX3_TDATA_M /;"	d
MCSPI_TX3_TDATA_S	inc/hw_mcspi.h	/^#define MCSPI_TX3_TDATA_S /;"	d
MCSPI_WAKEUPENABLE_WKEN	inc/hw_mcspi.h	/^#define MCSPI_WAKEUPENABLE_WKEN /;"	d
MCSPI_XFERLEVEL_AEL_M	inc/hw_mcspi.h	/^#define MCSPI_XFERLEVEL_AEL_M /;"	d
MCSPI_XFERLEVEL_AEL_S	inc/hw_mcspi.h	/^#define MCSPI_XFERLEVEL_AEL_S /;"	d
MCSPI_XFERLEVEL_AFL_M	inc/hw_mcspi.h	/^#define MCSPI_XFERLEVEL_AFL_M /;"	d
MCSPI_XFERLEVEL_AFL_S	inc/hw_mcspi.h	/^#define MCSPI_XFERLEVEL_AFL_S /;"	d
MCSPI_XFERLEVEL_WCNT_M	inc/hw_mcspi.h	/^#define MCSPI_XFERLEVEL_WCNT_M /;"	d
MCSPI_XFERLEVEL_WCNT_S	inc/hw_mcspi.h	/^#define MCSPI_XFERLEVEL_WCNT_S /;"	d
MMCHS_AC12_ACCE	inc/hw_mmchs.h	/^#define MMCHS_AC12_ACCE /;"	d
MMCHS_AC12_ACEB	inc/hw_mmchs.h	/^#define MMCHS_AC12_ACEB /;"	d
MMCHS_AC12_ACIE	inc/hw_mmchs.h	/^#define MMCHS_AC12_ACIE /;"	d
MMCHS_AC12_ACNE	inc/hw_mmchs.h	/^#define MMCHS_AC12_ACNE /;"	d
MMCHS_AC12_ACTO	inc/hw_mmchs.h	/^#define MMCHS_AC12_ACTO /;"	d
MMCHS_AC12_CNI	inc/hw_mmchs.h	/^#define MMCHS_AC12_CNI /;"	d
MMCHS_ADMAES_AES_M	inc/hw_mmchs.h	/^#define MMCHS_ADMAES_AES_M /;"	d
MMCHS_ADMAES_AES_S	inc/hw_mmchs.h	/^#define MMCHS_ADMAES_AES_S /;"	d
MMCHS_ADMAES_LME	inc/hw_mmchs.h	/^#define MMCHS_ADMAES_LME /;"	d
MMCHS_ADMASAL_ADMA_A32B_M	inc/hw_mmchs.h	/^#define MMCHS_ADMASAL_ADMA_A32B_M /;"	d
MMCHS_ADMASAL_ADMA_A32B_S	inc/hw_mmchs.h	/^#define MMCHS_ADMASAL_ADMA_A32B_S /;"	d
MMCHS_ARG_ARG_M	inc/hw_mmchs.h	/^#define MMCHS_ARG_ARG_M /;"	d
MMCHS_ARG_ARG_S	inc/hw_mmchs.h	/^#define MMCHS_ARG_ARG_S /;"	d
MMCHS_BLK_BLEN_M	inc/hw_mmchs.h	/^#define MMCHS_BLK_BLEN_M /;"	d
MMCHS_BLK_BLEN_S	inc/hw_mmchs.h	/^#define MMCHS_BLK_BLEN_S /;"	d
MMCHS_BLK_NBLK_M	inc/hw_mmchs.h	/^#define MMCHS_BLK_NBLK_M /;"	d
MMCHS_BLK_NBLK_S	inc/hw_mmchs.h	/^#define MMCHS_BLK_NBLK_S /;"	d
MMCHS_CAPA_AD2S	inc/hw_mmchs.h	/^#define MMCHS_CAPA_AD2S /;"	d
MMCHS_CAPA_BCF_M	inc/hw_mmchs.h	/^#define MMCHS_CAPA_BCF_M /;"	d
MMCHS_CAPA_BCF_S	inc/hw_mmchs.h	/^#define MMCHS_CAPA_BCF_S /;"	d
MMCHS_CAPA_BIT64	inc/hw_mmchs.h	/^#define MMCHS_CAPA_BIT64 /;"	d
MMCHS_CAPA_DS	inc/hw_mmchs.h	/^#define MMCHS_CAPA_DS /;"	d
MMCHS_CAPA_HSS	inc/hw_mmchs.h	/^#define MMCHS_CAPA_HSS /;"	d
MMCHS_CAPA_MBL_M	inc/hw_mmchs.h	/^#define MMCHS_CAPA_MBL_M /;"	d
MMCHS_CAPA_MBL_S	inc/hw_mmchs.h	/^#define MMCHS_CAPA_MBL_S /;"	d
MMCHS_CAPA_SRS	inc/hw_mmchs.h	/^#define MMCHS_CAPA_SRS /;"	d
MMCHS_CAPA_TCF_M	inc/hw_mmchs.h	/^#define MMCHS_CAPA_TCF_M /;"	d
MMCHS_CAPA_TCF_S	inc/hw_mmchs.h	/^#define MMCHS_CAPA_TCF_S /;"	d
MMCHS_CAPA_TCU	inc/hw_mmchs.h	/^#define MMCHS_CAPA_TCU /;"	d
MMCHS_CAPA_VS18	inc/hw_mmchs.h	/^#define MMCHS_CAPA_VS18 /;"	d
MMCHS_CAPA_VS30	inc/hw_mmchs.h	/^#define MMCHS_CAPA_VS30 /;"	d
MMCHS_CAPA_VS33	inc/hw_mmchs.h	/^#define MMCHS_CAPA_VS33 /;"	d
MMCHS_CMD_ACEN	inc/hw_mmchs.h	/^#define MMCHS_CMD_ACEN /;"	d
MMCHS_CMD_BCE	inc/hw_mmchs.h	/^#define MMCHS_CMD_BCE /;"	d
MMCHS_CMD_CCCE	inc/hw_mmchs.h	/^#define MMCHS_CMD_CCCE /;"	d
MMCHS_CMD_CICE	inc/hw_mmchs.h	/^#define MMCHS_CMD_CICE /;"	d
MMCHS_CMD_CMD_TYPE_M	inc/hw_mmchs.h	/^#define MMCHS_CMD_CMD_TYPE_M /;"	d
MMCHS_CMD_CMD_TYPE_S	inc/hw_mmchs.h	/^#define MMCHS_CMD_CMD_TYPE_S /;"	d
MMCHS_CMD_DDIR	inc/hw_mmchs.h	/^#define MMCHS_CMD_DDIR /;"	d
MMCHS_CMD_DE	inc/hw_mmchs.h	/^#define MMCHS_CMD_DE /;"	d
MMCHS_CMD_DP	inc/hw_mmchs.h	/^#define MMCHS_CMD_DP /;"	d
MMCHS_CMD_INDX_M	inc/hw_mmchs.h	/^#define MMCHS_CMD_INDX_M /;"	d
MMCHS_CMD_INDX_S	inc/hw_mmchs.h	/^#define MMCHS_CMD_INDX_S /;"	d
MMCHS_CMD_MSBS	inc/hw_mmchs.h	/^#define MMCHS_CMD_MSBS /;"	d
MMCHS_CMD_RSP_TYPE_M	inc/hw_mmchs.h	/^#define MMCHS_CMD_RSP_TYPE_M /;"	d
MMCHS_CMD_RSP_TYPE_S	inc/hw_mmchs.h	/^#define MMCHS_CMD_RSP_TYPE_S /;"	d
MMCHS_CON_BOOT_ACK	inc/hw_mmchs.h	/^#define MMCHS_CON_BOOT_ACK /;"	d
MMCHS_CON_BOOT_CF0	inc/hw_mmchs.h	/^#define MMCHS_CON_BOOT_CF0 /;"	d
MMCHS_CON_CDP	inc/hw_mmchs.h	/^#define MMCHS_CON_CDP /;"	d
MMCHS_CON_CEATA	inc/hw_mmchs.h	/^#define MMCHS_CON_CEATA /;"	d
MMCHS_CON_CLKEXTFREE	inc/hw_mmchs.h	/^#define MMCHS_CON_CLKEXTFREE /;"	d
MMCHS_CON_CTPL	inc/hw_mmchs.h	/^#define MMCHS_CON_CTPL /;"	d
MMCHS_CON_DDR	inc/hw_mmchs.h	/^#define MMCHS_CON_DDR /;"	d
MMCHS_CON_DMA_MNS	inc/hw_mmchs.h	/^#define MMCHS_CON_DMA_MNS /;"	d
MMCHS_CON_DVAL_M	inc/hw_mmchs.h	/^#define MMCHS_CON_DVAL_M /;"	d
MMCHS_CON_DVAL_S	inc/hw_mmchs.h	/^#define MMCHS_CON_DVAL_S /;"	d
MMCHS_CON_DW8	inc/hw_mmchs.h	/^#define MMCHS_CON_DW8 /;"	d
MMCHS_CON_HR	inc/hw_mmchs.h	/^#define MMCHS_CON_HR /;"	d
MMCHS_CON_INIT	inc/hw_mmchs.h	/^#define MMCHS_CON_INIT /;"	d
MMCHS_CON_MIT	inc/hw_mmchs.h	/^#define MMCHS_CON_MIT /;"	d
MMCHS_CON_MODE	inc/hw_mmchs.h	/^#define MMCHS_CON_MODE /;"	d
MMCHS_CON_OBIE	inc/hw_mmchs.h	/^#define MMCHS_CON_OBIE /;"	d
MMCHS_CON_OBIP	inc/hw_mmchs.h	/^#define MMCHS_CON_OBIP /;"	d
MMCHS_CON_OD	inc/hw_mmchs.h	/^#define MMCHS_CON_OD /;"	d
MMCHS_CON_PADEN	inc/hw_mmchs.h	/^#define MMCHS_CON_PADEN /;"	d
MMCHS_CON_SDMA_LNE	inc/hw_mmchs.h	/^#define MMCHS_CON_SDMA_LNE /;"	d
MMCHS_CON_STR	inc/hw_mmchs.h	/^#define MMCHS_CON_STR /;"	d
MMCHS_CON_WPP	inc/hw_mmchs.h	/^#define MMCHS_CON_WPP /;"	d
MMCHS_CSRE_CSRE_M	inc/hw_mmchs.h	/^#define MMCHS_CSRE_CSRE_M /;"	d
MMCHS_CSRE_CSRE_S	inc/hw_mmchs.h	/^#define MMCHS_CSRE_CSRE_S /;"	d
MMCHS_CUR_CAPA_CUR_1V8_M	inc/hw_mmchs.h	/^#define MMCHS_CUR_CAPA_CUR_1V8_M /;"	d
MMCHS_CUR_CAPA_CUR_1V8_S	inc/hw_mmchs.h	/^#define MMCHS_CUR_CAPA_CUR_1V8_S /;"	d
MMCHS_CUR_CAPA_CUR_3V0_M	inc/hw_mmchs.h	/^#define MMCHS_CUR_CAPA_CUR_3V0_M /;"	d
MMCHS_CUR_CAPA_CUR_3V0_S	inc/hw_mmchs.h	/^#define MMCHS_CUR_CAPA_CUR_3V0_S /;"	d
MMCHS_CUR_CAPA_CUR_3V3_M	inc/hw_mmchs.h	/^#define MMCHS_CUR_CAPA_CUR_3V3_M /;"	d
MMCHS_CUR_CAPA_CUR_3V3_S	inc/hw_mmchs.h	/^#define MMCHS_CUR_CAPA_CUR_3V3_S /;"	d
MMCHS_DATA_DATA_M	inc/hw_mmchs.h	/^#define MMCHS_DATA_DATA_M /;"	d
MMCHS_DATA_DATA_S	inc/hw_mmchs.h	/^#define MMCHS_DATA_DATA_S /;"	d
MMCHS_FE_FE_ACCE	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_ACCE /;"	d
MMCHS_FE_FE_ACE	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_ACE /;"	d
MMCHS_FE_FE_ACEB	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_ACEB /;"	d
MMCHS_FE_FE_ACIE	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_ACIE /;"	d
MMCHS_FE_FE_ACNE	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_ACNE /;"	d
MMCHS_FE_FE_ACTO	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_ACTO /;"	d
MMCHS_FE_FE_ADMAE	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_ADMAE /;"	d
MMCHS_FE_FE_BADA	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_BADA /;"	d
MMCHS_FE_FE_CCRC	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_CCRC /;"	d
MMCHS_FE_FE_CEB	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_CEB /;"	d
MMCHS_FE_FE_CERR	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_CERR /;"	d
MMCHS_FE_FE_CIE	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_CIE /;"	d
MMCHS_FE_FE_CNI	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_CNI /;"	d
MMCHS_FE_FE_CTO	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_CTO /;"	d
MMCHS_FE_FE_DCRC	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_DCRC /;"	d
MMCHS_FE_FE_DEB	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_DEB /;"	d
MMCHS_FE_FE_DTO	inc/hw_mmchs.h	/^#define MMCHS_FE_FE_DTO /;"	d
MMCHS_HCTL_CDSS	inc/hw_mmchs.h	/^#define MMCHS_HCTL_CDSS /;"	d
MMCHS_HCTL_CDTL	inc/hw_mmchs.h	/^#define MMCHS_HCTL_CDTL /;"	d
MMCHS_HCTL_CR	inc/hw_mmchs.h	/^#define MMCHS_HCTL_CR /;"	d
MMCHS_HCTL_DMAS_M	inc/hw_mmchs.h	/^#define MMCHS_HCTL_DMAS_M /;"	d
MMCHS_HCTL_DMAS_S	inc/hw_mmchs.h	/^#define MMCHS_HCTL_DMAS_S /;"	d
MMCHS_HCTL_DTW	inc/hw_mmchs.h	/^#define MMCHS_HCTL_DTW /;"	d
MMCHS_HCTL_HSPE	inc/hw_mmchs.h	/^#define MMCHS_HCTL_HSPE /;"	d
MMCHS_HCTL_IBG	inc/hw_mmchs.h	/^#define MMCHS_HCTL_IBG /;"	d
MMCHS_HCTL_INS	inc/hw_mmchs.h	/^#define MMCHS_HCTL_INS /;"	d
MMCHS_HCTL_IWE	inc/hw_mmchs.h	/^#define MMCHS_HCTL_IWE /;"	d
MMCHS_HCTL_OBWE	inc/hw_mmchs.h	/^#define MMCHS_HCTL_OBWE /;"	d
MMCHS_HCTL_REM	inc/hw_mmchs.h	/^#define MMCHS_HCTL_REM /;"	d
MMCHS_HCTL_RWC	inc/hw_mmchs.h	/^#define MMCHS_HCTL_RWC /;"	d
MMCHS_HCTL_SBGR	inc/hw_mmchs.h	/^#define MMCHS_HCTL_SBGR /;"	d
MMCHS_HCTL_SDBP	inc/hw_mmchs.h	/^#define MMCHS_HCTL_SDBP /;"	d
MMCHS_HCTL_SDVS_M	inc/hw_mmchs.h	/^#define MMCHS_HCTL_SDVS_M /;"	d
MMCHS_HCTL_SDVS_S	inc/hw_mmchs.h	/^#define MMCHS_HCTL_SDVS_S /;"	d
MMCHS_HL_HWINFO_MADMA_EN	inc/hw_mmchs.h	/^#define MMCHS_HL_HWINFO_MADMA_EN /;"	d
MMCHS_HL_HWINFO_MEM_SIZE_M	inc/hw_mmchs.h	/^#define MMCHS_HL_HWINFO_MEM_SIZE_M /;"	d
MMCHS_HL_HWINFO_MEM_SIZE_S	inc/hw_mmchs.h	/^#define MMCHS_HL_HWINFO_MEM_SIZE_S /;"	d
MMCHS_HL_HWINFO_MERGE_MEM	inc/hw_mmchs.h	/^#define MMCHS_HL_HWINFO_MERGE_MEM /;"	d
MMCHS_HL_HWINFO_RETMODE	inc/hw_mmchs.h	/^#define MMCHS_HL_HWINFO_RETMODE /;"	d
MMCHS_HL_REV_CUSTOM_M	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_CUSTOM_M /;"	d
MMCHS_HL_REV_CUSTOM_S	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_CUSTOM_S /;"	d
MMCHS_HL_REV_FUNC_M	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_FUNC_M /;"	d
MMCHS_HL_REV_FUNC_S	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_FUNC_S /;"	d
MMCHS_HL_REV_R_RTL_M	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_R_RTL_M /;"	d
MMCHS_HL_REV_R_RTL_S	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_R_RTL_S /;"	d
MMCHS_HL_REV_SCHEME_M	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_SCHEME_M /;"	d
MMCHS_HL_REV_SCHEME_S	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_SCHEME_S /;"	d
MMCHS_HL_REV_X_MAJOR_M	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_X_MAJOR_M /;"	d
MMCHS_HL_REV_X_MAJOR_S	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_X_MAJOR_S /;"	d
MMCHS_HL_REV_Y_MINOR_M	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_Y_MINOR_M /;"	d
MMCHS_HL_REV_Y_MINOR_S	inc/hw_mmchs.h	/^#define MMCHS_HL_REV_Y_MINOR_S /;"	d
MMCHS_HL_SYSCONFIG_FREEEMU	inc/hw_mmchs.h	/^#define MMCHS_HL_SYSCONFIG_FREEEMU /;"	d
MMCHS_HL_SYSCONFIG_IDLEMODE_M	inc/hw_mmchs.h	/^#define MMCHS_HL_SYSCONFIG_IDLEMODE_M /;"	d
MMCHS_HL_SYSCONFIG_IDLEMODE_S	inc/hw_mmchs.h	/^#define MMCHS_HL_SYSCONFIG_IDLEMODE_S /;"	d
MMCHS_HL_SYSCONFIG_SOFTRESET	inc/hw_mmchs.h	/^#define MMCHS_HL_SYSCONFIG_SOFTRESET /;"	d
MMCHS_HL_SYSCONFIG_STANDBYMODE_M	inc/hw_mmchs.h	/^#define MMCHS_HL_SYSCONFIG_STANDBYMODE_M /;"	d
MMCHS_HL_SYSCONFIG_STANDBYMODE_S	inc/hw_mmchs.h	/^#define MMCHS_HL_SYSCONFIG_STANDBYMODE_S /;"	d
MMCHS_IE_ACE_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_ACE_ENABLE /;"	d
MMCHS_IE_ADMAE_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_ADMAE_ENABLE /;"	d
MMCHS_IE_BADA_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_BADA_ENABLE /;"	d
MMCHS_IE_BGE_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_BGE_ENABLE /;"	d
MMCHS_IE_BRR_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_BRR_ENABLE /;"	d
MMCHS_IE_BSR_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_BSR_ENABLE /;"	d
MMCHS_IE_BWR_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_BWR_ENABLE /;"	d
MMCHS_IE_CCRC_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CCRC_ENABLE /;"	d
MMCHS_IE_CC_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CC_ENABLE /;"	d
MMCHS_IE_CEB_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CEB_ENABLE /;"	d
MMCHS_IE_CERR_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CERR_ENABLE /;"	d
MMCHS_IE_CIE_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CIE_ENABLE /;"	d
MMCHS_IE_CINS_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CINS_ENABLE /;"	d
MMCHS_IE_CIRQ_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CIRQ_ENABLE /;"	d
MMCHS_IE_CREM_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CREM_ENABLE /;"	d
MMCHS_IE_CTO_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_CTO_ENABLE /;"	d
MMCHS_IE_DCRC_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_DCRC_ENABLE /;"	d
MMCHS_IE_DEB_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_DEB_ENABLE /;"	d
MMCHS_IE_DMA_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_DMA_ENABLE /;"	d
MMCHS_IE_DTO_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_DTO_ENABLE /;"	d
MMCHS_IE_NULL	inc/hw_mmchs.h	/^#define MMCHS_IE_NULL /;"	d
MMCHS_IE_OBI_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_OBI_ENABLE /;"	d
MMCHS_IE_TC_ENABLE	inc/hw_mmchs.h	/^#define MMCHS_IE_TC_ENABLE /;"	d
MMCHS_ISE_ACE_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_ACE_SIGEN /;"	d
MMCHS_ISE_ADMAE_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_ADMAE_SIGEN /;"	d
MMCHS_ISE_BADA_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_BADA_SIGEN /;"	d
MMCHS_ISE_BGE_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_BGE_SIGEN /;"	d
MMCHS_ISE_BRR_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_BRR_SIGEN /;"	d
MMCHS_ISE_BSR_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_BSR_SIGEN /;"	d
MMCHS_ISE_BWR_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_BWR_SIGEN /;"	d
MMCHS_ISE_CCRC_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CCRC_SIGEN /;"	d
MMCHS_ISE_CC_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CC_SIGEN /;"	d
MMCHS_ISE_CEB_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CEB_SIGEN /;"	d
MMCHS_ISE_CERR_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CERR_SIGEN /;"	d
MMCHS_ISE_CIE_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CIE_SIGEN /;"	d
MMCHS_ISE_CINS_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CINS_SIGEN /;"	d
MMCHS_ISE_CIRQ_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CIRQ_SIGEN /;"	d
MMCHS_ISE_CREM_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CREM_SIGEN /;"	d
MMCHS_ISE_CTO_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_CTO_SIGEN /;"	d
MMCHS_ISE_DCRC_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_DCRC_SIGEN /;"	d
MMCHS_ISE_DEB_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_DEB_SIGEN /;"	d
MMCHS_ISE_DMA_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_DMA_SIGEN /;"	d
MMCHS_ISE_DTO_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_DTO_SIGEN /;"	d
MMCHS_ISE_NULL	inc/hw_mmchs.h	/^#define MMCHS_ISE_NULL /;"	d
MMCHS_ISE_OBI_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_OBI_SIGEN /;"	d
MMCHS_ISE_TC_SIGEN	inc/hw_mmchs.h	/^#define MMCHS_ISE_TC_SIGEN /;"	d
MMCHS_O_AC12	inc/hw_mmchs.h	/^#define MMCHS_O_AC12 /;"	d
MMCHS_O_ADMAES	inc/hw_mmchs.h	/^#define MMCHS_O_ADMAES /;"	d
MMCHS_O_ADMASAL	inc/hw_mmchs.h	/^#define MMCHS_O_ADMASAL /;"	d
MMCHS_O_ARG	inc/hw_mmchs.h	/^#define MMCHS_O_ARG /;"	d
MMCHS_O_BLK	inc/hw_mmchs.h	/^#define MMCHS_O_BLK /;"	d
MMCHS_O_CAPA	inc/hw_mmchs.h	/^#define MMCHS_O_CAPA /;"	d
MMCHS_O_CMD	inc/hw_mmchs.h	/^#define MMCHS_O_CMD /;"	d
MMCHS_O_CON	inc/hw_mmchs.h	/^#define MMCHS_O_CON /;"	d
MMCHS_O_CSRE	inc/hw_mmchs.h	/^#define MMCHS_O_CSRE /;"	d
MMCHS_O_CUR_CAPA	inc/hw_mmchs.h	/^#define MMCHS_O_CUR_CAPA /;"	d
MMCHS_O_DATA	inc/hw_mmchs.h	/^#define MMCHS_O_DATA /;"	d
MMCHS_O_FE	inc/hw_mmchs.h	/^#define MMCHS_O_FE /;"	d
MMCHS_O_HCTL	inc/hw_mmchs.h	/^#define MMCHS_O_HCTL /;"	d
MMCHS_O_HL_HWINFO	inc/hw_mmchs.h	/^#define MMCHS_O_HL_HWINFO /;"	d
MMCHS_O_HL_REV	inc/hw_mmchs.h	/^#define MMCHS_O_HL_REV /;"	d
MMCHS_O_HL_SYSCONFIG	inc/hw_mmchs.h	/^#define MMCHS_O_HL_SYSCONFIG /;"	d
MMCHS_O_IE	inc/hw_mmchs.h	/^#define MMCHS_O_IE /;"	d
MMCHS_O_ISE	inc/hw_mmchs.h	/^#define MMCHS_O_ISE /;"	d
MMCHS_O_PSTATE	inc/hw_mmchs.h	/^#define MMCHS_O_PSTATE /;"	d
MMCHS_O_PWCNT	inc/hw_mmchs.h	/^#define MMCHS_O_PWCNT /;"	d
MMCHS_O_REV	inc/hw_mmchs.h	/^#define MMCHS_O_REV /;"	d
MMCHS_O_RSP10	inc/hw_mmchs.h	/^#define MMCHS_O_RSP10 /;"	d
MMCHS_O_RSP32	inc/hw_mmchs.h	/^#define MMCHS_O_RSP32 /;"	d
MMCHS_O_RSP54	inc/hw_mmchs.h	/^#define MMCHS_O_RSP54 /;"	d
MMCHS_O_RSP76	inc/hw_mmchs.h	/^#define MMCHS_O_RSP76 /;"	d
MMCHS_O_STAT	inc/hw_mmchs.h	/^#define MMCHS_O_STAT /;"	d
MMCHS_O_SYSCONFIG	inc/hw_mmchs.h	/^#define MMCHS_O_SYSCONFIG /;"	d
MMCHS_O_SYSCTL	inc/hw_mmchs.h	/^#define MMCHS_O_SYSCTL /;"	d
MMCHS_O_SYSSTATUS	inc/hw_mmchs.h	/^#define MMCHS_O_SYSSTATUS /;"	d
MMCHS_O_SYSTEST	inc/hw_mmchs.h	/^#define MMCHS_O_SYSTEST /;"	d
MMCHS_PSTATE_BRE	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_BRE /;"	d
MMCHS_PSTATE_BWE	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_BWE /;"	d
MMCHS_PSTATE_CDPL	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_CDPL /;"	d
MMCHS_PSTATE_CINS	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_CINS /;"	d
MMCHS_PSTATE_CLEV	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_CLEV /;"	d
MMCHS_PSTATE_CMDI	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_CMDI /;"	d
MMCHS_PSTATE_CSS	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_CSS /;"	d
MMCHS_PSTATE_DATI	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_DATI /;"	d
MMCHS_PSTATE_DLA	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_DLA /;"	d
MMCHS_PSTATE_DLEV_M	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_DLEV_M /;"	d
MMCHS_PSTATE_DLEV_S	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_DLEV_S /;"	d
MMCHS_PSTATE_RTA	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_RTA /;"	d
MMCHS_PSTATE_WP	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_WP /;"	d
MMCHS_PSTATE_WTA	inc/hw_mmchs.h	/^#define MMCHS_PSTATE_WTA /;"	d
MMCHS_PWCNT_PWRCNT_M	inc/hw_mmchs.h	/^#define MMCHS_PWCNT_PWRCNT_M /;"	d
MMCHS_PWCNT_PWRCNT_S	inc/hw_mmchs.h	/^#define MMCHS_PWCNT_PWRCNT_S /;"	d
MMCHS_REV_SIS	inc/hw_mmchs.h	/^#define MMCHS_REV_SIS /;"	d
MMCHS_REV_SREV_M	inc/hw_mmchs.h	/^#define MMCHS_REV_SREV_M /;"	d
MMCHS_REV_SREV_S	inc/hw_mmchs.h	/^#define MMCHS_REV_SREV_S /;"	d
MMCHS_REV_VREV_M	inc/hw_mmchs.h	/^#define MMCHS_REV_VREV_M /;"	d
MMCHS_REV_VREV_S	inc/hw_mmchs.h	/^#define MMCHS_REV_VREV_S /;"	d
MMCHS_RSP10_RSP0_M	inc/hw_mmchs.h	/^#define MMCHS_RSP10_RSP0_M /;"	d
MMCHS_RSP10_RSP0_S	inc/hw_mmchs.h	/^#define MMCHS_RSP10_RSP0_S /;"	d
MMCHS_RSP10_RSP1_M	inc/hw_mmchs.h	/^#define MMCHS_RSP10_RSP1_M /;"	d
MMCHS_RSP10_RSP1_S	inc/hw_mmchs.h	/^#define MMCHS_RSP10_RSP1_S /;"	d
MMCHS_RSP32_RSP2_M	inc/hw_mmchs.h	/^#define MMCHS_RSP32_RSP2_M /;"	d
MMCHS_RSP32_RSP2_S	inc/hw_mmchs.h	/^#define MMCHS_RSP32_RSP2_S /;"	d
MMCHS_RSP32_RSP3_M	inc/hw_mmchs.h	/^#define MMCHS_RSP32_RSP3_M /;"	d
MMCHS_RSP32_RSP3_S	inc/hw_mmchs.h	/^#define MMCHS_RSP32_RSP3_S /;"	d
MMCHS_RSP54_RSP4_M	inc/hw_mmchs.h	/^#define MMCHS_RSP54_RSP4_M /;"	d
MMCHS_RSP54_RSP4_S	inc/hw_mmchs.h	/^#define MMCHS_RSP54_RSP4_S /;"	d
MMCHS_RSP54_RSP5_M	inc/hw_mmchs.h	/^#define MMCHS_RSP54_RSP5_M /;"	d
MMCHS_RSP54_RSP5_S	inc/hw_mmchs.h	/^#define MMCHS_RSP54_RSP5_S /;"	d
MMCHS_RSP76_RSP6_M	inc/hw_mmchs.h	/^#define MMCHS_RSP76_RSP6_M /;"	d
MMCHS_RSP76_RSP6_S	inc/hw_mmchs.h	/^#define MMCHS_RSP76_RSP6_S /;"	d
MMCHS_RSP76_RSP7_M	inc/hw_mmchs.h	/^#define MMCHS_RSP76_RSP7_M /;"	d
MMCHS_RSP76_RSP7_S	inc/hw_mmchs.h	/^#define MMCHS_RSP76_RSP7_S /;"	d
MMCHS_STAT_ACE	inc/hw_mmchs.h	/^#define MMCHS_STAT_ACE /;"	d
MMCHS_STAT_ADMAE	inc/hw_mmchs.h	/^#define MMCHS_STAT_ADMAE /;"	d
MMCHS_STAT_BADA	inc/hw_mmchs.h	/^#define MMCHS_STAT_BADA /;"	d
MMCHS_STAT_BGE	inc/hw_mmchs.h	/^#define MMCHS_STAT_BGE /;"	d
MMCHS_STAT_BRR	inc/hw_mmchs.h	/^#define MMCHS_STAT_BRR /;"	d
MMCHS_STAT_BSR	inc/hw_mmchs.h	/^#define MMCHS_STAT_BSR /;"	d
MMCHS_STAT_BWR	inc/hw_mmchs.h	/^#define MMCHS_STAT_BWR /;"	d
MMCHS_STAT_CC	inc/hw_mmchs.h	/^#define MMCHS_STAT_CC /;"	d
MMCHS_STAT_CCRC	inc/hw_mmchs.h	/^#define MMCHS_STAT_CCRC /;"	d
MMCHS_STAT_CEB	inc/hw_mmchs.h	/^#define MMCHS_STAT_CEB /;"	d
MMCHS_STAT_CERR	inc/hw_mmchs.h	/^#define MMCHS_STAT_CERR /;"	d
MMCHS_STAT_CIE	inc/hw_mmchs.h	/^#define MMCHS_STAT_CIE /;"	d
MMCHS_STAT_CINS	inc/hw_mmchs.h	/^#define MMCHS_STAT_CINS /;"	d
MMCHS_STAT_CIRQ	inc/hw_mmchs.h	/^#define MMCHS_STAT_CIRQ /;"	d
MMCHS_STAT_CREM	inc/hw_mmchs.h	/^#define MMCHS_STAT_CREM /;"	d
MMCHS_STAT_CTO	inc/hw_mmchs.h	/^#define MMCHS_STAT_CTO /;"	d
MMCHS_STAT_DCRC	inc/hw_mmchs.h	/^#define MMCHS_STAT_DCRC /;"	d
MMCHS_STAT_DEB	inc/hw_mmchs.h	/^#define MMCHS_STAT_DEB /;"	d
MMCHS_STAT_DMA	inc/hw_mmchs.h	/^#define MMCHS_STAT_DMA /;"	d
MMCHS_STAT_DTO	inc/hw_mmchs.h	/^#define MMCHS_STAT_DTO /;"	d
MMCHS_STAT_ERRI	inc/hw_mmchs.h	/^#define MMCHS_STAT_ERRI /;"	d
MMCHS_STAT_OBI	inc/hw_mmchs.h	/^#define MMCHS_STAT_OBI /;"	d
MMCHS_STAT_TC	inc/hw_mmchs.h	/^#define MMCHS_STAT_TC /;"	d
MMCHS_SYSCONFIG_AUTOIDLE	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_AUTOIDLE /;"	d
MMCHS_SYSCONFIG_CLOCKACTIVITY_M	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_CLOCKACTIVITY_M /;"	d
MMCHS_SYSCONFIG_CLOCKACTIVITY_S	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_CLOCKACTIVITY_S /;"	d
MMCHS_SYSCONFIG_ENAWAKEUP	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_ENAWAKEUP /;"	d
MMCHS_SYSCONFIG_SIDLEMODE_M	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_SIDLEMODE_M /;"	d
MMCHS_SYSCONFIG_SIDLEMODE_S	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_SIDLEMODE_S /;"	d
MMCHS_SYSCONFIG_SOFTRESET	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_SOFTRESET /;"	d
MMCHS_SYSCONFIG_STANDBYMODE_M	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_STANDBYMODE_M /;"	d
MMCHS_SYSCONFIG_STANDBYMODE_S	inc/hw_mmchs.h	/^#define MMCHS_SYSCONFIG_STANDBYMODE_S /;"	d
MMCHS_SYSCTL_CEN	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_CEN /;"	d
MMCHS_SYSCTL_CLKD_M	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_CLKD_M /;"	d
MMCHS_SYSCTL_CLKD_S	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_CLKD_S /;"	d
MMCHS_SYSCTL_DTO_M	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_DTO_M /;"	d
MMCHS_SYSCTL_DTO_S	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_DTO_S /;"	d
MMCHS_SYSCTL_ICE	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_ICE /;"	d
MMCHS_SYSCTL_ICS	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_ICS /;"	d
MMCHS_SYSCTL_SRA	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_SRA /;"	d
MMCHS_SYSCTL_SRC	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_SRC /;"	d
MMCHS_SYSCTL_SRD	inc/hw_mmchs.h	/^#define MMCHS_SYSCTL_SRD /;"	d
MMCHS_SYSSTATUS_RESETDONE	inc/hw_mmchs.h	/^#define MMCHS_SYSSTATUS_RESETDONE /;"	d
MMCHS_SYSTEST_CDAT	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_CDAT /;"	d
MMCHS_SYSTEST_CDIR	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_CDIR /;"	d
MMCHS_SYSTEST_D0D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D0D /;"	d
MMCHS_SYSTEST_D1D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D1D /;"	d
MMCHS_SYSTEST_D2D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D2D /;"	d
MMCHS_SYSTEST_D3D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D3D /;"	d
MMCHS_SYSTEST_D4D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D4D /;"	d
MMCHS_SYSTEST_D5D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D5D /;"	d
MMCHS_SYSTEST_D6D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D6D /;"	d
MMCHS_SYSTEST_D7D	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_D7D /;"	d
MMCHS_SYSTEST_DDIR	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_DDIR /;"	d
MMCHS_SYSTEST_MCKD	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_MCKD /;"	d
MMCHS_SYSTEST_OBI	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_OBI /;"	d
MMCHS_SYSTEST_SDCD	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_SDCD /;"	d
MMCHS_SYSTEST_SDWP	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_SDWP /;"	d
MMCHS_SYSTEST_SSB	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_SSB /;"	d
MMCHS_SYSTEST_WAKD	inc/hw_mmchs.h	/^#define MMCHS_SYSTEST_WAKD /;"	d
MSBFIRST	Energia.h	/^#define MSBFIRST /;"	d
NEW_H	new.h	/^#define NEW_H$/;"	d
NOT_A_PIN	Energia.h	/^#define NOT_A_PIN /;"	d
NOT_A_PORT	Energia.h	/^#define NOT_A_PORT /;"	d
NOT_ON_ADC	Energia.h	/^#define NOT_ON_ADC /;"	d
NOT_ON_TIMER	Energia.h	/^#define NOT_ON_TIMER /;"	d
NO_SKIP_CHAR	Stream.cpp	/^#define NO_SKIP_CHAR /;"	d	file:
NUM_INTERRUPTS	inc/hw_ints.h	/^#define NUM_INTERRUPTS /;"	d
NUM_PRIORITY	inc/hw_ints.h	/^#define NUM_PRIORITY /;"	d
NUM_PRIORITY_BITS	inc/hw_ints.h	/^#define NUM_PRIORITY_BITS /;"	d
NVIC_ACTIVE0	inc/hw_nvic.h	/^#define NVIC_ACTIVE0 /;"	d
NVIC_ACTIVE0_INT0	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT0 /;"	d
NVIC_ACTIVE0_INT1	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT1 /;"	d
NVIC_ACTIVE0_INT10	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT10 /;"	d
NVIC_ACTIVE0_INT11	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT11 /;"	d
NVIC_ACTIVE0_INT12	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT12 /;"	d
NVIC_ACTIVE0_INT13	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT13 /;"	d
NVIC_ACTIVE0_INT14	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT14 /;"	d
NVIC_ACTIVE0_INT15	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT15 /;"	d
NVIC_ACTIVE0_INT16	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT16 /;"	d
NVIC_ACTIVE0_INT17	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT17 /;"	d
NVIC_ACTIVE0_INT18	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT18 /;"	d
NVIC_ACTIVE0_INT19	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT19 /;"	d
NVIC_ACTIVE0_INT2	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT2 /;"	d
NVIC_ACTIVE0_INT20	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT20 /;"	d
NVIC_ACTIVE0_INT21	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT21 /;"	d
NVIC_ACTIVE0_INT22	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT22 /;"	d
NVIC_ACTIVE0_INT23	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT23 /;"	d
NVIC_ACTIVE0_INT24	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT24 /;"	d
NVIC_ACTIVE0_INT25	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT25 /;"	d
NVIC_ACTIVE0_INT26	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT26 /;"	d
NVIC_ACTIVE0_INT27	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT27 /;"	d
NVIC_ACTIVE0_INT28	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT28 /;"	d
NVIC_ACTIVE0_INT29	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT29 /;"	d
NVIC_ACTIVE0_INT3	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT3 /;"	d
NVIC_ACTIVE0_INT30	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT30 /;"	d
NVIC_ACTIVE0_INT31	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT31 /;"	d
NVIC_ACTIVE0_INT4	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT4 /;"	d
NVIC_ACTIVE0_INT5	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT5 /;"	d
NVIC_ACTIVE0_INT6	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT6 /;"	d
NVIC_ACTIVE0_INT7	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT7 /;"	d
NVIC_ACTIVE0_INT8	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT8 /;"	d
NVIC_ACTIVE0_INT9	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT9 /;"	d
NVIC_ACTIVE0_INT_M	inc/hw_nvic.h	/^#define NVIC_ACTIVE0_INT_M /;"	d
NVIC_ACTIVE1	inc/hw_nvic.h	/^#define NVIC_ACTIVE1 /;"	d
NVIC_ACTIVE1_INT32	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT32 /;"	d
NVIC_ACTIVE1_INT33	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT33 /;"	d
NVIC_ACTIVE1_INT34	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT34 /;"	d
NVIC_ACTIVE1_INT35	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT35 /;"	d
NVIC_ACTIVE1_INT36	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT36 /;"	d
NVIC_ACTIVE1_INT37	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT37 /;"	d
NVIC_ACTIVE1_INT38	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT38 /;"	d
NVIC_ACTIVE1_INT39	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT39 /;"	d
NVIC_ACTIVE1_INT40	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT40 /;"	d
NVIC_ACTIVE1_INT41	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT41 /;"	d
NVIC_ACTIVE1_INT42	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT42 /;"	d
NVIC_ACTIVE1_INT43	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT43 /;"	d
NVIC_ACTIVE1_INT44	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT44 /;"	d
NVIC_ACTIVE1_INT45	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT45 /;"	d
NVIC_ACTIVE1_INT46	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT46 /;"	d
NVIC_ACTIVE1_INT47	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT47 /;"	d
NVIC_ACTIVE1_INT48	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT48 /;"	d
NVIC_ACTIVE1_INT49	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT49 /;"	d
NVIC_ACTIVE1_INT50	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT50 /;"	d
NVIC_ACTIVE1_INT51	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT51 /;"	d
NVIC_ACTIVE1_INT52	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT52 /;"	d
NVIC_ACTIVE1_INT53	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT53 /;"	d
NVIC_ACTIVE1_INT54	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT54 /;"	d
NVIC_ACTIVE1_INT55	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT55 /;"	d
NVIC_ACTIVE1_INT_M	inc/hw_nvic.h	/^#define NVIC_ACTIVE1_INT_M /;"	d
NVIC_ACTIVE1_INT_M	inc/hw_nvic.h	/^#undef NVIC_ACTIVE1_INT_M$/;"	d
NVIC_ACTIVE2	inc/hw_nvic.h	/^#define NVIC_ACTIVE2 /;"	d
NVIC_ACTIVE2_INT_M	inc/hw_nvic.h	/^#define NVIC_ACTIVE2_INT_M /;"	d
NVIC_ACTIVE3	inc/hw_nvic.h	/^#define NVIC_ACTIVE3 /;"	d
NVIC_ACTIVE3_INT_M	inc/hw_nvic.h	/^#define NVIC_ACTIVE3_INT_M /;"	d
NVIC_ACTIVE4	inc/hw_nvic.h	/^#define NVIC_ACTIVE4 /;"	d
NVIC_ACTIVE4_INT_M	inc/hw_nvic.h	/^#define NVIC_ACTIVE4_INT_M /;"	d
NVIC_ACTIVE5	inc/hw_nvic.h	/^#define NVIC_ACTIVE5 /;"	d
NVIC_ACTLR	inc/hw_nvic.h	/^#define NVIC_ACTLR /;"	d
NVIC_ACTLR_DISFOLD	inc/hw_nvic.h	/^#define NVIC_ACTLR_DISFOLD /;"	d
NVIC_ACTLR_DISMCYC	inc/hw_nvic.h	/^#define NVIC_ACTLR_DISMCYC /;"	d
NVIC_ACTLR_DISWBUF	inc/hw_nvic.h	/^#define NVIC_ACTLR_DISWBUF /;"	d
NVIC_APINT	inc/hw_nvic.h	/^#define NVIC_APINT /;"	d
NVIC_APINT_ENDIANESS	inc/hw_nvic.h	/^#define NVIC_APINT_ENDIANESS /;"	d
NVIC_APINT_PRIGROUP_0_8	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_0_8 /;"	d
NVIC_APINT_PRIGROUP_1_7	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_1_7 /;"	d
NVIC_APINT_PRIGROUP_2_6	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_2_6 /;"	d
NVIC_APINT_PRIGROUP_3_5	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_3_5 /;"	d
NVIC_APINT_PRIGROUP_4_4	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_4_4 /;"	d
NVIC_APINT_PRIGROUP_5_3	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_5_3 /;"	d
NVIC_APINT_PRIGROUP_6_2	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_6_2 /;"	d
NVIC_APINT_PRIGROUP_7_1	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_7_1 /;"	d
NVIC_APINT_PRIGROUP_M	inc/hw_nvic.h	/^#define NVIC_APINT_PRIGROUP_M /;"	d
NVIC_APINT_SYSRESETREQ	inc/hw_nvic.h	/^#define NVIC_APINT_SYSRESETREQ /;"	d
NVIC_APINT_VECTKEY	inc/hw_nvic.h	/^#define NVIC_APINT_VECTKEY /;"	d
NVIC_APINT_VECTKEY_M	inc/hw_nvic.h	/^#define NVIC_APINT_VECTKEY_M /;"	d
NVIC_APINT_VECT_CLR_ACT	inc/hw_nvic.h	/^#define NVIC_APINT_VECT_CLR_ACT /;"	d
NVIC_APINT_VECT_RESET	inc/hw_nvic.h	/^#define NVIC_APINT_VECT_RESET /;"	d
NVIC_CFG_CTRL	inc/hw_nvic.h	/^#define NVIC_CFG_CTRL /;"	d
NVIC_CFG_CTRL_BASE_THR	inc/hw_nvic.h	/^#define NVIC_CFG_CTRL_BASE_THR /;"	d
NVIC_CFG_CTRL_BFHFNMIGN	inc/hw_nvic.h	/^#define NVIC_CFG_CTRL_BFHFNMIGN /;"	d
NVIC_CFG_CTRL_DIV0	inc/hw_nvic.h	/^#define NVIC_CFG_CTRL_DIV0 /;"	d
NVIC_CFG_CTRL_MAIN_PEND	inc/hw_nvic.h	/^#define NVIC_CFG_CTRL_MAIN_PEND /;"	d
NVIC_CFG_CTRL_STKALIGN	inc/hw_nvic.h	/^#define NVIC_CFG_CTRL_STKALIGN /;"	d
NVIC_CFG_CTRL_UNALIGNED	inc/hw_nvic.h	/^#define NVIC_CFG_CTRL_UNALIGNED /;"	d
NVIC_CPUID	inc/hw_nvic.h	/^#define NVIC_CPUID /;"	d
NVIC_CPUID_CON_M	inc/hw_nvic.h	/^#define NVIC_CPUID_CON_M /;"	d
NVIC_CPUID_IMP_ARM	inc/hw_nvic.h	/^#define NVIC_CPUID_IMP_ARM /;"	d
NVIC_CPUID_IMP_M	inc/hw_nvic.h	/^#define NVIC_CPUID_IMP_M /;"	d
NVIC_CPUID_PARTNO_CM3	inc/hw_nvic.h	/^#define NVIC_CPUID_PARTNO_CM3 /;"	d
NVIC_CPUID_PARTNO_CM4	inc/hw_nvic.h	/^#define NVIC_CPUID_PARTNO_CM4 /;"	d
NVIC_CPUID_PARTNO_M	inc/hw_nvic.h	/^#define NVIC_CPUID_PARTNO_M /;"	d
NVIC_CPUID_REV_M	inc/hw_nvic.h	/^#define NVIC_CPUID_REV_M /;"	d
NVIC_CPUID_VAR_M	inc/hw_nvic.h	/^#define NVIC_CPUID_VAR_M /;"	d
NVIC_DBG_CTRL	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL /;"	d
NVIC_DBG_CTRL_C_DEBUGEN	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_C_DEBUGEN /;"	d
NVIC_DBG_CTRL_C_HALT	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_C_HALT /;"	d
NVIC_DBG_CTRL_C_MASKINT	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_C_MASKINT /;"	d
NVIC_DBG_CTRL_C_SNAPSTALL	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_C_SNAPSTALL /;"	d
NVIC_DBG_CTRL_C_STEP	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_C_STEP /;"	d
NVIC_DBG_CTRL_DBGKEY	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_DBGKEY /;"	d
NVIC_DBG_CTRL_DBGKEY_M	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_DBGKEY_M /;"	d
NVIC_DBG_CTRL_S_HALT	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_S_HALT /;"	d
NVIC_DBG_CTRL_S_LOCKUP	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_S_LOCKUP /;"	d
NVIC_DBG_CTRL_S_REGRDY	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_S_REGRDY /;"	d
NVIC_DBG_CTRL_S_RESET_ST	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_S_RESET_ST /;"	d
NVIC_DBG_CTRL_S_RETIRE_ST	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_S_RETIRE_ST /;"	d
NVIC_DBG_CTRL_S_SLEEP	inc/hw_nvic.h	/^#define NVIC_DBG_CTRL_S_SLEEP /;"	d
NVIC_DBG_DATA	inc/hw_nvic.h	/^#define NVIC_DBG_DATA /;"	d
NVIC_DBG_DATA_M	inc/hw_nvic.h	/^#define NVIC_DBG_DATA_M /;"	d
NVIC_DBG_DATA_S	inc/hw_nvic.h	/^#define NVIC_DBG_DATA_S /;"	d
NVIC_DBG_INT	inc/hw_nvic.h	/^#define NVIC_DBG_INT /;"	d
NVIC_DBG_INT_BUSERR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_BUSERR /;"	d
NVIC_DBG_INT_CHKERR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_CHKERR /;"	d
NVIC_DBG_INT_HARDERR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_HARDERR /;"	d
NVIC_DBG_INT_INTERR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_INTERR /;"	d
NVIC_DBG_INT_MMERR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_MMERR /;"	d
NVIC_DBG_INT_NOCPERR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_NOCPERR /;"	d
NVIC_DBG_INT_RESET	inc/hw_nvic.h	/^#define NVIC_DBG_INT_RESET /;"	d
NVIC_DBG_INT_RSTPENDCLR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_RSTPENDCLR /;"	d
NVIC_DBG_INT_RSTPENDING	inc/hw_nvic.h	/^#define NVIC_DBG_INT_RSTPENDING /;"	d
NVIC_DBG_INT_RSTVCATCH	inc/hw_nvic.h	/^#define NVIC_DBG_INT_RSTVCATCH /;"	d
NVIC_DBG_INT_STATERR	inc/hw_nvic.h	/^#define NVIC_DBG_INT_STATERR /;"	d
NVIC_DBG_XFER	inc/hw_nvic.h	/^#define NVIC_DBG_XFER /;"	d
NVIC_DBG_XFER_REG_CFBP	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_CFBP /;"	d
NVIC_DBG_XFER_REG_DSP	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_DSP /;"	d
NVIC_DBG_XFER_REG_FLAGS	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_FLAGS /;"	d
NVIC_DBG_XFER_REG_MSP	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_MSP /;"	d
NVIC_DBG_XFER_REG_PSP	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_PSP /;"	d
NVIC_DBG_XFER_REG_R0	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R0 /;"	d
NVIC_DBG_XFER_REG_R1	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R1 /;"	d
NVIC_DBG_XFER_REG_R10	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R10 /;"	d
NVIC_DBG_XFER_REG_R11	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R11 /;"	d
NVIC_DBG_XFER_REG_R12	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R12 /;"	d
NVIC_DBG_XFER_REG_R13	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R13 /;"	d
NVIC_DBG_XFER_REG_R14	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R14 /;"	d
NVIC_DBG_XFER_REG_R15	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R15 /;"	d
NVIC_DBG_XFER_REG_R2	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R2 /;"	d
NVIC_DBG_XFER_REG_R3	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R3 /;"	d
NVIC_DBG_XFER_REG_R4	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R4 /;"	d
NVIC_DBG_XFER_REG_R5	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R5 /;"	d
NVIC_DBG_XFER_REG_R6	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R6 /;"	d
NVIC_DBG_XFER_REG_R7	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R7 /;"	d
NVIC_DBG_XFER_REG_R8	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R8 /;"	d
NVIC_DBG_XFER_REG_R9	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_R9 /;"	d
NVIC_DBG_XFER_REG_SEL_M	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_SEL_M /;"	d
NVIC_DBG_XFER_REG_WNR	inc/hw_nvic.h	/^#define NVIC_DBG_XFER_REG_WNR /;"	d
NVIC_DEBUG_STAT	inc/hw_nvic.h	/^#define NVIC_DEBUG_STAT /;"	d
NVIC_DEBUG_STAT_BKPT	inc/hw_nvic.h	/^#define NVIC_DEBUG_STAT_BKPT /;"	d
NVIC_DEBUG_STAT_DWTTRAP	inc/hw_nvic.h	/^#define NVIC_DEBUG_STAT_DWTTRAP /;"	d
NVIC_DEBUG_STAT_EXTRNL	inc/hw_nvic.h	/^#define NVIC_DEBUG_STAT_EXTRNL /;"	d
NVIC_DEBUG_STAT_HALTED	inc/hw_nvic.h	/^#define NVIC_DEBUG_STAT_HALTED /;"	d
NVIC_DEBUG_STAT_VCATCH	inc/hw_nvic.h	/^#define NVIC_DEBUG_STAT_VCATCH /;"	d
NVIC_DIS0	inc/hw_nvic.h	/^#define NVIC_DIS0 /;"	d
NVIC_DIS0_INT0	inc/hw_nvic.h	/^#define NVIC_DIS0_INT0 /;"	d
NVIC_DIS0_INT1	inc/hw_nvic.h	/^#define NVIC_DIS0_INT1 /;"	d
NVIC_DIS0_INT10	inc/hw_nvic.h	/^#define NVIC_DIS0_INT10 /;"	d
NVIC_DIS0_INT11	inc/hw_nvic.h	/^#define NVIC_DIS0_INT11 /;"	d
NVIC_DIS0_INT12	inc/hw_nvic.h	/^#define NVIC_DIS0_INT12 /;"	d
NVIC_DIS0_INT13	inc/hw_nvic.h	/^#define NVIC_DIS0_INT13 /;"	d
NVIC_DIS0_INT14	inc/hw_nvic.h	/^#define NVIC_DIS0_INT14 /;"	d
NVIC_DIS0_INT15	inc/hw_nvic.h	/^#define NVIC_DIS0_INT15 /;"	d
NVIC_DIS0_INT16	inc/hw_nvic.h	/^#define NVIC_DIS0_INT16 /;"	d
NVIC_DIS0_INT17	inc/hw_nvic.h	/^#define NVIC_DIS0_INT17 /;"	d
NVIC_DIS0_INT18	inc/hw_nvic.h	/^#define NVIC_DIS0_INT18 /;"	d
NVIC_DIS0_INT19	inc/hw_nvic.h	/^#define NVIC_DIS0_INT19 /;"	d
NVIC_DIS0_INT2	inc/hw_nvic.h	/^#define NVIC_DIS0_INT2 /;"	d
NVIC_DIS0_INT20	inc/hw_nvic.h	/^#define NVIC_DIS0_INT20 /;"	d
NVIC_DIS0_INT21	inc/hw_nvic.h	/^#define NVIC_DIS0_INT21 /;"	d
NVIC_DIS0_INT22	inc/hw_nvic.h	/^#define NVIC_DIS0_INT22 /;"	d
NVIC_DIS0_INT23	inc/hw_nvic.h	/^#define NVIC_DIS0_INT23 /;"	d
NVIC_DIS0_INT24	inc/hw_nvic.h	/^#define NVIC_DIS0_INT24 /;"	d
NVIC_DIS0_INT25	inc/hw_nvic.h	/^#define NVIC_DIS0_INT25 /;"	d
NVIC_DIS0_INT26	inc/hw_nvic.h	/^#define NVIC_DIS0_INT26 /;"	d
NVIC_DIS0_INT27	inc/hw_nvic.h	/^#define NVIC_DIS0_INT27 /;"	d
NVIC_DIS0_INT28	inc/hw_nvic.h	/^#define NVIC_DIS0_INT28 /;"	d
NVIC_DIS0_INT29	inc/hw_nvic.h	/^#define NVIC_DIS0_INT29 /;"	d
NVIC_DIS0_INT3	inc/hw_nvic.h	/^#define NVIC_DIS0_INT3 /;"	d
NVIC_DIS0_INT30	inc/hw_nvic.h	/^#define NVIC_DIS0_INT30 /;"	d
NVIC_DIS0_INT31	inc/hw_nvic.h	/^#define NVIC_DIS0_INT31 /;"	d
NVIC_DIS0_INT4	inc/hw_nvic.h	/^#define NVIC_DIS0_INT4 /;"	d
NVIC_DIS0_INT5	inc/hw_nvic.h	/^#define NVIC_DIS0_INT5 /;"	d
NVIC_DIS0_INT6	inc/hw_nvic.h	/^#define NVIC_DIS0_INT6 /;"	d
NVIC_DIS0_INT7	inc/hw_nvic.h	/^#define NVIC_DIS0_INT7 /;"	d
NVIC_DIS0_INT8	inc/hw_nvic.h	/^#define NVIC_DIS0_INT8 /;"	d
NVIC_DIS0_INT9	inc/hw_nvic.h	/^#define NVIC_DIS0_INT9 /;"	d
NVIC_DIS0_INT_M	inc/hw_nvic.h	/^#define NVIC_DIS0_INT_M /;"	d
NVIC_DIS1	inc/hw_nvic.h	/^#define NVIC_DIS1 /;"	d
NVIC_DIS1_INT32	inc/hw_nvic.h	/^#define NVIC_DIS1_INT32 /;"	d
NVIC_DIS1_INT33	inc/hw_nvic.h	/^#define NVIC_DIS1_INT33 /;"	d
NVIC_DIS1_INT34	inc/hw_nvic.h	/^#define NVIC_DIS1_INT34 /;"	d
NVIC_DIS1_INT35	inc/hw_nvic.h	/^#define NVIC_DIS1_INT35 /;"	d
NVIC_DIS1_INT36	inc/hw_nvic.h	/^#define NVIC_DIS1_INT36 /;"	d
NVIC_DIS1_INT37	inc/hw_nvic.h	/^#define NVIC_DIS1_INT37 /;"	d
NVIC_DIS1_INT38	inc/hw_nvic.h	/^#define NVIC_DIS1_INT38 /;"	d
NVIC_DIS1_INT39	inc/hw_nvic.h	/^#define NVIC_DIS1_INT39 /;"	d
NVIC_DIS1_INT40	inc/hw_nvic.h	/^#define NVIC_DIS1_INT40 /;"	d
NVIC_DIS1_INT41	inc/hw_nvic.h	/^#define NVIC_DIS1_INT41 /;"	d
NVIC_DIS1_INT42	inc/hw_nvic.h	/^#define NVIC_DIS1_INT42 /;"	d
NVIC_DIS1_INT43	inc/hw_nvic.h	/^#define NVIC_DIS1_INT43 /;"	d
NVIC_DIS1_INT44	inc/hw_nvic.h	/^#define NVIC_DIS1_INT44 /;"	d
NVIC_DIS1_INT45	inc/hw_nvic.h	/^#define NVIC_DIS1_INT45 /;"	d
NVIC_DIS1_INT46	inc/hw_nvic.h	/^#define NVIC_DIS1_INT46 /;"	d
NVIC_DIS1_INT47	inc/hw_nvic.h	/^#define NVIC_DIS1_INT47 /;"	d
NVIC_DIS1_INT48	inc/hw_nvic.h	/^#define NVIC_DIS1_INT48 /;"	d
NVIC_DIS1_INT49	inc/hw_nvic.h	/^#define NVIC_DIS1_INT49 /;"	d
NVIC_DIS1_INT50	inc/hw_nvic.h	/^#define NVIC_DIS1_INT50 /;"	d
NVIC_DIS1_INT51	inc/hw_nvic.h	/^#define NVIC_DIS1_INT51 /;"	d
NVIC_DIS1_INT52	inc/hw_nvic.h	/^#define NVIC_DIS1_INT52 /;"	d
NVIC_DIS1_INT53	inc/hw_nvic.h	/^#define NVIC_DIS1_INT53 /;"	d
NVIC_DIS1_INT54	inc/hw_nvic.h	/^#define NVIC_DIS1_INT54 /;"	d
NVIC_DIS1_INT55	inc/hw_nvic.h	/^#define NVIC_DIS1_INT55 /;"	d
NVIC_DIS1_INT_M	inc/hw_nvic.h	/^#define NVIC_DIS1_INT_M /;"	d
NVIC_DIS1_INT_M	inc/hw_nvic.h	/^#undef NVIC_DIS1_INT_M$/;"	d
NVIC_DIS2	inc/hw_nvic.h	/^#define NVIC_DIS2 /;"	d
NVIC_DIS2_INT_M	inc/hw_nvic.h	/^#define NVIC_DIS2_INT_M /;"	d
NVIC_DIS3	inc/hw_nvic.h	/^#define NVIC_DIS3 /;"	d
NVIC_DIS3_INT_M	inc/hw_nvic.h	/^#define NVIC_DIS3_INT_M /;"	d
NVIC_DIS4	inc/hw_nvic.h	/^#define NVIC_DIS4 /;"	d
NVIC_DIS4_INT_M	inc/hw_nvic.h	/^#define NVIC_DIS4_INT_M /;"	d
NVIC_DIS5	inc/hw_nvic.h	/^#define NVIC_DIS5 /;"	d
NVIC_EN0	inc/hw_nvic.h	/^#define NVIC_EN0 /;"	d
NVIC_EN0_INT0	inc/hw_nvic.h	/^#define NVIC_EN0_INT0 /;"	d
NVIC_EN0_INT1	inc/hw_nvic.h	/^#define NVIC_EN0_INT1 /;"	d
NVIC_EN0_INT10	inc/hw_nvic.h	/^#define NVIC_EN0_INT10 /;"	d
NVIC_EN0_INT11	inc/hw_nvic.h	/^#define NVIC_EN0_INT11 /;"	d
NVIC_EN0_INT12	inc/hw_nvic.h	/^#define NVIC_EN0_INT12 /;"	d
NVIC_EN0_INT13	inc/hw_nvic.h	/^#define NVIC_EN0_INT13 /;"	d
NVIC_EN0_INT14	inc/hw_nvic.h	/^#define NVIC_EN0_INT14 /;"	d
NVIC_EN0_INT15	inc/hw_nvic.h	/^#define NVIC_EN0_INT15 /;"	d
NVIC_EN0_INT16	inc/hw_nvic.h	/^#define NVIC_EN0_INT16 /;"	d
NVIC_EN0_INT17	inc/hw_nvic.h	/^#define NVIC_EN0_INT17 /;"	d
NVIC_EN0_INT18	inc/hw_nvic.h	/^#define NVIC_EN0_INT18 /;"	d
NVIC_EN0_INT19	inc/hw_nvic.h	/^#define NVIC_EN0_INT19 /;"	d
NVIC_EN0_INT2	inc/hw_nvic.h	/^#define NVIC_EN0_INT2 /;"	d
NVIC_EN0_INT20	inc/hw_nvic.h	/^#define NVIC_EN0_INT20 /;"	d
NVIC_EN0_INT21	inc/hw_nvic.h	/^#define NVIC_EN0_INT21 /;"	d
NVIC_EN0_INT22	inc/hw_nvic.h	/^#define NVIC_EN0_INT22 /;"	d
NVIC_EN0_INT23	inc/hw_nvic.h	/^#define NVIC_EN0_INT23 /;"	d
NVIC_EN0_INT24	inc/hw_nvic.h	/^#define NVIC_EN0_INT24 /;"	d
NVIC_EN0_INT25	inc/hw_nvic.h	/^#define NVIC_EN0_INT25 /;"	d
NVIC_EN0_INT26	inc/hw_nvic.h	/^#define NVIC_EN0_INT26 /;"	d
NVIC_EN0_INT27	inc/hw_nvic.h	/^#define NVIC_EN0_INT27 /;"	d
NVIC_EN0_INT28	inc/hw_nvic.h	/^#define NVIC_EN0_INT28 /;"	d
NVIC_EN0_INT29	inc/hw_nvic.h	/^#define NVIC_EN0_INT29 /;"	d
NVIC_EN0_INT3	inc/hw_nvic.h	/^#define NVIC_EN0_INT3 /;"	d
NVIC_EN0_INT30	inc/hw_nvic.h	/^#define NVIC_EN0_INT30 /;"	d
NVIC_EN0_INT31	inc/hw_nvic.h	/^#define NVIC_EN0_INT31 /;"	d
NVIC_EN0_INT4	inc/hw_nvic.h	/^#define NVIC_EN0_INT4 /;"	d
NVIC_EN0_INT5	inc/hw_nvic.h	/^#define NVIC_EN0_INT5 /;"	d
NVIC_EN0_INT6	inc/hw_nvic.h	/^#define NVIC_EN0_INT6 /;"	d
NVIC_EN0_INT7	inc/hw_nvic.h	/^#define NVIC_EN0_INT7 /;"	d
NVIC_EN0_INT8	inc/hw_nvic.h	/^#define NVIC_EN0_INT8 /;"	d
NVIC_EN0_INT9	inc/hw_nvic.h	/^#define NVIC_EN0_INT9 /;"	d
NVIC_EN0_INT_M	inc/hw_nvic.h	/^#define NVIC_EN0_INT_M /;"	d
NVIC_EN1	inc/hw_nvic.h	/^#define NVIC_EN1 /;"	d
NVIC_EN1_INT32	inc/hw_nvic.h	/^#define NVIC_EN1_INT32 /;"	d
NVIC_EN1_INT33	inc/hw_nvic.h	/^#define NVIC_EN1_INT33 /;"	d
NVIC_EN1_INT34	inc/hw_nvic.h	/^#define NVIC_EN1_INT34 /;"	d
NVIC_EN1_INT35	inc/hw_nvic.h	/^#define NVIC_EN1_INT35 /;"	d
NVIC_EN1_INT36	inc/hw_nvic.h	/^#define NVIC_EN1_INT36 /;"	d
NVIC_EN1_INT37	inc/hw_nvic.h	/^#define NVIC_EN1_INT37 /;"	d
NVIC_EN1_INT38	inc/hw_nvic.h	/^#define NVIC_EN1_INT38 /;"	d
NVIC_EN1_INT39	inc/hw_nvic.h	/^#define NVIC_EN1_INT39 /;"	d
NVIC_EN1_INT40	inc/hw_nvic.h	/^#define NVIC_EN1_INT40 /;"	d
NVIC_EN1_INT41	inc/hw_nvic.h	/^#define NVIC_EN1_INT41 /;"	d
NVIC_EN1_INT42	inc/hw_nvic.h	/^#define NVIC_EN1_INT42 /;"	d
NVIC_EN1_INT43	inc/hw_nvic.h	/^#define NVIC_EN1_INT43 /;"	d
NVIC_EN1_INT44	inc/hw_nvic.h	/^#define NVIC_EN1_INT44 /;"	d
NVIC_EN1_INT45	inc/hw_nvic.h	/^#define NVIC_EN1_INT45 /;"	d
NVIC_EN1_INT46	inc/hw_nvic.h	/^#define NVIC_EN1_INT46 /;"	d
NVIC_EN1_INT47	inc/hw_nvic.h	/^#define NVIC_EN1_INT47 /;"	d
NVIC_EN1_INT48	inc/hw_nvic.h	/^#define NVIC_EN1_INT48 /;"	d
NVIC_EN1_INT49	inc/hw_nvic.h	/^#define NVIC_EN1_INT49 /;"	d
NVIC_EN1_INT50	inc/hw_nvic.h	/^#define NVIC_EN1_INT50 /;"	d
NVIC_EN1_INT51	inc/hw_nvic.h	/^#define NVIC_EN1_INT51 /;"	d
NVIC_EN1_INT52	inc/hw_nvic.h	/^#define NVIC_EN1_INT52 /;"	d
NVIC_EN1_INT53	inc/hw_nvic.h	/^#define NVIC_EN1_INT53 /;"	d
NVIC_EN1_INT54	inc/hw_nvic.h	/^#define NVIC_EN1_INT54 /;"	d
NVIC_EN1_INT_M	inc/hw_nvic.h	/^#define NVIC_EN1_INT_M /;"	d
NVIC_EN1_INT_M	inc/hw_nvic.h	/^#undef NVIC_EN1_INT_M$/;"	d
NVIC_EN2	inc/hw_nvic.h	/^#define NVIC_EN2 /;"	d
NVIC_EN2_INT_M	inc/hw_nvic.h	/^#define NVIC_EN2_INT_M /;"	d
NVIC_EN3	inc/hw_nvic.h	/^#define NVIC_EN3 /;"	d
NVIC_EN3_INT_M	inc/hw_nvic.h	/^#define NVIC_EN3_INT_M /;"	d
NVIC_EN4	inc/hw_nvic.h	/^#define NVIC_EN4 /;"	d
NVIC_EN4_INT_M	inc/hw_nvic.h	/^#define NVIC_EN4_INT_M /;"	d
NVIC_EN5	inc/hw_nvic.h	/^#define NVIC_EN5 /;"	d
NVIC_FAULT_ADDR	inc/hw_nvic.h	/^#define NVIC_FAULT_ADDR /;"	d
NVIC_FAULT_ADDR_M	inc/hw_nvic.h	/^#define NVIC_FAULT_ADDR_M /;"	d
NVIC_FAULT_ADDR_S	inc/hw_nvic.h	/^#define NVIC_FAULT_ADDR_S /;"	d
NVIC_FAULT_STAT	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT /;"	d
NVIC_FAULT_STAT_BFARV	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_BFARV /;"	d
NVIC_FAULT_STAT_BLSPERR	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_BLSPERR /;"	d
NVIC_FAULT_STAT_BSTKE	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_BSTKE /;"	d
NVIC_FAULT_STAT_BUSTKE	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_BUSTKE /;"	d
NVIC_FAULT_STAT_DERR	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_DERR /;"	d
NVIC_FAULT_STAT_DIV0	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_DIV0 /;"	d
NVIC_FAULT_STAT_IBUS	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_IBUS /;"	d
NVIC_FAULT_STAT_IERR	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_IERR /;"	d
NVIC_FAULT_STAT_IMPRE	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_IMPRE /;"	d
NVIC_FAULT_STAT_INVPC	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_INVPC /;"	d
NVIC_FAULT_STAT_INVSTAT	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_INVSTAT /;"	d
NVIC_FAULT_STAT_MLSPERR	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_MLSPERR /;"	d
NVIC_FAULT_STAT_MMARV	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_MMARV /;"	d
NVIC_FAULT_STAT_MSTKE	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_MSTKE /;"	d
NVIC_FAULT_STAT_MUSTKE	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_MUSTKE /;"	d
NVIC_FAULT_STAT_NOCP	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_NOCP /;"	d
NVIC_FAULT_STAT_PRECISE	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_PRECISE /;"	d
NVIC_FAULT_STAT_UNALIGN	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_UNALIGN /;"	d
NVIC_FAULT_STAT_UNDEF	inc/hw_nvic.h	/^#define NVIC_FAULT_STAT_UNDEF /;"	d
NVIC_HFAULT_STAT	inc/hw_nvic.h	/^#define NVIC_HFAULT_STAT /;"	d
NVIC_HFAULT_STAT_DBG	inc/hw_nvic.h	/^#define NVIC_HFAULT_STAT_DBG /;"	d
NVIC_HFAULT_STAT_FORCED	inc/hw_nvic.h	/^#define NVIC_HFAULT_STAT_FORCED /;"	d
NVIC_HFAULT_STAT_VECT	inc/hw_nvic.h	/^#define NVIC_HFAULT_STAT_VECT /;"	d
NVIC_INT_CTRL	inc/hw_nvic.h	/^#define NVIC_INT_CTRL /;"	d
NVIC_INT_CTRL_ISR_PEND	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_ISR_PEND /;"	d
NVIC_INT_CTRL_ISR_PRE	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_ISR_PRE /;"	d
NVIC_INT_CTRL_NMI_SET	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_NMI_SET /;"	d
NVIC_INT_CTRL_PENDSTCLR	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_PENDSTCLR /;"	d
NVIC_INT_CTRL_PENDSTSET	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_PENDSTSET /;"	d
NVIC_INT_CTRL_PEND_SV	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_PEND_SV /;"	d
NVIC_INT_CTRL_RET_BASE	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_RET_BASE /;"	d
NVIC_INT_CTRL_UNPEND_SV	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_UNPEND_SV /;"	d
NVIC_INT_CTRL_VEC_ACT_M	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_ACT_M /;"	d
NVIC_INT_CTRL_VEC_ACT_M	inc/hw_nvic.h	/^#undef NVIC_INT_CTRL_VEC_ACT_M$/;"	d
NVIC_INT_CTRL_VEC_ACT_S	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_ACT_S /;"	d
NVIC_INT_CTRL_VEC_PEN_BUS	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_BUS /;"	d
NVIC_INT_CTRL_VEC_PEN_HARD	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_HARD /;"	d
NVIC_INT_CTRL_VEC_PEN_M	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_M /;"	d
NVIC_INT_CTRL_VEC_PEN_M	inc/hw_nvic.h	/^#undef NVIC_INT_CTRL_VEC_PEN_M$/;"	d
NVIC_INT_CTRL_VEC_PEN_MEM	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_MEM /;"	d
NVIC_INT_CTRL_VEC_PEN_NMI	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_NMI /;"	d
NVIC_INT_CTRL_VEC_PEN_PNDSV	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_PNDSV /;"	d
NVIC_INT_CTRL_VEC_PEN_S	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_S /;"	d
NVIC_INT_CTRL_VEC_PEN_SVC	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_SVC /;"	d
NVIC_INT_CTRL_VEC_PEN_TICK	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_TICK /;"	d
NVIC_INT_CTRL_VEC_PEN_USG	inc/hw_nvic.h	/^#define NVIC_INT_CTRL_VEC_PEN_USG /;"	d
NVIC_INT_TYPE	inc/hw_nvic.h	/^#define NVIC_INT_TYPE /;"	d
NVIC_INT_TYPE_LINES_M	inc/hw_nvic.h	/^#define NVIC_INT_TYPE_LINES_M /;"	d
NVIC_INT_TYPE_LINES_S	inc/hw_nvic.h	/^#define NVIC_INT_TYPE_LINES_S /;"	d
NVIC_MM_ADDR	inc/hw_nvic.h	/^#define NVIC_MM_ADDR /;"	d
NVIC_MM_ADDR_M	inc/hw_nvic.h	/^#define NVIC_MM_ADDR_M /;"	d
NVIC_MM_ADDR_S	inc/hw_nvic.h	/^#define NVIC_MM_ADDR_S /;"	d
NVIC_MPU_ATTR	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR /;"	d
NVIC_MPU_ATTR1	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1 /;"	d
NVIC_MPU_ATTR1_AP_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_AP_M /;"	d
NVIC_MPU_ATTR1_BUFFRABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_BUFFRABLE /;"	d
NVIC_MPU_ATTR1_CACHEABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_CACHEABLE /;"	d
NVIC_MPU_ATTR1_ENABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_ENABLE /;"	d
NVIC_MPU_ATTR1_SHAREABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_SHAREABLE /;"	d
NVIC_MPU_ATTR1_SIZE_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_SIZE_M /;"	d
NVIC_MPU_ATTR1_SRD_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_SRD_M /;"	d
NVIC_MPU_ATTR1_TEX_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_TEX_M /;"	d
NVIC_MPU_ATTR1_XN	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR1_XN /;"	d
NVIC_MPU_ATTR2	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2 /;"	d
NVIC_MPU_ATTR2_AP_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_AP_M /;"	d
NVIC_MPU_ATTR2_BUFFRABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_BUFFRABLE /;"	d
NVIC_MPU_ATTR2_CACHEABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_CACHEABLE /;"	d
NVIC_MPU_ATTR2_ENABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_ENABLE /;"	d
NVIC_MPU_ATTR2_SHAREABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_SHAREABLE /;"	d
NVIC_MPU_ATTR2_SIZE_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_SIZE_M /;"	d
NVIC_MPU_ATTR2_SRD_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_SRD_M /;"	d
NVIC_MPU_ATTR2_TEX_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_TEX_M /;"	d
NVIC_MPU_ATTR2_XN	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR2_XN /;"	d
NVIC_MPU_ATTR3	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3 /;"	d
NVIC_MPU_ATTR3_AP_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_AP_M /;"	d
NVIC_MPU_ATTR3_BUFFRABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_BUFFRABLE /;"	d
NVIC_MPU_ATTR3_CACHEABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_CACHEABLE /;"	d
NVIC_MPU_ATTR3_ENABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_ENABLE /;"	d
NVIC_MPU_ATTR3_SHAREABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_SHAREABLE /;"	d
NVIC_MPU_ATTR3_SIZE_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_SIZE_M /;"	d
NVIC_MPU_ATTR3_SRD_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_SRD_M /;"	d
NVIC_MPU_ATTR3_TEX_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_TEX_M /;"	d
NVIC_MPU_ATTR3_XN	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR3_XN /;"	d
NVIC_MPU_ATTR_AP_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_AP_M /;"	d
NVIC_MPU_ATTR_AP_NO_NO	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_AP_NO_NO /;"	d
NVIC_MPU_ATTR_AP_RO_NO	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_AP_RO_NO /;"	d
NVIC_MPU_ATTR_AP_RO_RO	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_AP_RO_RO /;"	d
NVIC_MPU_ATTR_AP_RW_NO	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_AP_RW_NO /;"	d
NVIC_MPU_ATTR_AP_RW_RO	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_AP_RW_RO /;"	d
NVIC_MPU_ATTR_AP_RW_RW	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_AP_RW_RW /;"	d
NVIC_MPU_ATTR_BUFFRABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_BUFFRABLE /;"	d
NVIC_MPU_ATTR_CACHEABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_CACHEABLE /;"	d
NVIC_MPU_ATTR_ENABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_ENABLE /;"	d
NVIC_MPU_ATTR_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_M /;"	d
NVIC_MPU_ATTR_SHAREABLE	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SHAREABLE /;"	d
NVIC_MPU_ATTR_SIZE_128B	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_128B /;"	d
NVIC_MPU_ATTR_SIZE_128K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_128K /;"	d
NVIC_MPU_ATTR_SIZE_128M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_128M /;"	d
NVIC_MPU_ATTR_SIZE_16K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_16K /;"	d
NVIC_MPU_ATTR_SIZE_16M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_16M /;"	d
NVIC_MPU_ATTR_SIZE_1G	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_1G /;"	d
NVIC_MPU_ATTR_SIZE_1K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_1K /;"	d
NVIC_MPU_ATTR_SIZE_1M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_1M /;"	d
NVIC_MPU_ATTR_SIZE_256B	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_256B /;"	d
NVIC_MPU_ATTR_SIZE_256K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_256K /;"	d
NVIC_MPU_ATTR_SIZE_256M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_256M /;"	d
NVIC_MPU_ATTR_SIZE_2G	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_2G /;"	d
NVIC_MPU_ATTR_SIZE_2K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_2K /;"	d
NVIC_MPU_ATTR_SIZE_2M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_2M /;"	d
NVIC_MPU_ATTR_SIZE_32B	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_32B /;"	d
NVIC_MPU_ATTR_SIZE_32K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_32K /;"	d
NVIC_MPU_ATTR_SIZE_32M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_32M /;"	d
NVIC_MPU_ATTR_SIZE_4G	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_4G /;"	d
NVIC_MPU_ATTR_SIZE_4K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_4K /;"	d
NVIC_MPU_ATTR_SIZE_4M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_4M /;"	d
NVIC_MPU_ATTR_SIZE_512B	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_512B /;"	d
NVIC_MPU_ATTR_SIZE_512K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_512K /;"	d
NVIC_MPU_ATTR_SIZE_512M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_512M /;"	d
NVIC_MPU_ATTR_SIZE_64B	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_64B /;"	d
NVIC_MPU_ATTR_SIZE_64K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_64K /;"	d
NVIC_MPU_ATTR_SIZE_64M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_64M /;"	d
NVIC_MPU_ATTR_SIZE_8K	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_8K /;"	d
NVIC_MPU_ATTR_SIZE_8M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_8M /;"	d
NVIC_MPU_ATTR_SIZE_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SIZE_M /;"	d
NVIC_MPU_ATTR_SRD_0	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_0 /;"	d
NVIC_MPU_ATTR_SRD_1	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_1 /;"	d
NVIC_MPU_ATTR_SRD_2	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_2 /;"	d
NVIC_MPU_ATTR_SRD_3	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_3 /;"	d
NVIC_MPU_ATTR_SRD_4	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_4 /;"	d
NVIC_MPU_ATTR_SRD_5	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_5 /;"	d
NVIC_MPU_ATTR_SRD_6	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_6 /;"	d
NVIC_MPU_ATTR_SRD_7	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_7 /;"	d
NVIC_MPU_ATTR_SRD_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_SRD_M /;"	d
NVIC_MPU_ATTR_TEX_M	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_TEX_M /;"	d
NVIC_MPU_ATTR_XN	inc/hw_nvic.h	/^#define NVIC_MPU_ATTR_XN /;"	d
NVIC_MPU_BASE	inc/hw_nvic.h	/^#define NVIC_MPU_BASE /;"	d
NVIC_MPU_BASE1	inc/hw_nvic.h	/^#define NVIC_MPU_BASE1 /;"	d
NVIC_MPU_BASE1_ADDR_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE1_ADDR_M /;"	d
NVIC_MPU_BASE1_ADDR_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE1_ADDR_S /;"	d
NVIC_MPU_BASE1_REGION_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE1_REGION_M /;"	d
NVIC_MPU_BASE1_REGION_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE1_REGION_S /;"	d
NVIC_MPU_BASE1_VALID	inc/hw_nvic.h	/^#define NVIC_MPU_BASE1_VALID /;"	d
NVIC_MPU_BASE2	inc/hw_nvic.h	/^#define NVIC_MPU_BASE2 /;"	d
NVIC_MPU_BASE2_ADDR_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE2_ADDR_M /;"	d
NVIC_MPU_BASE2_ADDR_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE2_ADDR_S /;"	d
NVIC_MPU_BASE2_REGION_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE2_REGION_M /;"	d
NVIC_MPU_BASE2_REGION_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE2_REGION_S /;"	d
NVIC_MPU_BASE2_VALID	inc/hw_nvic.h	/^#define NVIC_MPU_BASE2_VALID /;"	d
NVIC_MPU_BASE3	inc/hw_nvic.h	/^#define NVIC_MPU_BASE3 /;"	d
NVIC_MPU_BASE3_ADDR_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE3_ADDR_M /;"	d
NVIC_MPU_BASE3_ADDR_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE3_ADDR_S /;"	d
NVIC_MPU_BASE3_REGION_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE3_REGION_M /;"	d
NVIC_MPU_BASE3_REGION_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE3_REGION_S /;"	d
NVIC_MPU_BASE3_VALID	inc/hw_nvic.h	/^#define NVIC_MPU_BASE3_VALID /;"	d
NVIC_MPU_BASE_ADDR_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE_ADDR_M /;"	d
NVIC_MPU_BASE_ADDR_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE_ADDR_S /;"	d
NVIC_MPU_BASE_REGION_M	inc/hw_nvic.h	/^#define NVIC_MPU_BASE_REGION_M /;"	d
NVIC_MPU_BASE_REGION_S	inc/hw_nvic.h	/^#define NVIC_MPU_BASE_REGION_S /;"	d
NVIC_MPU_BASE_VALID	inc/hw_nvic.h	/^#define NVIC_MPU_BASE_VALID /;"	d
NVIC_MPU_CTRL	inc/hw_nvic.h	/^#define NVIC_MPU_CTRL /;"	d
NVIC_MPU_CTRL_ENABLE	inc/hw_nvic.h	/^#define NVIC_MPU_CTRL_ENABLE /;"	d
NVIC_MPU_CTRL_HFNMIENA	inc/hw_nvic.h	/^#define NVIC_MPU_CTRL_HFNMIENA /;"	d
NVIC_MPU_CTRL_PRIVDEFEN	inc/hw_nvic.h	/^#define NVIC_MPU_CTRL_PRIVDEFEN /;"	d
NVIC_MPU_NUMBER	inc/hw_nvic.h	/^#define NVIC_MPU_NUMBER /;"	d
NVIC_MPU_NUMBER_M	inc/hw_nvic.h	/^#define NVIC_MPU_NUMBER_M /;"	d
NVIC_MPU_NUMBER_S	inc/hw_nvic.h	/^#define NVIC_MPU_NUMBER_S /;"	d
NVIC_MPU_TYPE	inc/hw_nvic.h	/^#define NVIC_MPU_TYPE /;"	d
NVIC_MPU_TYPE_DREGION_M	inc/hw_nvic.h	/^#define NVIC_MPU_TYPE_DREGION_M /;"	d
NVIC_MPU_TYPE_DREGION_S	inc/hw_nvic.h	/^#define NVIC_MPU_TYPE_DREGION_S /;"	d
NVIC_MPU_TYPE_IREGION_M	inc/hw_nvic.h	/^#define NVIC_MPU_TYPE_IREGION_M /;"	d
NVIC_MPU_TYPE_IREGION_S	inc/hw_nvic.h	/^#define NVIC_MPU_TYPE_IREGION_S /;"	d
NVIC_MPU_TYPE_SEPARATE	inc/hw_nvic.h	/^#define NVIC_MPU_TYPE_SEPARATE /;"	d
NVIC_PEND0	inc/hw_nvic.h	/^#define NVIC_PEND0 /;"	d
NVIC_PEND0_INT0	inc/hw_nvic.h	/^#define NVIC_PEND0_INT0 /;"	d
NVIC_PEND0_INT1	inc/hw_nvic.h	/^#define NVIC_PEND0_INT1 /;"	d
NVIC_PEND0_INT10	inc/hw_nvic.h	/^#define NVIC_PEND0_INT10 /;"	d
NVIC_PEND0_INT11	inc/hw_nvic.h	/^#define NVIC_PEND0_INT11 /;"	d
NVIC_PEND0_INT12	inc/hw_nvic.h	/^#define NVIC_PEND0_INT12 /;"	d
NVIC_PEND0_INT13	inc/hw_nvic.h	/^#define NVIC_PEND0_INT13 /;"	d
NVIC_PEND0_INT14	inc/hw_nvic.h	/^#define NVIC_PEND0_INT14 /;"	d
NVIC_PEND0_INT15	inc/hw_nvic.h	/^#define NVIC_PEND0_INT15 /;"	d
NVIC_PEND0_INT16	inc/hw_nvic.h	/^#define NVIC_PEND0_INT16 /;"	d
NVIC_PEND0_INT17	inc/hw_nvic.h	/^#define NVIC_PEND0_INT17 /;"	d
NVIC_PEND0_INT18	inc/hw_nvic.h	/^#define NVIC_PEND0_INT18 /;"	d
NVIC_PEND0_INT19	inc/hw_nvic.h	/^#define NVIC_PEND0_INT19 /;"	d
NVIC_PEND0_INT2	inc/hw_nvic.h	/^#define NVIC_PEND0_INT2 /;"	d
NVIC_PEND0_INT20	inc/hw_nvic.h	/^#define NVIC_PEND0_INT20 /;"	d
NVIC_PEND0_INT21	inc/hw_nvic.h	/^#define NVIC_PEND0_INT21 /;"	d
NVIC_PEND0_INT22	inc/hw_nvic.h	/^#define NVIC_PEND0_INT22 /;"	d
NVIC_PEND0_INT23	inc/hw_nvic.h	/^#define NVIC_PEND0_INT23 /;"	d
NVIC_PEND0_INT24	inc/hw_nvic.h	/^#define NVIC_PEND0_INT24 /;"	d
NVIC_PEND0_INT25	inc/hw_nvic.h	/^#define NVIC_PEND0_INT25 /;"	d
NVIC_PEND0_INT26	inc/hw_nvic.h	/^#define NVIC_PEND0_INT26 /;"	d
NVIC_PEND0_INT27	inc/hw_nvic.h	/^#define NVIC_PEND0_INT27 /;"	d
NVIC_PEND0_INT28	inc/hw_nvic.h	/^#define NVIC_PEND0_INT28 /;"	d
NVIC_PEND0_INT29	inc/hw_nvic.h	/^#define NVIC_PEND0_INT29 /;"	d
NVIC_PEND0_INT3	inc/hw_nvic.h	/^#define NVIC_PEND0_INT3 /;"	d
NVIC_PEND0_INT30	inc/hw_nvic.h	/^#define NVIC_PEND0_INT30 /;"	d
NVIC_PEND0_INT31	inc/hw_nvic.h	/^#define NVIC_PEND0_INT31 /;"	d
NVIC_PEND0_INT4	inc/hw_nvic.h	/^#define NVIC_PEND0_INT4 /;"	d
NVIC_PEND0_INT5	inc/hw_nvic.h	/^#define NVIC_PEND0_INT5 /;"	d
NVIC_PEND0_INT6	inc/hw_nvic.h	/^#define NVIC_PEND0_INT6 /;"	d
NVIC_PEND0_INT7	inc/hw_nvic.h	/^#define NVIC_PEND0_INT7 /;"	d
NVIC_PEND0_INT8	inc/hw_nvic.h	/^#define NVIC_PEND0_INT8 /;"	d
NVIC_PEND0_INT9	inc/hw_nvic.h	/^#define NVIC_PEND0_INT9 /;"	d
NVIC_PEND0_INT_M	inc/hw_nvic.h	/^#define NVIC_PEND0_INT_M /;"	d
NVIC_PEND1	inc/hw_nvic.h	/^#define NVIC_PEND1 /;"	d
NVIC_PEND1_INT32	inc/hw_nvic.h	/^#define NVIC_PEND1_INT32 /;"	d
NVIC_PEND1_INT33	inc/hw_nvic.h	/^#define NVIC_PEND1_INT33 /;"	d
NVIC_PEND1_INT34	inc/hw_nvic.h	/^#define NVIC_PEND1_INT34 /;"	d
NVIC_PEND1_INT35	inc/hw_nvic.h	/^#define NVIC_PEND1_INT35 /;"	d
NVIC_PEND1_INT36	inc/hw_nvic.h	/^#define NVIC_PEND1_INT36 /;"	d
NVIC_PEND1_INT37	inc/hw_nvic.h	/^#define NVIC_PEND1_INT37 /;"	d
NVIC_PEND1_INT38	inc/hw_nvic.h	/^#define NVIC_PEND1_INT38 /;"	d
NVIC_PEND1_INT39	inc/hw_nvic.h	/^#define NVIC_PEND1_INT39 /;"	d
NVIC_PEND1_INT40	inc/hw_nvic.h	/^#define NVIC_PEND1_INT40 /;"	d
NVIC_PEND1_INT41	inc/hw_nvic.h	/^#define NVIC_PEND1_INT41 /;"	d
NVIC_PEND1_INT42	inc/hw_nvic.h	/^#define NVIC_PEND1_INT42 /;"	d
NVIC_PEND1_INT43	inc/hw_nvic.h	/^#define NVIC_PEND1_INT43 /;"	d
NVIC_PEND1_INT44	inc/hw_nvic.h	/^#define NVIC_PEND1_INT44 /;"	d
NVIC_PEND1_INT45	inc/hw_nvic.h	/^#define NVIC_PEND1_INT45 /;"	d
NVIC_PEND1_INT46	inc/hw_nvic.h	/^#define NVIC_PEND1_INT46 /;"	d
NVIC_PEND1_INT47	inc/hw_nvic.h	/^#define NVIC_PEND1_INT47 /;"	d
NVIC_PEND1_INT48	inc/hw_nvic.h	/^#define NVIC_PEND1_INT48 /;"	d
NVIC_PEND1_INT49	inc/hw_nvic.h	/^#define NVIC_PEND1_INT49 /;"	d
NVIC_PEND1_INT50	inc/hw_nvic.h	/^#define NVIC_PEND1_INT50 /;"	d
NVIC_PEND1_INT51	inc/hw_nvic.h	/^#define NVIC_PEND1_INT51 /;"	d
NVIC_PEND1_INT52	inc/hw_nvic.h	/^#define NVIC_PEND1_INT52 /;"	d
NVIC_PEND1_INT53	inc/hw_nvic.h	/^#define NVIC_PEND1_INT53 /;"	d
NVIC_PEND1_INT54	inc/hw_nvic.h	/^#define NVIC_PEND1_INT54 /;"	d
NVIC_PEND1_INT55	inc/hw_nvic.h	/^#define NVIC_PEND1_INT55 /;"	d
NVIC_PEND1_INT_M	inc/hw_nvic.h	/^#define NVIC_PEND1_INT_M /;"	d
NVIC_PEND1_INT_M	inc/hw_nvic.h	/^#undef NVIC_PEND1_INT_M$/;"	d
NVIC_PEND2	inc/hw_nvic.h	/^#define NVIC_PEND2 /;"	d
NVIC_PEND2_INT_M	inc/hw_nvic.h	/^#define NVIC_PEND2_INT_M /;"	d
NVIC_PEND3	inc/hw_nvic.h	/^#define NVIC_PEND3 /;"	d
NVIC_PEND3_INT_M	inc/hw_nvic.h	/^#define NVIC_PEND3_INT_M /;"	d
NVIC_PEND4	inc/hw_nvic.h	/^#define NVIC_PEND4 /;"	d
NVIC_PEND4_INT_M	inc/hw_nvic.h	/^#define NVIC_PEND4_INT_M /;"	d
NVIC_PEND5	inc/hw_nvic.h	/^#define NVIC_PEND5 /;"	d
NVIC_PRI0	inc/hw_nvic.h	/^#define NVIC_PRI0 /;"	d
NVIC_PRI0_INT0_M	inc/hw_nvic.h	/^#define NVIC_PRI0_INT0_M /;"	d
NVIC_PRI0_INT0_S	inc/hw_nvic.h	/^#define NVIC_PRI0_INT0_S /;"	d
NVIC_PRI0_INT1_M	inc/hw_nvic.h	/^#define NVIC_PRI0_INT1_M /;"	d
NVIC_PRI0_INT1_S	inc/hw_nvic.h	/^#define NVIC_PRI0_INT1_S /;"	d
NVIC_PRI0_INT2_M	inc/hw_nvic.h	/^#define NVIC_PRI0_INT2_M /;"	d
NVIC_PRI0_INT2_S	inc/hw_nvic.h	/^#define NVIC_PRI0_INT2_S /;"	d
NVIC_PRI0_INT3_M	inc/hw_nvic.h	/^#define NVIC_PRI0_INT3_M /;"	d
NVIC_PRI0_INT3_S	inc/hw_nvic.h	/^#define NVIC_PRI0_INT3_S /;"	d
NVIC_PRI1	inc/hw_nvic.h	/^#define NVIC_PRI1 /;"	d
NVIC_PRI10	inc/hw_nvic.h	/^#define NVIC_PRI10 /;"	d
NVIC_PRI10_INT40_M	inc/hw_nvic.h	/^#define NVIC_PRI10_INT40_M /;"	d
NVIC_PRI10_INT40_S	inc/hw_nvic.h	/^#define NVIC_PRI10_INT40_S /;"	d
NVIC_PRI10_INT41_M	inc/hw_nvic.h	/^#define NVIC_PRI10_INT41_M /;"	d
NVIC_PRI10_INT41_S	inc/hw_nvic.h	/^#define NVIC_PRI10_INT41_S /;"	d
NVIC_PRI10_INT42_M	inc/hw_nvic.h	/^#define NVIC_PRI10_INT42_M /;"	d
NVIC_PRI10_INT42_S	inc/hw_nvic.h	/^#define NVIC_PRI10_INT42_S /;"	d
NVIC_PRI10_INT43_M	inc/hw_nvic.h	/^#define NVIC_PRI10_INT43_M /;"	d
NVIC_PRI10_INT43_S	inc/hw_nvic.h	/^#define NVIC_PRI10_INT43_S /;"	d
NVIC_PRI11	inc/hw_nvic.h	/^#define NVIC_PRI11 /;"	d
NVIC_PRI11_INT44_M	inc/hw_nvic.h	/^#define NVIC_PRI11_INT44_M /;"	d
NVIC_PRI11_INT44_S	inc/hw_nvic.h	/^#define NVIC_PRI11_INT44_S /;"	d
NVIC_PRI11_INT45_M	inc/hw_nvic.h	/^#define NVIC_PRI11_INT45_M /;"	d
NVIC_PRI11_INT45_S	inc/hw_nvic.h	/^#define NVIC_PRI11_INT45_S /;"	d
NVIC_PRI11_INT46_M	inc/hw_nvic.h	/^#define NVIC_PRI11_INT46_M /;"	d
NVIC_PRI11_INT46_S	inc/hw_nvic.h	/^#define NVIC_PRI11_INT46_S /;"	d
NVIC_PRI11_INT47_M	inc/hw_nvic.h	/^#define NVIC_PRI11_INT47_M /;"	d
NVIC_PRI11_INT47_S	inc/hw_nvic.h	/^#define NVIC_PRI11_INT47_S /;"	d
NVIC_PRI12	inc/hw_nvic.h	/^#define NVIC_PRI12 /;"	d
NVIC_PRI12_INT48_M	inc/hw_nvic.h	/^#define NVIC_PRI12_INT48_M /;"	d
NVIC_PRI12_INT48_S	inc/hw_nvic.h	/^#define NVIC_PRI12_INT48_S /;"	d
NVIC_PRI12_INT49_M	inc/hw_nvic.h	/^#define NVIC_PRI12_INT49_M /;"	d
NVIC_PRI12_INT49_S	inc/hw_nvic.h	/^#define NVIC_PRI12_INT49_S /;"	d
NVIC_PRI12_INT50_M	inc/hw_nvic.h	/^#define NVIC_PRI12_INT50_M /;"	d
NVIC_PRI12_INT50_S	inc/hw_nvic.h	/^#define NVIC_PRI12_INT50_S /;"	d
NVIC_PRI12_INT51_M	inc/hw_nvic.h	/^#define NVIC_PRI12_INT51_M /;"	d
NVIC_PRI12_INT51_S	inc/hw_nvic.h	/^#define NVIC_PRI12_INT51_S /;"	d
NVIC_PRI13	inc/hw_nvic.h	/^#define NVIC_PRI13 /;"	d
NVIC_PRI13_INT52_M	inc/hw_nvic.h	/^#define NVIC_PRI13_INT52_M /;"	d
NVIC_PRI13_INT52_S	inc/hw_nvic.h	/^#define NVIC_PRI13_INT52_S /;"	d
NVIC_PRI13_INT53_M	inc/hw_nvic.h	/^#define NVIC_PRI13_INT53_M /;"	d
NVIC_PRI13_INT53_S	inc/hw_nvic.h	/^#define NVIC_PRI13_INT53_S /;"	d
NVIC_PRI13_INT54_M	inc/hw_nvic.h	/^#define NVIC_PRI13_INT54_M /;"	d
NVIC_PRI13_INT54_S	inc/hw_nvic.h	/^#define NVIC_PRI13_INT54_S /;"	d
NVIC_PRI13_INT55_M	inc/hw_nvic.h	/^#define NVIC_PRI13_INT55_M /;"	d
NVIC_PRI13_INT55_S	inc/hw_nvic.h	/^#define NVIC_PRI13_INT55_S /;"	d
NVIC_PRI14	inc/hw_nvic.h	/^#define NVIC_PRI14 /;"	d
NVIC_PRI14_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI14_INTA_M /;"	d
NVIC_PRI14_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI14_INTA_S /;"	d
NVIC_PRI14_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI14_INTB_M /;"	d
NVIC_PRI14_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI14_INTB_S /;"	d
NVIC_PRI14_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI14_INTC_M /;"	d
NVIC_PRI14_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI14_INTC_S /;"	d
NVIC_PRI14_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI14_INTD_M /;"	d
NVIC_PRI14_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI14_INTD_S /;"	d
NVIC_PRI15	inc/hw_nvic.h	/^#define NVIC_PRI15 /;"	d
NVIC_PRI15_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI15_INTA_M /;"	d
NVIC_PRI15_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI15_INTA_S /;"	d
NVIC_PRI15_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI15_INTB_M /;"	d
NVIC_PRI15_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI15_INTB_S /;"	d
NVIC_PRI15_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI15_INTC_M /;"	d
NVIC_PRI15_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI15_INTC_S /;"	d
NVIC_PRI15_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI15_INTD_M /;"	d
NVIC_PRI15_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI15_INTD_S /;"	d
NVIC_PRI16	inc/hw_nvic.h	/^#define NVIC_PRI16 /;"	d
NVIC_PRI16_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI16_INTA_M /;"	d
NVIC_PRI16_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI16_INTA_S /;"	d
NVIC_PRI16_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI16_INTB_M /;"	d
NVIC_PRI16_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI16_INTB_S /;"	d
NVIC_PRI16_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI16_INTC_M /;"	d
NVIC_PRI16_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI16_INTC_S /;"	d
NVIC_PRI16_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI16_INTD_M /;"	d
NVIC_PRI16_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI16_INTD_S /;"	d
NVIC_PRI17	inc/hw_nvic.h	/^#define NVIC_PRI17 /;"	d
NVIC_PRI17_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI17_INTA_M /;"	d
NVIC_PRI17_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI17_INTA_S /;"	d
NVIC_PRI17_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI17_INTB_M /;"	d
NVIC_PRI17_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI17_INTB_S /;"	d
NVIC_PRI17_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI17_INTC_M /;"	d
NVIC_PRI17_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI17_INTC_S /;"	d
NVIC_PRI17_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI17_INTD_M /;"	d
NVIC_PRI17_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI17_INTD_S /;"	d
NVIC_PRI18	inc/hw_nvic.h	/^#define NVIC_PRI18 /;"	d
NVIC_PRI18_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI18_INTA_M /;"	d
NVIC_PRI18_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI18_INTA_S /;"	d
NVIC_PRI18_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI18_INTB_M /;"	d
NVIC_PRI18_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI18_INTB_S /;"	d
NVIC_PRI18_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI18_INTC_M /;"	d
NVIC_PRI18_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI18_INTC_S /;"	d
NVIC_PRI18_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI18_INTD_M /;"	d
NVIC_PRI18_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI18_INTD_S /;"	d
NVIC_PRI19	inc/hw_nvic.h	/^#define NVIC_PRI19 /;"	d
NVIC_PRI19_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI19_INTA_M /;"	d
NVIC_PRI19_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI19_INTA_S /;"	d
NVIC_PRI19_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI19_INTB_M /;"	d
NVIC_PRI19_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI19_INTB_S /;"	d
NVIC_PRI19_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI19_INTC_M /;"	d
NVIC_PRI19_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI19_INTC_S /;"	d
NVIC_PRI19_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI19_INTD_M /;"	d
NVIC_PRI19_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI19_INTD_S /;"	d
NVIC_PRI1_INT4_M	inc/hw_nvic.h	/^#define NVIC_PRI1_INT4_M /;"	d
NVIC_PRI1_INT4_S	inc/hw_nvic.h	/^#define NVIC_PRI1_INT4_S /;"	d
NVIC_PRI1_INT5_M	inc/hw_nvic.h	/^#define NVIC_PRI1_INT5_M /;"	d
NVIC_PRI1_INT5_S	inc/hw_nvic.h	/^#define NVIC_PRI1_INT5_S /;"	d
NVIC_PRI1_INT6_M	inc/hw_nvic.h	/^#define NVIC_PRI1_INT6_M /;"	d
NVIC_PRI1_INT6_S	inc/hw_nvic.h	/^#define NVIC_PRI1_INT6_S /;"	d
NVIC_PRI1_INT7_M	inc/hw_nvic.h	/^#define NVIC_PRI1_INT7_M /;"	d
NVIC_PRI1_INT7_S	inc/hw_nvic.h	/^#define NVIC_PRI1_INT7_S /;"	d
NVIC_PRI2	inc/hw_nvic.h	/^#define NVIC_PRI2 /;"	d
NVIC_PRI20	inc/hw_nvic.h	/^#define NVIC_PRI20 /;"	d
NVIC_PRI20_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI20_INTA_M /;"	d
NVIC_PRI20_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI20_INTA_S /;"	d
NVIC_PRI20_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI20_INTB_M /;"	d
NVIC_PRI20_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI20_INTB_S /;"	d
NVIC_PRI20_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI20_INTC_M /;"	d
NVIC_PRI20_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI20_INTC_S /;"	d
NVIC_PRI20_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI20_INTD_M /;"	d
NVIC_PRI20_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI20_INTD_S /;"	d
NVIC_PRI21	inc/hw_nvic.h	/^#define NVIC_PRI21 /;"	d
NVIC_PRI21_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI21_INTA_M /;"	d
NVIC_PRI21_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI21_INTA_S /;"	d
NVIC_PRI21_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI21_INTB_M /;"	d
NVIC_PRI21_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI21_INTB_S /;"	d
NVIC_PRI21_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI21_INTC_M /;"	d
NVIC_PRI21_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI21_INTC_S /;"	d
NVIC_PRI21_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI21_INTD_M /;"	d
NVIC_PRI21_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI21_INTD_S /;"	d
NVIC_PRI22	inc/hw_nvic.h	/^#define NVIC_PRI22 /;"	d
NVIC_PRI22_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI22_INTA_M /;"	d
NVIC_PRI22_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI22_INTA_S /;"	d
NVIC_PRI22_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI22_INTB_M /;"	d
NVIC_PRI22_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI22_INTB_S /;"	d
NVIC_PRI22_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI22_INTC_M /;"	d
NVIC_PRI22_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI22_INTC_S /;"	d
NVIC_PRI22_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI22_INTD_M /;"	d
NVIC_PRI22_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI22_INTD_S /;"	d
NVIC_PRI23	inc/hw_nvic.h	/^#define NVIC_PRI23 /;"	d
NVIC_PRI23_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI23_INTA_M /;"	d
NVIC_PRI23_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI23_INTA_S /;"	d
NVIC_PRI23_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI23_INTB_M /;"	d
NVIC_PRI23_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI23_INTB_S /;"	d
NVIC_PRI23_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI23_INTC_M /;"	d
NVIC_PRI23_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI23_INTC_S /;"	d
NVIC_PRI23_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI23_INTD_M /;"	d
NVIC_PRI23_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI23_INTD_S /;"	d
NVIC_PRI24	inc/hw_nvic.h	/^#define NVIC_PRI24 /;"	d
NVIC_PRI24_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI24_INTA_M /;"	d
NVIC_PRI24_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI24_INTA_S /;"	d
NVIC_PRI24_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI24_INTB_M /;"	d
NVIC_PRI24_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI24_INTB_S /;"	d
NVIC_PRI24_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI24_INTC_M /;"	d
NVIC_PRI24_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI24_INTC_S /;"	d
NVIC_PRI24_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI24_INTD_M /;"	d
NVIC_PRI24_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI24_INTD_S /;"	d
NVIC_PRI25	inc/hw_nvic.h	/^#define NVIC_PRI25 /;"	d
NVIC_PRI25_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI25_INTA_M /;"	d
NVIC_PRI25_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI25_INTA_S /;"	d
NVIC_PRI25_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI25_INTB_M /;"	d
NVIC_PRI25_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI25_INTB_S /;"	d
NVIC_PRI25_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI25_INTC_M /;"	d
NVIC_PRI25_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI25_INTC_S /;"	d
NVIC_PRI25_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI25_INTD_M /;"	d
NVIC_PRI25_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI25_INTD_S /;"	d
NVIC_PRI26	inc/hw_nvic.h	/^#define NVIC_PRI26 /;"	d
NVIC_PRI26_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI26_INTA_M /;"	d
NVIC_PRI26_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI26_INTA_S /;"	d
NVIC_PRI26_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI26_INTB_M /;"	d
NVIC_PRI26_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI26_INTB_S /;"	d
NVIC_PRI26_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI26_INTC_M /;"	d
NVIC_PRI26_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI26_INTC_S /;"	d
NVIC_PRI26_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI26_INTD_M /;"	d
NVIC_PRI26_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI26_INTD_S /;"	d
NVIC_PRI27	inc/hw_nvic.h	/^#define NVIC_PRI27 /;"	d
NVIC_PRI27_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI27_INTA_M /;"	d
NVIC_PRI27_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI27_INTA_S /;"	d
NVIC_PRI27_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI27_INTB_M /;"	d
NVIC_PRI27_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI27_INTB_S /;"	d
NVIC_PRI27_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI27_INTC_M /;"	d
NVIC_PRI27_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI27_INTC_S /;"	d
NVIC_PRI27_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI27_INTD_M /;"	d
NVIC_PRI27_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI27_INTD_S /;"	d
NVIC_PRI28	inc/hw_nvic.h	/^#define NVIC_PRI28 /;"	d
NVIC_PRI28_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI28_INTA_M /;"	d
NVIC_PRI28_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI28_INTA_S /;"	d
NVIC_PRI28_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI28_INTB_M /;"	d
NVIC_PRI28_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI28_INTB_S /;"	d
NVIC_PRI28_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI28_INTC_M /;"	d
NVIC_PRI28_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI28_INTC_S /;"	d
NVIC_PRI28_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI28_INTD_M /;"	d
NVIC_PRI28_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI28_INTD_S /;"	d
NVIC_PRI29	inc/hw_nvic.h	/^#define NVIC_PRI29 /;"	d
NVIC_PRI29_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI29_INTA_M /;"	d
NVIC_PRI29_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI29_INTA_S /;"	d
NVIC_PRI29_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI29_INTB_M /;"	d
NVIC_PRI29_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI29_INTB_S /;"	d
NVIC_PRI29_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI29_INTC_M /;"	d
NVIC_PRI29_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI29_INTC_S /;"	d
NVIC_PRI29_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI29_INTD_M /;"	d
NVIC_PRI29_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI29_INTD_S /;"	d
NVIC_PRI2_INT10_M	inc/hw_nvic.h	/^#define NVIC_PRI2_INT10_M /;"	d
NVIC_PRI2_INT10_S	inc/hw_nvic.h	/^#define NVIC_PRI2_INT10_S /;"	d
NVIC_PRI2_INT11_M	inc/hw_nvic.h	/^#define NVIC_PRI2_INT11_M /;"	d
NVIC_PRI2_INT11_S	inc/hw_nvic.h	/^#define NVIC_PRI2_INT11_S /;"	d
NVIC_PRI2_INT8_M	inc/hw_nvic.h	/^#define NVIC_PRI2_INT8_M /;"	d
NVIC_PRI2_INT8_S	inc/hw_nvic.h	/^#define NVIC_PRI2_INT8_S /;"	d
NVIC_PRI2_INT9_M	inc/hw_nvic.h	/^#define NVIC_PRI2_INT9_M /;"	d
NVIC_PRI2_INT9_S	inc/hw_nvic.h	/^#define NVIC_PRI2_INT9_S /;"	d
NVIC_PRI3	inc/hw_nvic.h	/^#define NVIC_PRI3 /;"	d
NVIC_PRI30	inc/hw_nvic.h	/^#define NVIC_PRI30 /;"	d
NVIC_PRI30_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI30_INTA_M /;"	d
NVIC_PRI30_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI30_INTA_S /;"	d
NVIC_PRI30_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI30_INTB_M /;"	d
NVIC_PRI30_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI30_INTB_S /;"	d
NVIC_PRI30_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI30_INTC_M /;"	d
NVIC_PRI30_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI30_INTC_S /;"	d
NVIC_PRI30_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI30_INTD_M /;"	d
NVIC_PRI30_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI30_INTD_S /;"	d
NVIC_PRI31	inc/hw_nvic.h	/^#define NVIC_PRI31 /;"	d
NVIC_PRI31_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI31_INTA_M /;"	d
NVIC_PRI31_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI31_INTA_S /;"	d
NVIC_PRI31_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI31_INTB_M /;"	d
NVIC_PRI31_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI31_INTB_S /;"	d
NVIC_PRI31_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI31_INTC_M /;"	d
NVIC_PRI31_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI31_INTC_S /;"	d
NVIC_PRI31_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI31_INTD_M /;"	d
NVIC_PRI31_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI31_INTD_S /;"	d
NVIC_PRI32	inc/hw_nvic.h	/^#define NVIC_PRI32 /;"	d
NVIC_PRI32_INTA_M	inc/hw_nvic.h	/^#define NVIC_PRI32_INTA_M /;"	d
NVIC_PRI32_INTA_S	inc/hw_nvic.h	/^#define NVIC_PRI32_INTA_S /;"	d
NVIC_PRI32_INTB_M	inc/hw_nvic.h	/^#define NVIC_PRI32_INTB_M /;"	d
NVIC_PRI32_INTB_S	inc/hw_nvic.h	/^#define NVIC_PRI32_INTB_S /;"	d
NVIC_PRI32_INTC_M	inc/hw_nvic.h	/^#define NVIC_PRI32_INTC_M /;"	d
NVIC_PRI32_INTC_S	inc/hw_nvic.h	/^#define NVIC_PRI32_INTC_S /;"	d
NVIC_PRI32_INTD_M	inc/hw_nvic.h	/^#define NVIC_PRI32_INTD_M /;"	d
NVIC_PRI32_INTD_S	inc/hw_nvic.h	/^#define NVIC_PRI32_INTD_S /;"	d
NVIC_PRI33	inc/hw_nvic.h	/^#define NVIC_PRI33 /;"	d
NVIC_PRI34	inc/hw_nvic.h	/^#define NVIC_PRI34 /;"	d
NVIC_PRI35	inc/hw_nvic.h	/^#define NVIC_PRI35 /;"	d
NVIC_PRI36	inc/hw_nvic.h	/^#define NVIC_PRI36 /;"	d
NVIC_PRI37	inc/hw_nvic.h	/^#define NVIC_PRI37 /;"	d
NVIC_PRI38	inc/hw_nvic.h	/^#define NVIC_PRI38 /;"	d
NVIC_PRI39	inc/hw_nvic.h	/^#define NVIC_PRI39 /;"	d
NVIC_PRI3_INT12_M	inc/hw_nvic.h	/^#define NVIC_PRI3_INT12_M /;"	d
NVIC_PRI3_INT12_S	inc/hw_nvic.h	/^#define NVIC_PRI3_INT12_S /;"	d
NVIC_PRI3_INT13_M	inc/hw_nvic.h	/^#define NVIC_PRI3_INT13_M /;"	d
NVIC_PRI3_INT13_S	inc/hw_nvic.h	/^#define NVIC_PRI3_INT13_S /;"	d
NVIC_PRI3_INT14_M	inc/hw_nvic.h	/^#define NVIC_PRI3_INT14_M /;"	d
NVIC_PRI3_INT14_S	inc/hw_nvic.h	/^#define NVIC_PRI3_INT14_S /;"	d
NVIC_PRI3_INT15_M	inc/hw_nvic.h	/^#define NVIC_PRI3_INT15_M /;"	d
NVIC_PRI3_INT15_S	inc/hw_nvic.h	/^#define NVIC_PRI3_INT15_S /;"	d
NVIC_PRI4	inc/hw_nvic.h	/^#define NVIC_PRI4 /;"	d
NVIC_PRI40	inc/hw_nvic.h	/^#define NVIC_PRI40 /;"	d
NVIC_PRI41	inc/hw_nvic.h	/^#define NVIC_PRI41 /;"	d
NVIC_PRI42	inc/hw_nvic.h	/^#define NVIC_PRI42 /;"	d
NVIC_PRI43	inc/hw_nvic.h	/^#define NVIC_PRI43 /;"	d
NVIC_PRI44	inc/hw_nvic.h	/^#define NVIC_PRI44 /;"	d
NVIC_PRI45	inc/hw_nvic.h	/^#define NVIC_PRI45 /;"	d
NVIC_PRI46	inc/hw_nvic.h	/^#define NVIC_PRI46 /;"	d
NVIC_PRI47	inc/hw_nvic.h	/^#define NVIC_PRI47 /;"	d
NVIC_PRI48	inc/hw_nvic.h	/^#define NVIC_PRI48 /;"	d
NVIC_PRI4_INT16_M	inc/hw_nvic.h	/^#define NVIC_PRI4_INT16_M /;"	d
NVIC_PRI4_INT16_S	inc/hw_nvic.h	/^#define NVIC_PRI4_INT16_S /;"	d
NVIC_PRI4_INT17_M	inc/hw_nvic.h	/^#define NVIC_PRI4_INT17_M /;"	d
NVIC_PRI4_INT17_S	inc/hw_nvic.h	/^#define NVIC_PRI4_INT17_S /;"	d
NVIC_PRI4_INT18_M	inc/hw_nvic.h	/^#define NVIC_PRI4_INT18_M /;"	d
NVIC_PRI4_INT18_S	inc/hw_nvic.h	/^#define NVIC_PRI4_INT18_S /;"	d
NVIC_PRI4_INT19_M	inc/hw_nvic.h	/^#define NVIC_PRI4_INT19_M /;"	d
NVIC_PRI4_INT19_S	inc/hw_nvic.h	/^#define NVIC_PRI4_INT19_S /;"	d
NVIC_PRI5	inc/hw_nvic.h	/^#define NVIC_PRI5 /;"	d
NVIC_PRI5_INT20_M	inc/hw_nvic.h	/^#define NVIC_PRI5_INT20_M /;"	d
NVIC_PRI5_INT20_S	inc/hw_nvic.h	/^#define NVIC_PRI5_INT20_S /;"	d
NVIC_PRI5_INT21_M	inc/hw_nvic.h	/^#define NVIC_PRI5_INT21_M /;"	d
NVIC_PRI5_INT21_S	inc/hw_nvic.h	/^#define NVIC_PRI5_INT21_S /;"	d
NVIC_PRI5_INT22_M	inc/hw_nvic.h	/^#define NVIC_PRI5_INT22_M /;"	d
NVIC_PRI5_INT22_S	inc/hw_nvic.h	/^#define NVIC_PRI5_INT22_S /;"	d
NVIC_PRI5_INT23_M	inc/hw_nvic.h	/^#define NVIC_PRI5_INT23_M /;"	d
NVIC_PRI5_INT23_S	inc/hw_nvic.h	/^#define NVIC_PRI5_INT23_S /;"	d
NVIC_PRI6	inc/hw_nvic.h	/^#define NVIC_PRI6 /;"	d
NVIC_PRI6_INT24_M	inc/hw_nvic.h	/^#define NVIC_PRI6_INT24_M /;"	d
NVIC_PRI6_INT24_S	inc/hw_nvic.h	/^#define NVIC_PRI6_INT24_S /;"	d
NVIC_PRI6_INT25_M	inc/hw_nvic.h	/^#define NVIC_PRI6_INT25_M /;"	d
NVIC_PRI6_INT25_S	inc/hw_nvic.h	/^#define NVIC_PRI6_INT25_S /;"	d
NVIC_PRI6_INT26_M	inc/hw_nvic.h	/^#define NVIC_PRI6_INT26_M /;"	d
NVIC_PRI6_INT26_S	inc/hw_nvic.h	/^#define NVIC_PRI6_INT26_S /;"	d
NVIC_PRI6_INT27_M	inc/hw_nvic.h	/^#define NVIC_PRI6_INT27_M /;"	d
NVIC_PRI6_INT27_S	inc/hw_nvic.h	/^#define NVIC_PRI6_INT27_S /;"	d
NVIC_PRI7	inc/hw_nvic.h	/^#define NVIC_PRI7 /;"	d
NVIC_PRI7_INT28_M	inc/hw_nvic.h	/^#define NVIC_PRI7_INT28_M /;"	d
NVIC_PRI7_INT28_S	inc/hw_nvic.h	/^#define NVIC_PRI7_INT28_S /;"	d
NVIC_PRI7_INT29_M	inc/hw_nvic.h	/^#define NVIC_PRI7_INT29_M /;"	d
NVIC_PRI7_INT29_S	inc/hw_nvic.h	/^#define NVIC_PRI7_INT29_S /;"	d
NVIC_PRI7_INT30_M	inc/hw_nvic.h	/^#define NVIC_PRI7_INT30_M /;"	d
NVIC_PRI7_INT30_S	inc/hw_nvic.h	/^#define NVIC_PRI7_INT30_S /;"	d
NVIC_PRI7_INT31_M	inc/hw_nvic.h	/^#define NVIC_PRI7_INT31_M /;"	d
NVIC_PRI7_INT31_S	inc/hw_nvic.h	/^#define NVIC_PRI7_INT31_S /;"	d
NVIC_PRI8	inc/hw_nvic.h	/^#define NVIC_PRI8 /;"	d
NVIC_PRI8_INT32_M	inc/hw_nvic.h	/^#define NVIC_PRI8_INT32_M /;"	d
NVIC_PRI8_INT32_S	inc/hw_nvic.h	/^#define NVIC_PRI8_INT32_S /;"	d
NVIC_PRI8_INT33_M	inc/hw_nvic.h	/^#define NVIC_PRI8_INT33_M /;"	d
NVIC_PRI8_INT33_S	inc/hw_nvic.h	/^#define NVIC_PRI8_INT33_S /;"	d
NVIC_PRI8_INT34_M	inc/hw_nvic.h	/^#define NVIC_PRI8_INT34_M /;"	d
NVIC_PRI8_INT34_S	inc/hw_nvic.h	/^#define NVIC_PRI8_INT34_S /;"	d
NVIC_PRI8_INT35_M	inc/hw_nvic.h	/^#define NVIC_PRI8_INT35_M /;"	d
NVIC_PRI8_INT35_S	inc/hw_nvic.h	/^#define NVIC_PRI8_INT35_S /;"	d
NVIC_PRI9	inc/hw_nvic.h	/^#define NVIC_PRI9 /;"	d
NVIC_PRI9_INT36_M	inc/hw_nvic.h	/^#define NVIC_PRI9_INT36_M /;"	d
NVIC_PRI9_INT36_S	inc/hw_nvic.h	/^#define NVIC_PRI9_INT36_S /;"	d
NVIC_PRI9_INT37_M	inc/hw_nvic.h	/^#define NVIC_PRI9_INT37_M /;"	d
NVIC_PRI9_INT37_S	inc/hw_nvic.h	/^#define NVIC_PRI9_INT37_S /;"	d
NVIC_PRI9_INT38_M	inc/hw_nvic.h	/^#define NVIC_PRI9_INT38_M /;"	d
NVIC_PRI9_INT38_S	inc/hw_nvic.h	/^#define NVIC_PRI9_INT38_S /;"	d
NVIC_PRI9_INT39_M	inc/hw_nvic.h	/^#define NVIC_PRI9_INT39_M /;"	d
NVIC_PRI9_INT39_S	inc/hw_nvic.h	/^#define NVIC_PRI9_INT39_S /;"	d
NVIC_ST_CAL	inc/hw_nvic.h	/^#define NVIC_ST_CAL /;"	d
NVIC_ST_CAL_NOREF	inc/hw_nvic.h	/^#define NVIC_ST_CAL_NOREF /;"	d
NVIC_ST_CAL_ONEMS_M	inc/hw_nvic.h	/^#define NVIC_ST_CAL_ONEMS_M /;"	d
NVIC_ST_CAL_ONEMS_S	inc/hw_nvic.h	/^#define NVIC_ST_CAL_ONEMS_S /;"	d
NVIC_ST_CAL_SKEW	inc/hw_nvic.h	/^#define NVIC_ST_CAL_SKEW /;"	d
NVIC_ST_CTRL	inc/hw_nvic.h	/^#define NVIC_ST_CTRL /;"	d
NVIC_ST_CTRL_CLK_SRC	inc/hw_nvic.h	/^#define NVIC_ST_CTRL_CLK_SRC /;"	d
NVIC_ST_CTRL_COUNT	inc/hw_nvic.h	/^#define NVIC_ST_CTRL_COUNT /;"	d
NVIC_ST_CTRL_ENABLE	inc/hw_nvic.h	/^#define NVIC_ST_CTRL_ENABLE /;"	d
NVIC_ST_CTRL_INTEN	inc/hw_nvic.h	/^#define NVIC_ST_CTRL_INTEN /;"	d
NVIC_ST_CURRENT	inc/hw_nvic.h	/^#define NVIC_ST_CURRENT /;"	d
NVIC_ST_CURRENT_M	inc/hw_nvic.h	/^#define NVIC_ST_CURRENT_M /;"	d
NVIC_ST_CURRENT_S	inc/hw_nvic.h	/^#define NVIC_ST_CURRENT_S /;"	d
NVIC_ST_RELOAD	inc/hw_nvic.h	/^#define NVIC_ST_RELOAD /;"	d
NVIC_ST_RELOAD_M	inc/hw_nvic.h	/^#define NVIC_ST_RELOAD_M /;"	d
NVIC_ST_RELOAD_S	inc/hw_nvic.h	/^#define NVIC_ST_RELOAD_S /;"	d
NVIC_SW_TRIG	inc/hw_nvic.h	/^#define NVIC_SW_TRIG /;"	d
NVIC_SW_TRIG_INTID_M	inc/hw_nvic.h	/^#define NVIC_SW_TRIG_INTID_M /;"	d
NVIC_SW_TRIG_INTID_M	inc/hw_nvic.h	/^#undef NVIC_SW_TRIG_INTID_M$/;"	d
NVIC_SW_TRIG_INTID_S	inc/hw_nvic.h	/^#define NVIC_SW_TRIG_INTID_S /;"	d
NVIC_SYS_CTRL	inc/hw_nvic.h	/^#define NVIC_SYS_CTRL /;"	d
NVIC_SYS_CTRL_SEVONPEND	inc/hw_nvic.h	/^#define NVIC_SYS_CTRL_SEVONPEND /;"	d
NVIC_SYS_CTRL_SLEEPDEEP	inc/hw_nvic.h	/^#define NVIC_SYS_CTRL_SLEEPDEEP /;"	d
NVIC_SYS_CTRL_SLEEPEXIT	inc/hw_nvic.h	/^#define NVIC_SYS_CTRL_SLEEPEXIT /;"	d
NVIC_SYS_HND_CTRL	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL /;"	d
NVIC_SYS_HND_CTRL_BUS	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_BUS /;"	d
NVIC_SYS_HND_CTRL_BUSA	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_BUSA /;"	d
NVIC_SYS_HND_CTRL_BUSP	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_BUSP /;"	d
NVIC_SYS_HND_CTRL_MEM	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_MEM /;"	d
NVIC_SYS_HND_CTRL_MEMA	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_MEMA /;"	d
NVIC_SYS_HND_CTRL_MEMP	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_MEMP /;"	d
NVIC_SYS_HND_CTRL_MON	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_MON /;"	d
NVIC_SYS_HND_CTRL_PNDSV	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_PNDSV /;"	d
NVIC_SYS_HND_CTRL_SVC	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_SVC /;"	d
NVIC_SYS_HND_CTRL_SVCA	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_SVCA /;"	d
NVIC_SYS_HND_CTRL_TICK	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_TICK /;"	d
NVIC_SYS_HND_CTRL_USAGE	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_USAGE /;"	d
NVIC_SYS_HND_CTRL_USAGEP	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_USAGEP /;"	d
NVIC_SYS_HND_CTRL_USGA	inc/hw_nvic.h	/^#define NVIC_SYS_HND_CTRL_USGA /;"	d
NVIC_SYS_PRI1	inc/hw_nvic.h	/^#define NVIC_SYS_PRI1 /;"	d
NVIC_SYS_PRI1_BUS_M	inc/hw_nvic.h	/^#define NVIC_SYS_PRI1_BUS_M /;"	d
NVIC_SYS_PRI1_BUS_S	inc/hw_nvic.h	/^#define NVIC_SYS_PRI1_BUS_S /;"	d
NVIC_SYS_PRI1_MEM_M	inc/hw_nvic.h	/^#define NVIC_SYS_PRI1_MEM_M /;"	d
NVIC_SYS_PRI1_MEM_S	inc/hw_nvic.h	/^#define NVIC_SYS_PRI1_MEM_S /;"	d
NVIC_SYS_PRI1_USAGE_M	inc/hw_nvic.h	/^#define NVIC_SYS_PRI1_USAGE_M /;"	d
NVIC_SYS_PRI1_USAGE_S	inc/hw_nvic.h	/^#define NVIC_SYS_PRI1_USAGE_S /;"	d
NVIC_SYS_PRI2	inc/hw_nvic.h	/^#define NVIC_SYS_PRI2 /;"	d
NVIC_SYS_PRI2_SVC_M	inc/hw_nvic.h	/^#define NVIC_SYS_PRI2_SVC_M /;"	d
NVIC_SYS_PRI2_SVC_S	inc/hw_nvic.h	/^#define NVIC_SYS_PRI2_SVC_S /;"	d
NVIC_SYS_PRI3	inc/hw_nvic.h	/^#define NVIC_SYS_PRI3 /;"	d
NVIC_SYS_PRI3_DEBUG_M	inc/hw_nvic.h	/^#define NVIC_SYS_PRI3_DEBUG_M /;"	d
NVIC_SYS_PRI3_DEBUG_S	inc/hw_nvic.h	/^#define NVIC_SYS_PRI3_DEBUG_S /;"	d
NVIC_SYS_PRI3_PENDSV_M	inc/hw_nvic.h	/^#define NVIC_SYS_PRI3_PENDSV_M /;"	d
NVIC_SYS_PRI3_PENDSV_S	inc/hw_nvic.h	/^#define NVIC_SYS_PRI3_PENDSV_S /;"	d
NVIC_SYS_PRI3_TICK_M	inc/hw_nvic.h	/^#define NVIC_SYS_PRI3_TICK_M /;"	d
NVIC_SYS_PRI3_TICK_S	inc/hw_nvic.h	/^#define NVIC_SYS_PRI3_TICK_S /;"	d
NVIC_UNPEND0	inc/hw_nvic.h	/^#define NVIC_UNPEND0 /;"	d
NVIC_UNPEND0_INT0	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT0 /;"	d
NVIC_UNPEND0_INT1	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT1 /;"	d
NVIC_UNPEND0_INT10	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT10 /;"	d
NVIC_UNPEND0_INT11	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT11 /;"	d
NVIC_UNPEND0_INT12	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT12 /;"	d
NVIC_UNPEND0_INT13	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT13 /;"	d
NVIC_UNPEND0_INT14	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT14 /;"	d
NVIC_UNPEND0_INT15	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT15 /;"	d
NVIC_UNPEND0_INT16	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT16 /;"	d
NVIC_UNPEND0_INT17	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT17 /;"	d
NVIC_UNPEND0_INT18	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT18 /;"	d
NVIC_UNPEND0_INT19	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT19 /;"	d
NVIC_UNPEND0_INT2	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT2 /;"	d
NVIC_UNPEND0_INT20	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT20 /;"	d
NVIC_UNPEND0_INT21	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT21 /;"	d
NVIC_UNPEND0_INT22	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT22 /;"	d
NVIC_UNPEND0_INT23	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT23 /;"	d
NVIC_UNPEND0_INT24	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT24 /;"	d
NVIC_UNPEND0_INT25	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT25 /;"	d
NVIC_UNPEND0_INT26	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT26 /;"	d
NVIC_UNPEND0_INT27	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT27 /;"	d
NVIC_UNPEND0_INT28	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT28 /;"	d
NVIC_UNPEND0_INT29	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT29 /;"	d
NVIC_UNPEND0_INT3	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT3 /;"	d
NVIC_UNPEND0_INT30	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT30 /;"	d
NVIC_UNPEND0_INT31	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT31 /;"	d
NVIC_UNPEND0_INT4	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT4 /;"	d
NVIC_UNPEND0_INT5	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT5 /;"	d
NVIC_UNPEND0_INT6	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT6 /;"	d
NVIC_UNPEND0_INT7	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT7 /;"	d
NVIC_UNPEND0_INT8	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT8 /;"	d
NVIC_UNPEND0_INT9	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT9 /;"	d
NVIC_UNPEND0_INT_M	inc/hw_nvic.h	/^#define NVIC_UNPEND0_INT_M /;"	d
NVIC_UNPEND1	inc/hw_nvic.h	/^#define NVIC_UNPEND1 /;"	d
NVIC_UNPEND1_INT32	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT32 /;"	d
NVIC_UNPEND1_INT33	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT33 /;"	d
NVIC_UNPEND1_INT34	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT34 /;"	d
NVIC_UNPEND1_INT35	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT35 /;"	d
NVIC_UNPEND1_INT36	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT36 /;"	d
NVIC_UNPEND1_INT37	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT37 /;"	d
NVIC_UNPEND1_INT38	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT38 /;"	d
NVIC_UNPEND1_INT39	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT39 /;"	d
NVIC_UNPEND1_INT40	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT40 /;"	d
NVIC_UNPEND1_INT41	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT41 /;"	d
NVIC_UNPEND1_INT42	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT42 /;"	d
NVIC_UNPEND1_INT43	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT43 /;"	d
NVIC_UNPEND1_INT44	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT44 /;"	d
NVIC_UNPEND1_INT45	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT45 /;"	d
NVIC_UNPEND1_INT46	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT46 /;"	d
NVIC_UNPEND1_INT47	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT47 /;"	d
NVIC_UNPEND1_INT48	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT48 /;"	d
NVIC_UNPEND1_INT49	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT49 /;"	d
NVIC_UNPEND1_INT50	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT50 /;"	d
NVIC_UNPEND1_INT51	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT51 /;"	d
NVIC_UNPEND1_INT52	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT52 /;"	d
NVIC_UNPEND1_INT53	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT53 /;"	d
NVIC_UNPEND1_INT54	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT54 /;"	d
NVIC_UNPEND1_INT55	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT55 /;"	d
NVIC_UNPEND1_INT_M	inc/hw_nvic.h	/^#define NVIC_UNPEND1_INT_M /;"	d
NVIC_UNPEND1_INT_M	inc/hw_nvic.h	/^#undef NVIC_UNPEND1_INT_M$/;"	d
NVIC_UNPEND2	inc/hw_nvic.h	/^#define NVIC_UNPEND2 /;"	d
NVIC_UNPEND2_INT_M	inc/hw_nvic.h	/^#define NVIC_UNPEND2_INT_M /;"	d
NVIC_UNPEND3	inc/hw_nvic.h	/^#define NVIC_UNPEND3 /;"	d
NVIC_UNPEND3_INT_M	inc/hw_nvic.h	/^#define NVIC_UNPEND3_INT_M /;"	d
NVIC_UNPEND4	inc/hw_nvic.h	/^#define NVIC_UNPEND4 /;"	d
NVIC_UNPEND4_INT_M	inc/hw_nvic.h	/^#define NVIC_UNPEND4_INT_M /;"	d
NVIC_UNPEND5	inc/hw_nvic.h	/^#define NVIC_UNPEND5 /;"	d
NVIC_VTABLE	inc/hw_nvic.h	/^#define NVIC_VTABLE /;"	d
NVIC_VTABLE_BASE	inc/hw_nvic.h	/^#define NVIC_VTABLE_BASE /;"	d
NVIC_VTABLE_OFFSET_M	inc/hw_nvic.h	/^#define NVIC_VTABLE_OFFSET_M /;"	d
NVIC_VTABLE_OFFSET_M	inc/hw_nvic.h	/^#undef NVIC_VTABLE_OFFSET_M$/;"	d
NVIC_VTABLE_OFFSET_S	inc/hw_nvic.h	/^#define NVIC_VTABLE_OFFSET_S /;"	d
NVIC_VTABLE_OFFSET_S	inc/hw_nvic.h	/^#undef NVIC_VTABLE_OFFSET_S$/;"	d
NmiSR	startup_gcc.c	/^NmiSR(void)$/;"	f	file:
OCP_SHARED_ALT_PC_VAL_APPS_MEM_ALT_PC_VAL_APPS_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_ALT_PC_VAL_APPS_MEM_ALT_PC_VAL_APPS_M /;"	d
OCP_SHARED_ALT_PC_VAL_APPS_MEM_ALT_PC_VAL_APPS_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_ALT_PC_VAL_APPS_MEM_ALT_PC_VAL_APPS_S /;"	d
OCP_SHARED_ALT_PC_VAL_NW_MEM_ALT_PC_VAL_NW_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_ALT_PC_VAL_NW_MEM_ALT_PC_VAL_NW_M /;"	d
OCP_SHARED_ALT_PC_VAL_NW_MEM_ALT_PC_VAL_NW_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_ALT_PC_VAL_NW_MEM_ALT_PC_VAL_NW_S /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_halt_proc	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_halt_proc /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_spare_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_spare_M /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_spare_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_spare_S /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_exec	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_exec /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_id_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_id_M /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_id_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_id_S /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_mode	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_mode /;"	d
OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_status	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_ORBIT_mem_orbit_test_status /;"	d
OCP_SHARED_APPS_WLAN_SCRATCH_PAD_MEM_APPS_WLAN_SCRATCH_PAD_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_SCRATCH_PAD_MEM_APPS_WLAN_SCRATCH_PAD_M /;"	d
OCP_SHARED_APPS_WLAN_SCRATCH_PAD_MEM_APPS_WLAN_SCRATCH_PAD_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_APPS_WLAN_SCRATCH_PAD_MEM_APPS_WLAN_SCRATCH_PAD_S /;"	d
OCP_SHARED_AUTONMS_SPICLK_SEL_MEM_AUTONMS_SPICLK_SEL	inc/hw_ocp_shared.h	/^#define OCP_SHARED_AUTONMS_SPICLK_SEL_MEM_AUTONMS_SPICLK_SEL /;"	d
OCP_SHARED_AUTONMS_SPICLK_SEL_MEM_AUTONOMOUS_BYPASS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_AUTONMS_SPICLK_SEL_MEM_AUTONOMOUS_BYPASS /;"	d
OCP_SHARED_BASE	inc/hw_memmap.h	/^#define OCP_SHARED_BASE /;"	d
OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_ALT_PC_EN_APPS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_ALT_PC_EN_APPS /;"	d
OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_ALT_PC_EN_NW	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_ALT_PC_EN_NW /;"	d
OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_EXTEND_NW_ROM	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_EXTEND_NW_ROM /;"	d
OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_IC_TO_EN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_IC_TO_EN /;"	d
OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_WLAN_HOST_INTF_SEL	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_CONFIG_CTRL_MEM_WLAN_HOST_INTF_SEL /;"	d
OCP_SHARED_CC3XX_DEBUGMUX_SEL_MEM_CC3XX_DEBUGMUX_SEL_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGMUX_SEL_MEM_CC3XX_DEBUGMUX_SEL_M /;"	d
OCP_SHARED_CC3XX_DEBUGMUX_SEL_MEM_CC3XX_DEBUGMUX_SEL_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGMUX_SEL_MEM_CC3XX_DEBUGMUX_SEL_S /;"	d
OCP_SHARED_CC3XX_DEBUGSS_STATUS_APPS_MCU_JTAGNSW	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGSS_STATUS_APPS_MCU_JTAGNSW /;"	d
OCP_SHARED_CC3XX_DEBUGSS_STATUS_APPS_TAP_ENABLE_STATUS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGSS_STATUS_APPS_TAP_ENABLE_STATUS /;"	d
OCP_SHARED_CC3XX_DEBUGSS_STATUS_CJTAG_BYPASS_STATUS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGSS_STATUS_CJTAG_BYPASS_STATUS /;"	d
OCP_SHARED_CC3XX_DEBUGSS_STATUS_SSBD_UNLOCK	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGSS_STATUS_SSBD_UNLOCK /;"	d
OCP_SHARED_CC3XX_DEBUGSS_STATUS_SW_INTERFACE_SEL_STATUS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGSS_STATUS_SW_INTERFACE_SEL_STATUS /;"	d
OCP_SHARED_CC3XX_DEBUGSS_STATUS_TAPS_ENABLE_STATUS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEBUGSS_STATUS_TAPS_ENABLE_STATUS /;"	d
OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_M /;"	d
OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_S /;"	d
OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_reserved_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_reserved_M /;"	d
OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_reserved_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEVICE_TYPE_DEVICE_TYPE_reserved_S /;"	d
OCP_SHARED_CC3XX_DEV_PACKAGE_DETECT_DEV_PKG_DETECT	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEV_PACKAGE_DETECT_DEV_PKG_DETECT /;"	d
OCP_SHARED_CC3XX_DEV_PADCONF_MEM_CC3XX_DEV_PADCONF_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEV_PADCONF_MEM_CC3XX_DEV_PADCONF_M /;"	d
OCP_SHARED_CC3XX_DEV_PADCONF_MEM_CC3XX_DEV_PADCONF_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_DEV_PADCONF_MEM_CC3XX_DEV_PADCONF_S /;"	d
OCP_SHARED_CC3XX_SHARED_MEM_SEL_LSB_MEM_SHARED_MEM_SEL_LSB_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_SHARED_MEM_SEL_LSB_MEM_SHARED_MEM_SEL_LSB_M /;"	d
OCP_SHARED_CC3XX_SHARED_MEM_SEL_LSB_MEM_SHARED_MEM_SEL_LSB_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_SHARED_MEM_SEL_LSB_MEM_SHARED_MEM_SEL_LSB_S /;"	d
OCP_SHARED_CC3XX_SHARED_MEM_SEL_MSB_MEM_SHARED_MEM_SEL_MSB_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_SHARED_MEM_SEL_MSB_MEM_SHARED_MEM_SEL_MSB_M /;"	d
OCP_SHARED_CC3XX_SHARED_MEM_SEL_MSB_MEM_SHARED_MEM_SEL_MSB_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_CC3XX_SHARED_MEM_SEL_MSB_MEM_SHARED_MEM_SEL_MSB_S /;"	d
OCP_SHARED_D2D_DEV_PAD_CMN_CONFIG_MEM_DEV_PAD_CMN_CONF_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_DEV_PAD_CMN_CONFIG_MEM_DEV_PAD_CMN_CONF_M /;"	d
OCP_SHARED_D2D_DEV_PAD_CMN_CONFIG_MEM_DEV_PAD_CMN_CONF_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_DEV_PAD_CMN_CONFIG_MEM_DEV_PAD_CMN_CONF_S /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_HCLK	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_HCLK /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_JTAG_TCK	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_JTAG_TCK /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_JTAG_TDI	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_JTAG_TDI /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_JTAG_TMS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_JTAG_TMS /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_PIOSC	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_PIOSC /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_POR_RESET_N	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_POR_RESET_N /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_RESET_N	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_RESET_N /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_SPARE_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_SPARE_M /;"	d
OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_SPARE_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_MISC_PAD_CONF_MEM_D2D_SPARE_S /;"	d
OCP_SHARED_D2D_TOSTACK_PAD_CONF_MEM_D2D_TOSTACK_PAD_CONF_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_TOSTACK_PAD_CONF_MEM_D2D_TOSTACK_PAD_CONF_M /;"	d
OCP_SHARED_D2D_TOSTACK_PAD_CONF_MEM_D2D_TOSTACK_PAD_CONF_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_D2D_TOSTACK_PAD_CONF_MEM_D2D_TOSTACK_PAD_CONF_S /;"	d
OCP_SHARED_DEVINIT_ROM_END_ADDR_MEM_DEVINIT_ROM_END_ADDR_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_DEVINIT_ROM_END_ADDR_MEM_DEVINIT_ROM_END_ADDR_M /;"	d
OCP_SHARED_DEVINIT_ROM_END_ADDR_MEM_DEVINIT_ROM_END_ADDR_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_DEVINIT_ROM_END_ADDR_MEM_DEVINIT_ROM_END_ADDR_S /;"	d
OCP_SHARED_DEVINIT_ROM_START_ADDR_MEM_DEVINIT_ROM_START_ADDR_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_DEVINIT_ROM_START_ADDR_MEM_DEVINIT_ROM_START_ADDR_M /;"	d
OCP_SHARED_DEVINIT_ROM_START_ADDR_MEM_DEVINIT_ROM_START_ADDR_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_DEVINIT_ROM_START_ADDR_MEM_DEVINIT_ROM_START_ADDR_S /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_D2D_ISO_A_EN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_D2D_ISO_A_EN /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_D2D_ISO_Y_EN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_D2D_ISO_Y_EN /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_HYSTEN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_HYSTEN /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_HYSTVAL_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_HYSTVAL_M /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_HYSTVAL_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_HYSTVAL_S /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_IBIASEN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_IBIASEN /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_IDIEN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_IDIEN /;"	d
OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_JTAG_IDIEN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CMN_CONFIG_MEM_PAD_JTAG_IDIEN /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_0_MEM_GPIO_PAD_CONFIG_0_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_0_MEM_GPIO_PAD_CONFIG_0_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_0_MEM_GPIO_PAD_CONFIG_0_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_0_MEM_GPIO_PAD_CONFIG_0_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_10_MEM_GPIO_PAD_CONFIG_10_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_10_MEM_GPIO_PAD_CONFIG_10_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_10_MEM_GPIO_PAD_CONFIG_10_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_10_MEM_GPIO_PAD_CONFIG_10_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_11_MEM_GPIO_PAD_CONFIG_11_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_11_MEM_GPIO_PAD_CONFIG_11_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_11_MEM_GPIO_PAD_CONFIG_11_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_11_MEM_GPIO_PAD_CONFIG_11_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_12_MEM_GPIO_PAD_CONFIG_12_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_12_MEM_GPIO_PAD_CONFIG_12_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_12_MEM_GPIO_PAD_CONFIG_12_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_12_MEM_GPIO_PAD_CONFIG_12_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_13_MEM_GPIO_PAD_CONFIG_13_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_13_MEM_GPIO_PAD_CONFIG_13_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_13_MEM_GPIO_PAD_CONFIG_13_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_13_MEM_GPIO_PAD_CONFIG_13_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_14_MEM_GPIO_PAD_CONFIG_14_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_14_MEM_GPIO_PAD_CONFIG_14_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_14_MEM_GPIO_PAD_CONFIG_14_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_14_MEM_GPIO_PAD_CONFIG_14_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_15_MEM_GPIO_PAD_CONFIG_15_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_15_MEM_GPIO_PAD_CONFIG_15_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_15_MEM_GPIO_PAD_CONFIG_15_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_15_MEM_GPIO_PAD_CONFIG_15_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_16_MEM_GPIO_PAD_CONFIG_16_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_16_MEM_GPIO_PAD_CONFIG_16_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_16_MEM_GPIO_PAD_CONFIG_16_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_16_MEM_GPIO_PAD_CONFIG_16_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_17_MEM_GPIO_PAD_CONFIG_17_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_17_MEM_GPIO_PAD_CONFIG_17_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_17_MEM_GPIO_PAD_CONFIG_17_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_17_MEM_GPIO_PAD_CONFIG_17_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_18_MEM_GPIO_PAD_CONFIG_18_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_18_MEM_GPIO_PAD_CONFIG_18_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_18_MEM_GPIO_PAD_CONFIG_18_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_18_MEM_GPIO_PAD_CONFIG_18_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_19_MEM_GPIO_PAD_CONFIG_19_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_19_MEM_GPIO_PAD_CONFIG_19_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_19_MEM_GPIO_PAD_CONFIG_19_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_19_MEM_GPIO_PAD_CONFIG_19_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_1_MEM_GPIO_PAD_CONFIG_1_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_1_MEM_GPIO_PAD_CONFIG_1_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_1_MEM_GPIO_PAD_CONFIG_1_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_1_MEM_GPIO_PAD_CONFIG_1_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_20_MEM_GPIO_PAD_CONFIG_20_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_20_MEM_GPIO_PAD_CONFIG_20_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_20_MEM_GPIO_PAD_CONFIG_20_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_20_MEM_GPIO_PAD_CONFIG_20_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_21_MEM_GPIO_PAD_CONFIG_21_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_21_MEM_GPIO_PAD_CONFIG_21_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_21_MEM_GPIO_PAD_CONFIG_21_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_21_MEM_GPIO_PAD_CONFIG_21_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_22_MEM_GPIO_PAD_CONFIG_22_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_22_MEM_GPIO_PAD_CONFIG_22_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_22_MEM_GPIO_PAD_CONFIG_22_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_22_MEM_GPIO_PAD_CONFIG_22_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_23_MEM_GPIO_PAD_CONFIG_23_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_23_MEM_GPIO_PAD_CONFIG_23_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_23_MEM_GPIO_PAD_CONFIG_23_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_23_MEM_GPIO_PAD_CONFIG_23_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_24_MEM_GPIO_PAD_CONFIG_24_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_24_MEM_GPIO_PAD_CONFIG_24_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_24_MEM_GPIO_PAD_CONFIG_24_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_24_MEM_GPIO_PAD_CONFIG_24_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_25_MEM_GPIO_PAD_CONFIG_25_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_25_MEM_GPIO_PAD_CONFIG_25_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_25_MEM_GPIO_PAD_CONFIG_25_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_25_MEM_GPIO_PAD_CONFIG_25_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_26_MEM_GPIO_PAD_CONFIG_26_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_26_MEM_GPIO_PAD_CONFIG_26_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_26_MEM_GPIO_PAD_CONFIG_26_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_26_MEM_GPIO_PAD_CONFIG_26_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_27_MEM_GPIO_PAD_CONFIG_27_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_27_MEM_GPIO_PAD_CONFIG_27_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_27_MEM_GPIO_PAD_CONFIG_27_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_27_MEM_GPIO_PAD_CONFIG_27_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_28_MEM_GPIO_PAD_CONFIG_28_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_28_MEM_GPIO_PAD_CONFIG_28_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_28_MEM_GPIO_PAD_CONFIG_28_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_28_MEM_GPIO_PAD_CONFIG_28_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_29_MEM_GPIO_PAD_CONFIG_29_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_29_MEM_GPIO_PAD_CONFIG_29_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_29_MEM_GPIO_PAD_CONFIG_29_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_29_MEM_GPIO_PAD_CONFIG_29_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_2_MEM_GPIO_PAD_CONFIG_2_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_2_MEM_GPIO_PAD_CONFIG_2_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_2_MEM_GPIO_PAD_CONFIG_2_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_2_MEM_GPIO_PAD_CONFIG_2_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_30_MEM_GPIO_PAD_CONFIG_30_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_30_MEM_GPIO_PAD_CONFIG_30_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_30_MEM_GPIO_PAD_CONFIG_30_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_30_MEM_GPIO_PAD_CONFIG_30_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_31_MEM_GPIO_PAD_CONFIG_31_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_31_MEM_GPIO_PAD_CONFIG_31_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_31_MEM_GPIO_PAD_CONFIG_31_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_31_MEM_GPIO_PAD_CONFIG_31_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_32_MEM_GPIO_PAD_CONFIG_32_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_32_MEM_GPIO_PAD_CONFIG_32_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_32_MEM_GPIO_PAD_CONFIG_32_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_32_MEM_GPIO_PAD_CONFIG_32_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_33_MEM_GPIO_PAD_CONFIG_33_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_33_MEM_GPIO_PAD_CONFIG_33_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_33_MEM_GPIO_PAD_CONFIG_33_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_33_MEM_GPIO_PAD_CONFIG_33_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_34_MEM_GPIO_PAD_CONFIG_34_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_34_MEM_GPIO_PAD_CONFIG_34_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_34_MEM_GPIO_PAD_CONFIG_34_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_34_MEM_GPIO_PAD_CONFIG_34_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_35_MEM_GPIO_PAD_CONFIG_35_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_35_MEM_GPIO_PAD_CONFIG_35_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_35_MEM_GPIO_PAD_CONFIG_35_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_35_MEM_GPIO_PAD_CONFIG_35_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_36_MEM_GPIO_PAD_CONFIG_36_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_36_MEM_GPIO_PAD_CONFIG_36_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_36_MEM_GPIO_PAD_CONFIG_36_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_36_MEM_GPIO_PAD_CONFIG_36_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_37_MEM_GPIO_PAD_CONFIG_37_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_37_MEM_GPIO_PAD_CONFIG_37_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_37_MEM_GPIO_PAD_CONFIG_37_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_37_MEM_GPIO_PAD_CONFIG_37_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_38_MEM_GPIO_PAD_CONFIG_38_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_38_MEM_GPIO_PAD_CONFIG_38_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_38_MEM_GPIO_PAD_CONFIG_38_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_38_MEM_GPIO_PAD_CONFIG_38_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_39_MEM_GPIO_PAD_CONFIG_39_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_39_MEM_GPIO_PAD_CONFIG_39_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_39_MEM_GPIO_PAD_CONFIG_39_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_39_MEM_GPIO_PAD_CONFIG_39_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_3_MEM_GPIO_PAD_CONFIG_3_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_3_MEM_GPIO_PAD_CONFIG_3_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_3_MEM_GPIO_PAD_CONFIG_3_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_3_MEM_GPIO_PAD_CONFIG_3_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_40_MEM_GPIO_PAD_CONFIG_40_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_40_MEM_GPIO_PAD_CONFIG_40_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_40_MEM_GPIO_PAD_CONFIG_40_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_40_MEM_GPIO_PAD_CONFIG_40_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_4_MEM_GPIO_PAD_CONFIG_4_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_4_MEM_GPIO_PAD_CONFIG_4_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_4_MEM_GPIO_PAD_CONFIG_4_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_4_MEM_GPIO_PAD_CONFIG_4_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_5_MEM_GPIO_PAD_CONFIG_5_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_5_MEM_GPIO_PAD_CONFIG_5_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_5_MEM_GPIO_PAD_CONFIG_5_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_5_MEM_GPIO_PAD_CONFIG_5_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_6_MEM_GPIO_PAD_CONFIG_6_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_6_MEM_GPIO_PAD_CONFIG_6_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_6_MEM_GPIO_PAD_CONFIG_6_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_6_MEM_GPIO_PAD_CONFIG_6_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_7_MEM_GPIO_PAD_CONFIG_7_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_7_MEM_GPIO_PAD_CONFIG_7_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_7_MEM_GPIO_PAD_CONFIG_7_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_7_MEM_GPIO_PAD_CONFIG_7_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_8_MEM_GPIO_PAD_CONFIG_8_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_8_MEM_GPIO_PAD_CONFIG_8_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_8_MEM_GPIO_PAD_CONFIG_8_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_8_MEM_GPIO_PAD_CONFIG_8_S /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_9_MEM_GPIO_PAD_CONFIG_9_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_9_MEM_GPIO_PAD_CONFIG_9_M /;"	d
OCP_SHARED_GPIO_PAD_CONFIG_9_MEM_GPIO_PAD_CONFIG_9_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_GPIO_PAD_CONFIG_9_MEM_GPIO_PAD_CONFIG_9_S /;"	d
OCP_SHARED_IC_LOCKER_ID_MEM_IC_LOCKER_ID_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_IC_LOCKER_ID_MEM_IC_LOCKER_ID_M /;"	d
OCP_SHARED_IC_LOCKER_ID_MEM_IC_LOCKER_ID_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_IC_LOCKER_ID_MEM_IC_LOCKER_ID_S /;"	d
OCP_SHARED_IDMEM_TIM_UPDATE_MEM_IDMEM_TIM_UPDATE_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_IDMEM_TIM_UPDATE_MEM_IDMEM_TIM_UPDATE_M /;"	d
OCP_SHARED_IDMEM_TIM_UPDATE_MEM_IDMEM_TIM_UPDATE_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_IDMEM_TIM_UPDATE_MEM_IDMEM_TIM_UPDATE_S /;"	d
OCP_SHARED_MCU_SEMAPHORE_PEND_MEM_MCU_SEMAPHORE_PEND_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_MCU_SEMAPHORE_PEND_MEM_MCU_SEMAPHORE_PEND_M /;"	d
OCP_SHARED_MCU_SEMAPHORE_PEND_MEM_MCU_SEMAPHORE_PEND_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_MCU_SEMAPHORE_PEND_MEM_MCU_SEMAPHORE_PEND_S /;"	d
OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE1_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE1_M /;"	d
OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE1_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE1_S /;"	d
OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE_M /;"	d
OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_MEM_TOPMUXCTRL_IFORCE_MEM_TOPMUXCTRL_IFORCE_S /;"	d
OCP_SHARED_O_ALT_PC_VAL_APPS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_ALT_PC_VAL_APPS /;"	d
OCP_SHARED_O_ALT_PC_VAL_NW	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_ALT_PC_VAL_NW /;"	d
OCP_SHARED_O_APPS_WLAN_ORBIT	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_APPS_WLAN_ORBIT /;"	d
OCP_SHARED_O_APPS_WLAN_SCRATCH_PAD	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_APPS_WLAN_SCRATCH_PAD /;"	d
OCP_SHARED_O_AUTONMS_SPICLK_SEL	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_AUTONMS_SPICLK_SEL /;"	d
OCP_SHARED_O_CC3XX_CONFIG_CTRL	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_CONFIG_CTRL /;"	d
OCP_SHARED_O_CC3XX_DEBUGMUX_SEL	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_DEBUGMUX_SEL /;"	d
OCP_SHARED_O_CC3XX_DEBUGSS_STATUS	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_DEBUGSS_STATUS /;"	d
OCP_SHARED_O_CC3XX_DEVICE_TYPE	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_DEVICE_TYPE /;"	d
OCP_SHARED_O_CC3XX_DEV_PACKAGE_DETECT	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_DEV_PACKAGE_DETECT /;"	d
OCP_SHARED_O_CC3XX_DEV_PADCONF	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_DEV_PADCONF /;"	d
OCP_SHARED_O_CC3XX_SHARED_MEM_SEL_LSB	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_SHARED_MEM_SEL_LSB /;"	d
OCP_SHARED_O_CC3XX_SHARED_MEM_SEL_MSB	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_CC3XX_SHARED_MEM_SEL_MSB /;"	d
OCP_SHARED_O_D2D_DEV_PAD_CMN_CONFIG	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_D2D_DEV_PAD_CMN_CONFIG /;"	d
OCP_SHARED_O_D2D_MISC_PAD_CONF	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_D2D_MISC_PAD_CONF /;"	d
OCP_SHARED_O_D2D_TOSTACK_PAD_CONF	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_D2D_TOSTACK_PAD_CONF /;"	d
OCP_SHARED_O_DEVINIT_ROM_END_ADDR	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_DEVINIT_ROM_END_ADDR /;"	d
OCP_SHARED_O_DEVINIT_ROM_START_ADDR	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_DEVINIT_ROM_START_ADDR /;"	d
OCP_SHARED_O_GPIO_PAD_CMN_CONFIG	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CMN_CONFIG /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_0	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_0 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_1	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_1 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_10	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_10 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_11	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_11 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_12	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_12 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_13	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_13 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_14	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_14 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_15	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_15 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_16	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_16 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_17	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_17 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_18	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_18 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_19	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_19 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_2	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_2 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_20	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_20 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_21	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_21 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_22	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_22 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_23	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_23 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_24	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_24 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_25	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_25 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_26	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_26 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_27	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_27 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_28	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_28 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_29	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_29 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_3	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_3 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_30	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_30 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_31	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_31 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_32	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_32 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_33	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_33 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_34	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_34 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_35	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_35 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_36	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_36 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_37	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_37 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_38	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_38 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_39	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_39 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_4	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_4 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_40	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_40 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_5	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_5 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_6	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_6 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_7	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_7 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_8	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_8 /;"	d
OCP_SHARED_O_GPIO_PAD_CONFIG_9	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_GPIO_PAD_CONFIG_9 /;"	d
OCP_SHARED_O_IC_LOCKER_ID	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_IC_LOCKER_ID /;"	d
OCP_SHARED_O_MCU_SEMAPHORE_PEND	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_MCU_SEMAPHORE_PEND /;"	d
OCP_SHARED_O_MEM_TOPMUXCTRL_IFORCE	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_MEM_TOPMUXCTRL_IFORCE /;"	d
OCP_SHARED_O_PLATFORM_DETECTION_RD_ONLY	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_PLATFORM_DETECTION_RD_ONLY /;"	d
OCP_SHARED_O_SEMAPHORE1	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE1 /;"	d
OCP_SHARED_O_SEMAPHORE10	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE10 /;"	d
OCP_SHARED_O_SEMAPHORE11	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE11 /;"	d
OCP_SHARED_O_SEMAPHORE12	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE12 /;"	d
OCP_SHARED_O_SEMAPHORE2	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE2 /;"	d
OCP_SHARED_O_SEMAPHORE3	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE3 /;"	d
OCP_SHARED_O_SEMAPHORE4	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE4 /;"	d
OCP_SHARED_O_SEMAPHORE5	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE5 /;"	d
OCP_SHARED_O_SEMAPHORE6	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE6 /;"	d
OCP_SHARED_O_SEMAPHORE7	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE7 /;"	d
OCP_SHARED_O_SEMAPHORE8	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE8 /;"	d
OCP_SHARED_O_SEMAPHORE9	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORE9 /;"	d
OCP_SHARED_O_SEMAPHORES_STATUS_RD_ONLY	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SEMAPHORES_STATUS_RD_ONLY /;"	d
OCP_SHARED_O_SH_SPI_CS_MASK	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SH_SPI_CS_MASK /;"	d
OCP_SHARED_O_SOP_CONF_OVERRIDE	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SOP_CONF_OVERRIDE /;"	d
OCP_SHARED_O_SPARE_REG_0	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_0 /;"	d
OCP_SHARED_O_SPARE_REG_1	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_1 /;"	d
OCP_SHARED_O_SPARE_REG_2	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_2 /;"	d
OCP_SHARED_O_SPARE_REG_3	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_3 /;"	d
OCP_SHARED_O_SPARE_REG_4	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_4 /;"	d
OCP_SHARED_O_SPARE_REG_5	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_5 /;"	d
OCP_SHARED_O_SPARE_REG_6	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_6 /;"	d
OCP_SHARED_O_SPARE_REG_7	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_7 /;"	d
OCP_SHARED_O_SPARE_REG_8	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SPARE_REG_8 /;"	d
OCP_SHARED_O_SSBD_CHK	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SSBD_CHK /;"	d
OCP_SHARED_O_SSBD_POLY_SEL	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SSBD_POLY_SEL /;"	d
OCP_SHARED_O_SSBD_SEED	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_SSBD_SEED /;"	d
OCP_SHARED_O_WLAN_ELP_WAKE_EN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_WLAN_ELP_WAKE_EN /;"	d
OCP_SHARED_O_WL_SEMAPHORE_PEND	inc/hw_ocp_shared.h	/^#define OCP_SHARED_O_WL_SEMAPHORE_PEND /;"	d
OCP_SHARED_PLATFORM_DETECTION_RD_ONLY_PLATFORM_DETECTION_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_PLATFORM_DETECTION_RD_ONLY_PLATFORM_DETECTION_M /;"	d
OCP_SHARED_PLATFORM_DETECTION_RD_ONLY_PLATFORM_DETECTION_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_PLATFORM_DETECTION_RD_ONLY_PLATFORM_DETECTION_S /;"	d
OCP_SHARED_SEMAPHORE10_MEM_SEMAPHORE10_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE10_MEM_SEMAPHORE10_M /;"	d
OCP_SHARED_SEMAPHORE10_MEM_SEMAPHORE10_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE10_MEM_SEMAPHORE10_S /;"	d
OCP_SHARED_SEMAPHORE11_MEM_SEMAPHORE11_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE11_MEM_SEMAPHORE11_M /;"	d
OCP_SHARED_SEMAPHORE11_MEM_SEMAPHORE11_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE11_MEM_SEMAPHORE11_S /;"	d
OCP_SHARED_SEMAPHORE12_MEM_SEMAPHORE12_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE12_MEM_SEMAPHORE12_M /;"	d
OCP_SHARED_SEMAPHORE12_MEM_SEMAPHORE12_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE12_MEM_SEMAPHORE12_S /;"	d
OCP_SHARED_SEMAPHORE1_MEM_SEMAPHORE1_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE1_MEM_SEMAPHORE1_M /;"	d
OCP_SHARED_SEMAPHORE1_MEM_SEMAPHORE1_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE1_MEM_SEMAPHORE1_S /;"	d
OCP_SHARED_SEMAPHORE2_MEM_SEMAPHORE2_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE2_MEM_SEMAPHORE2_M /;"	d
OCP_SHARED_SEMAPHORE2_MEM_SEMAPHORE2_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE2_MEM_SEMAPHORE2_S /;"	d
OCP_SHARED_SEMAPHORE3_MEM_SEMAPHORE3_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE3_MEM_SEMAPHORE3_M /;"	d
OCP_SHARED_SEMAPHORE3_MEM_SEMAPHORE3_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE3_MEM_SEMAPHORE3_S /;"	d
OCP_SHARED_SEMAPHORE4_MEM_SEMAPHORE4_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE4_MEM_SEMAPHORE4_M /;"	d
OCP_SHARED_SEMAPHORE4_MEM_SEMAPHORE4_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE4_MEM_SEMAPHORE4_S /;"	d
OCP_SHARED_SEMAPHORE5_MEM_SEMAPHORE5_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE5_MEM_SEMAPHORE5_M /;"	d
OCP_SHARED_SEMAPHORE5_MEM_SEMAPHORE5_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE5_MEM_SEMAPHORE5_S /;"	d
OCP_SHARED_SEMAPHORE6_MEM_SEMAPHORE6_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE6_MEM_SEMAPHORE6_M /;"	d
OCP_SHARED_SEMAPHORE6_MEM_SEMAPHORE6_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE6_MEM_SEMAPHORE6_S /;"	d
OCP_SHARED_SEMAPHORE7_MEM_SEMAPHORE7_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE7_MEM_SEMAPHORE7_M /;"	d
OCP_SHARED_SEMAPHORE7_MEM_SEMAPHORE7_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE7_MEM_SEMAPHORE7_S /;"	d
OCP_SHARED_SEMAPHORE8_MEM_SEMAPHORE8_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE8_MEM_SEMAPHORE8_M /;"	d
OCP_SHARED_SEMAPHORE8_MEM_SEMAPHORE8_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE8_MEM_SEMAPHORE8_S /;"	d
OCP_SHARED_SEMAPHORE9_MEM_SEMAPHORE9_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE9_MEM_SEMAPHORE9_M /;"	d
OCP_SHARED_SEMAPHORE9_MEM_SEMAPHORE9_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORE9_MEM_SEMAPHORE9_S /;"	d
OCP_SHARED_SEMAPHORES_STATUS_RD_ONLY_SEMAPHORES_STATUS_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORES_STATUS_RD_ONLY_SEMAPHORES_STATUS_M /;"	d
OCP_SHARED_SEMAPHORES_STATUS_RD_ONLY_SEMAPHORES_STATUS_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SEMAPHORES_STATUS_RD_ONLY_SEMAPHORES_STATUS_S /;"	d
OCP_SHARED_SH_SPI_CS_MASK_MEM_SH_SPI_CS_MASK_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SH_SPI_CS_MASK_MEM_SH_SPI_CS_MASK_M /;"	d
OCP_SHARED_SH_SPI_CS_MASK_MEM_SH_SPI_CS_MASK_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SH_SPI_CS_MASK_MEM_SH_SPI_CS_MASK_S /;"	d
OCP_SHARED_SOP_CONF_OVERRIDE_MEM_SOP_CONF_OVERRIDE	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SOP_CONF_OVERRIDE_MEM_SOP_CONF_OVERRIDE /;"	d
OCP_SHARED_SPARE_REG_0_MEM_SPARE_REG_0_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_0_MEM_SPARE_REG_0_M /;"	d
OCP_SHARED_SPARE_REG_0_MEM_SPARE_REG_0_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_0_MEM_SPARE_REG_0_S /;"	d
OCP_SHARED_SPARE_REG_1_MEM_SPARE_REG_1_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_1_MEM_SPARE_REG_1_M /;"	d
OCP_SHARED_SPARE_REG_1_MEM_SPARE_REG_1_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_1_MEM_SPARE_REG_1_S /;"	d
OCP_SHARED_SPARE_REG_2_MEM_SPARE_REG_2_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_2_MEM_SPARE_REG_2_M /;"	d
OCP_SHARED_SPARE_REG_2_MEM_SPARE_REG_2_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_2_MEM_SPARE_REG_2_S /;"	d
OCP_SHARED_SPARE_REG_3_MEM_SPARE_REG_3_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_3_MEM_SPARE_REG_3_M /;"	d
OCP_SHARED_SPARE_REG_3_MEM_SPARE_REG_3_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_3_MEM_SPARE_REG_3_S /;"	d
OCP_SHARED_SPARE_REG_4_INVERT_D2D_INTERFACE	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_4_INVERT_D2D_INTERFACE /;"	d
OCP_SHARED_SPARE_REG_4_MEM_SPARE_REG_4_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_4_MEM_SPARE_REG_4_M /;"	d
OCP_SHARED_SPARE_REG_4_MEM_SPARE_REG_4_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_4_MEM_SPARE_REG_4_S /;"	d
OCP_SHARED_SPARE_REG_5_MEM_SPARE_REG_5_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_5_MEM_SPARE_REG_5_M /;"	d
OCP_SHARED_SPARE_REG_5_MEM_SPARE_REG_5_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_5_MEM_SPARE_REG_5_S /;"	d
OCP_SHARED_SPARE_REG_6_MEM_SPARE_REG_6_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_6_MEM_SPARE_REG_6_M /;"	d
OCP_SHARED_SPARE_REG_6_MEM_SPARE_REG_6_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_6_MEM_SPARE_REG_6_S /;"	d
OCP_SHARED_SPARE_REG_7_MEM_SPARE_REG_7_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_7_MEM_SPARE_REG_7_M /;"	d
OCP_SHARED_SPARE_REG_7_MEM_SPARE_REG_7_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SPARE_REG_7_MEM_SPARE_REG_7_S /;"	d
OCP_SHARED_SSBD_CHK_MEM_SSBD_CHK_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SSBD_CHK_MEM_SSBD_CHK_M /;"	d
OCP_SHARED_SSBD_CHK_MEM_SSBD_CHK_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SSBD_CHK_MEM_SSBD_CHK_S /;"	d
OCP_SHARED_SSBD_POLY_SEL_MEM_SSBD_POLY_SEL_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SSBD_POLY_SEL_MEM_SSBD_POLY_SEL_M /;"	d
OCP_SHARED_SSBD_POLY_SEL_MEM_SSBD_POLY_SEL_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SSBD_POLY_SEL_MEM_SSBD_POLY_SEL_S /;"	d
OCP_SHARED_SSBD_SEED_MEM_SSBD_SEED_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SSBD_SEED_MEM_SSBD_SEED_M /;"	d
OCP_SHARED_SSBD_SEED_MEM_SSBD_SEED_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_SSBD_SEED_MEM_SSBD_SEED_S /;"	d
OCP_SHARED_WLAN_ELP_WAKE_EN_MEM_WLAN_ELP_WAKE_EN	inc/hw_ocp_shared.h	/^#define OCP_SHARED_WLAN_ELP_WAKE_EN_MEM_WLAN_ELP_WAKE_EN /;"	d
OCP_SHARED_WL_SEMAPHORE_PEND_MEM_WL_SEMAPHORE_PEND_M	inc/hw_ocp_shared.h	/^#define OCP_SHARED_WL_SEMAPHORE_PEND_MEM_WL_SEMAPHORE_PEND_M /;"	d
OCP_SHARED_WL_SEMAPHORE_PEND_MEM_WL_SEMAPHORE_PEND_S	inc/hw_ocp_shared.h	/^#define OCP_SHARED_WL_SEMAPHORE_PEND_MEM_WL_SEMAPHORE_PEND_S /;"	d
OCT	Print.h	/^#define OCT /;"	d
OUTPUT	Energia.h	/^#define OUTPUT /;"	d
PAD_CONFIG_BASE	driverlib/pin.c	/^#define PAD_CONFIG_BASE	/;"	d	file:
PAD_MODE_MASK	driverlib/pin.c	/^#define PAD_MODE_MASK	/;"	d	file:
PAD_STRENGTH_MASK	driverlib/pin.c	/^#define PAD_STRENGTH_MASK	/;"	d	file:
PAD_TYPE_MASK	driverlib/pin.c	/^#define PAD_TYPE_MASK	/;"	d	file:
PARSE_TIMEOUT	Stream.cpp	/^#define PARSE_TIMEOUT /;"	d	file:
PGM_P	avr/pgmspace.h	/^#define PGM_P /;"	d
PI	Energia.h	/^#define PI /;"	d
PIN_01	driverlib/pin.h	/^#define PIN_01 /;"	d
PIN_02	driverlib/pin.h	/^#define PIN_02 /;"	d
PIN_03	driverlib/pin.h	/^#define PIN_03 /;"	d
PIN_04	driverlib/pin.h	/^#define PIN_04 /;"	d
PIN_05	driverlib/pin.h	/^#define PIN_05 /;"	d
PIN_06	driverlib/pin.h	/^#define PIN_06 /;"	d
PIN_07	driverlib/pin.h	/^#define PIN_07 /;"	d
PIN_08	driverlib/pin.h	/^#define PIN_08 /;"	d
PIN_11	driverlib/pin.h	/^#define PIN_11 /;"	d
PIN_12	driverlib/pin.h	/^#define PIN_12 /;"	d
PIN_13	driverlib/pin.h	/^#define PIN_13 /;"	d
PIN_14	driverlib/pin.h	/^#define PIN_14 /;"	d
PIN_15	driverlib/pin.h	/^#define PIN_15 /;"	d
PIN_16	driverlib/pin.h	/^#define PIN_16 /;"	d
PIN_17	driverlib/pin.h	/^#define PIN_17 /;"	d
PIN_18	driverlib/pin.h	/^#define PIN_18 /;"	d
PIN_19	driverlib/pin.h	/^#define PIN_19 /;"	d
PIN_20	driverlib/pin.h	/^#define PIN_20 /;"	d
PIN_21	driverlib/pin.h	/^#define PIN_21 /;"	d
PIN_45	driverlib/pin.h	/^#define PIN_45 /;"	d
PIN_46	driverlib/pin.h	/^#define PIN_46 /;"	d
PIN_47	driverlib/pin.h	/^#define PIN_47 /;"	d
PIN_48	driverlib/pin.h	/^#define PIN_48 /;"	d
PIN_49	driverlib/pin.h	/^#define PIN_49 /;"	d
PIN_50	driverlib/pin.h	/^#define PIN_50 /;"	d
PIN_52	driverlib/pin.h	/^#define PIN_52 /;"	d
PIN_53	driverlib/pin.h	/^#define PIN_53 /;"	d
PIN_55	driverlib/pin.h	/^#define PIN_55 /;"	d
PIN_56	driverlib/pin.h	/^#define PIN_56 /;"	d
PIN_57	driverlib/pin.h	/^#define PIN_57 /;"	d
PIN_58	driverlib/pin.h	/^#define PIN_58 /;"	d
PIN_59	driverlib/pin.h	/^#define PIN_59 /;"	d
PIN_60	driverlib/pin.h	/^#define PIN_60 /;"	d
PIN_61	driverlib/pin.h	/^#define PIN_61	/;"	d
PIN_62	driverlib/pin.h	/^#define PIN_62	/;"	d
PIN_63	driverlib/pin.h	/^#define PIN_63	/;"	d
PIN_64	driverlib/pin.h	/^#define PIN_64	/;"	d
PIN_DIR_MODE_HW	driverlib/pin.h	/^#define PIN_DIR_MODE_HW /;"	d
PIN_DIR_MODE_IN	driverlib/pin.h	/^#define PIN_DIR_MODE_IN /;"	d
PIN_DIR_MODE_OUT	driverlib/pin.h	/^#define PIN_DIR_MODE_OUT /;"	d
PIN_MODE_0	driverlib/pin.h	/^#define PIN_MODE_0	/;"	d
PIN_MODE_1	driverlib/pin.h	/^#define PIN_MODE_1	/;"	d
PIN_MODE_10	driverlib/pin.h	/^#define PIN_MODE_10	/;"	d
PIN_MODE_11	driverlib/pin.h	/^#define PIN_MODE_11	/;"	d
PIN_MODE_12	driverlib/pin.h	/^#define PIN_MODE_12	/;"	d
PIN_MODE_13	driverlib/pin.h	/^#define PIN_MODE_13	/;"	d
PIN_MODE_14	driverlib/pin.h	/^#define PIN_MODE_14	/;"	d
PIN_MODE_15	driverlib/pin.h	/^#define PIN_MODE_15	/;"	d
PIN_MODE_2	driverlib/pin.h	/^#define PIN_MODE_2	/;"	d
PIN_MODE_255	driverlib/pin.h	/^#define PIN_MODE_255 /;"	d
PIN_MODE_3	driverlib/pin.h	/^#define PIN_MODE_3	/;"	d
PIN_MODE_4	driverlib/pin.h	/^#define PIN_MODE_4	/;"	d
PIN_MODE_5	driverlib/pin.h	/^#define PIN_MODE_5	/;"	d
PIN_MODE_6	driverlib/pin.h	/^#define PIN_MODE_6	/;"	d
PIN_MODE_7	driverlib/pin.h	/^#define PIN_MODE_7	/;"	d
PIN_MODE_8	driverlib/pin.h	/^#define PIN_MODE_8	/;"	d
PIN_MODE_9	driverlib/pin.h	/^#define PIN_MODE_9	/;"	d
PIN_STRENGTH_2MA	driverlib/pin.h	/^#define PIN_STRENGTH_2MA /;"	d
PIN_STRENGTH_4MA	driverlib/pin.h	/^#define PIN_STRENGTH_4MA /;"	d
PIN_STRENGTH_6MA	driverlib/pin.h	/^#define PIN_STRENGTH_6MA /;"	d
PIN_TYPE_ANALOG	driverlib/pin.h	/^#define PIN_TYPE_ANALOG /;"	d
PIN_TYPE_OD	driverlib/pin.h	/^#define PIN_TYPE_OD /;"	d
PIN_TYPE_OD_PD	driverlib/pin.h	/^#define PIN_TYPE_OD_PD /;"	d
PIN_TYPE_OD_PU	driverlib/pin.h	/^#define PIN_TYPE_OD_PU /;"	d
PIN_TYPE_STD	driverlib/pin.h	/^#define PIN_TYPE_STD /;"	d
PIN_TYPE_STD_PD	driverlib/pin.h	/^#define PIN_TYPE_STD_PD /;"	d
PIN_TYPE_STD_PU	driverlib/pin.h	/^#define PIN_TYPE_STD_PU /;"	d
PRCMCC3200MCUInit	driverlib/prcm.c	/^void PRCMCC3200MCUInit()$/;"	f
PRCMCameraFreqSet	driverlib/prcm.c	/^unsigned long PRCMCameraFreqSet(unsigned char ulDivider, unsigned char ulWidth)$/;"	f
PRCMDeepSleepEnter	driverlib/prcm.c	/^PRCMDeepSleepEnter()$/;"	f
PRCMHIBRegRead	driverlib/prcm.c	/^unsigned long PRCMHIBRegRead(unsigned long ulRegAddr)$/;"	f
PRCMHIBRegWrite	driverlib/prcm.c	/^void PRCMHIBRegWrite(unsigned long ulRegAddr, unsigned long ulValue)$/;"	f
PRCMHibernateEnter	driverlib/prcm.c	/^PRCMHibernateEnter()$/;"	f
PRCMHibernateIntervalSet	driverlib/prcm.c	/^PRCMHibernateIntervalSet(unsigned long long ullTicks)$/;"	f
PRCMHibernateWakeUpGPIOSelect	driverlib/prcm.c	/^PRCMHibernateWakeUpGPIOSelect(unsigned long ulGPIOBitMap, unsigned long ulType)$/;"	f
PRCMHibernateWakeupCauseGet	driverlib/prcm.c	/^PRCMHibernateWakeupCauseGet()$/;"	f
PRCMHibernateWakeupSourceDisable	driverlib/prcm.c	/^PRCMHibernateWakeupSourceDisable(unsigned long ulHIBWakupSrc)$/;"	f
PRCMHibernateWakeupSourceEnable	driverlib/prcm.c	/^PRCMHibernateWakeupSourceEnable(unsigned long ulHIBWakupSrc)$/;"	f
PRCMI2SClockFreqSet	driverlib/prcm.c	/^PRCMI2SClockFreqSet(unsigned long ulI2CClkFreq)$/;"	f
PRCMIntDisable	driverlib/prcm.c	/^void PRCMIntDisable(unsigned long ulIntFlags)$/;"	f
PRCMIntEnable	driverlib/prcm.c	/^void PRCMIntEnable(unsigned long ulIntFlags)$/;"	f
PRCMIntRegister	driverlib/prcm.c	/^void PRCMIntRegister(void (*pfnHandler)(void))$/;"	f
PRCMIntStatus	driverlib/prcm.c	/^unsigned long PRCMIntStatus()$/;"	f
PRCMIntUnregister	driverlib/prcm.c	/^void PRCMIntUnregister()$/;"	f
PRCMLPDSEnter	driverlib/prcm.c	/^PRCMLPDSEnter()$/;"	f
PRCMLPDSIntervalSet	driverlib/prcm.c	/^PRCMLPDSIntervalSet(unsigned long ulTicks)$/;"	f
PRCMLPDSRestoreInfoSet	driverlib/prcm.c	/^PRCMLPDSRestoreInfoSet(unsigned long ulStackPtr, unsigned long ulProgCntr)$/;"	f
PRCMLPDSWakeUpGPIOSelect	driverlib/prcm.c	/^PRCMLPDSWakeUpGPIOSelect(unsigned long ulGPIOPin, unsigned long ulType)$/;"	f
PRCMLPDSWakeupCauseGet	driverlib/prcm.c	/^PRCMLPDSWakeupCauseGet()$/;"	f
PRCMLPDSWakeupSourceDisable	driverlib/prcm.c	/^PRCMLPDSWakeupSourceDisable(unsigned long ulLpdsWakeupSrc)$/;"	f
PRCMLPDSWakeupSourceEnable	driverlib/prcm.c	/^PRCMLPDSWakeupSourceEnable(unsigned long ulLpdsWakeupSrc)$/;"	f
PRCMMCUReset	driverlib/prcm.c	/^void PRCMMCUReset(tBoolean bIncludeSubsystem)$/;"	f
PRCMOCRRegisterRead	driverlib/prcm.c	/^unsigned long PRCMOCRRegisterRead(unsigned char ucIndex)$/;"	f
PRCMOCRRegisterWrite	driverlib/prcm.c	/^void PRCMOCRRegisterWrite(unsigned char ucIndex, unsigned long ulRegValue)$/;"	f
PRCMPeripheralClkDisable	driverlib/prcm.c	/^PRCMPeripheralClkDisable(unsigned long ulPeripheral, unsigned long ulClkFlags)$/;"	f
PRCMPeripheralClkEnable	driverlib/prcm.c	/^PRCMPeripheralClkEnable(unsigned long ulPeripheral, unsigned long ulClkFlags)$/;"	f
PRCMPeripheralClockGet	driverlib/prcm.c	/^PRCMPeripheralClockGet(unsigned long ulPeripheral)$/;"	f
PRCMPeripheralReset	driverlib/prcm.c	/^PRCMPeripheralReset(unsigned long ulPeripheral)$/;"	f
PRCMPeripheralStatusGet	driverlib/prcm.c	/^PRCMPeripheralStatusGet(unsigned long ulPeripheral)$/;"	f
PRCMRTCGet	driverlib/prcm.c	/^void PRCMRTCGet(unsigned long *ulSecs, unsigned short *usMsec)$/;"	f
PRCMRTCInUseGet	driverlib/prcm.c	/^tBoolean PRCMRTCInUseGet()$/;"	f
PRCMRTCInUseSet	driverlib/prcm.c	/^void PRCMRTCInUseSet()$/;"	f
PRCMRTCMatchGet	driverlib/prcm.c	/^void PRCMRTCMatchGet(unsigned long *ulSecs, unsigned short *usMsec)$/;"	f
PRCMRTCMatchSet	driverlib/prcm.c	/^void PRCMRTCMatchSet(unsigned long ulSecs, unsigned short usMsec)$/;"	f
PRCMRTCSet	driverlib/prcm.c	/^void PRCMRTCSet(unsigned long ulSecs, unsigned short usMsec)$/;"	f
PRCMSOCReset	driverlib/prcm.c	/^void PRCMSOCReset()$/;"	f
PRCMSRAMRetentionDisable	driverlib/prcm.c	/^PRCMSRAMRetentionDisable(unsigned long ulSramColSel, unsigned long ulFlags)$/;"	f
PRCMSRAMRetentionEnable	driverlib/prcm.c	/^PRCMSRAMRetentionEnable(unsigned long ulSramColSel, unsigned long ulModeFlags)$/;"	f
PRCMSleepEnter	driverlib/prcm.c	/^PRCMSleepEnter()$/;"	f
PRCMSlowClkCtrFastGet	driverlib/prcm.c	/^unsigned long long PRCMSlowClkCtrFastGet(void)$/;"	f
PRCMSlowClkCtrGet	driverlib/prcm.c	/^PRCMSlowClkCtrGet()$/;"	f
PRCMSlowClkCtrMatchGet	driverlib/prcm.c	/^unsigned long long PRCMSlowClkCtrMatchGet()$/;"	f
PRCMSlowClkCtrMatchSet	driverlib/prcm.c	/^void PRCMSlowClkCtrMatchSet(unsigned long long ullValue)$/;"	f
PRCMSysResetCauseGet	driverlib/prcm.c	/^unsigned long PRCMSysResetCauseGet()$/;"	f
PRCM_ADC	driverlib/prcm.h	/^#define PRCM_ADC /;"	d
PRCM_CAMERA	driverlib/prcm.h	/^#define PRCM_CAMERA /;"	d
PRCM_CORE_RESET	driverlib/prcm.h	/^#define PRCM_CORE_RESET /;"	d
PRCM_DSLP_MODE_CLK	driverlib/prcm.h	/^#define PRCM_DSLP_MODE_CLK /;"	d
PRCM_DTHE	driverlib/prcm.h	/^#define PRCM_DTHE /;"	d
PRCM_ENABLE_STATUS	driverlib/prcm.c	/^#define PRCM_ENABLE_STATUS /;"	d	file:
PRCM_GPIOA0	driverlib/prcm.h	/^#define PRCM_GPIOA0 /;"	d
PRCM_GPIOA1	driverlib/prcm.h	/^#define PRCM_GPIOA1 /;"	d
PRCM_GPIOA2	driverlib/prcm.h	/^#define PRCM_GPIOA2 /;"	d
PRCM_GPIOA3	driverlib/prcm.h	/^#define PRCM_GPIOA3 /;"	d
PRCM_GPIOA4	driverlib/prcm.h	/^#define PRCM_GPIOA4 /;"	d
PRCM_GSPI	driverlib/prcm.h	/^#define PRCM_GSPI /;"	d
PRCM_HIB_EXIT	driverlib/prcm.h	/^#define PRCM_HIB_EXIT /;"	d
PRCM_HIB_FALL_EDGE	driverlib/prcm.h	/^#define PRCM_HIB_FALL_EDGE /;"	d
PRCM_HIB_GPIO11	driverlib/prcm.h	/^#define PRCM_HIB_GPIO11 /;"	d
PRCM_HIB_GPIO13	driverlib/prcm.h	/^#define PRCM_HIB_GPIO13 /;"	d
PRCM_HIB_GPIO17	driverlib/prcm.h	/^#define PRCM_HIB_GPIO17 /;"	d
PRCM_HIB_GPIO2	driverlib/prcm.h	/^#define PRCM_HIB_GPIO2 /;"	d
PRCM_HIB_GPIO24	driverlib/prcm.h	/^#define PRCM_HIB_GPIO24 /;"	d
PRCM_HIB_GPIO26	driverlib/prcm.h	/^#define PRCM_HIB_GPIO26 /;"	d
PRCM_HIB_GPIO4	driverlib/prcm.h	/^#define PRCM_HIB_GPIO4 /;"	d
PRCM_HIB_HIGH_LEVEL	driverlib/prcm.h	/^#define PRCM_HIB_HIGH_LEVEL /;"	d
PRCM_HIB_LOW_LEVEL	driverlib/prcm.h	/^#define PRCM_HIB_LOW_LEVEL /;"	d
PRCM_HIB_RISE_EDGE	driverlib/prcm.h	/^#define PRCM_HIB_RISE_EDGE /;"	d
PRCM_HIB_SLOW_CLK_CTR	driverlib/prcm.h	/^#define PRCM_HIB_SLOW_CLK_CTR /;"	d
PRCM_HIB_WAKEUP_CAUSE_GPIO	driverlib/prcm.h	/^#define PRCM_HIB_WAKEUP_CAUSE_GPIO /;"	d
PRCM_HIB_WAKEUP_CAUSE_SLOW_CLOCK	driverlib/prcm.h	/^#define PRCM_HIB_WAKEUP_CAUSE_SLOW_CLOCK /;"	d
PRCM_I2CA0	driverlib/prcm.h	/^#define PRCM_I2CA0 /;"	d
PRCM_I2S	driverlib/prcm.h	/^#define PRCM_I2S /;"	d
PRCM_INT_SLOW_CLK_CTR	driverlib/prcm.h	/^#define PRCM_INT_SLOW_CLK_CTR /;"	d
PRCM_LPDS_EXIT	driverlib/prcm.h	/^#define PRCM_LPDS_EXIT /;"	d
PRCM_LPDS_FALL_EDGE	driverlib/prcm.h	/^#define PRCM_LPDS_FALL_EDGE /;"	d
PRCM_LPDS_GPIO	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO /;"	d
PRCM_LPDS_GPIO11	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO11 /;"	d
PRCM_LPDS_GPIO13	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO13 /;"	d
PRCM_LPDS_GPIO17	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO17 /;"	d
PRCM_LPDS_GPIO2	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO2 /;"	d
PRCM_LPDS_GPIO24	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO24 /;"	d
PRCM_LPDS_GPIO26	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO26 /;"	d
PRCM_LPDS_GPIO4	driverlib/prcm.h	/^#define PRCM_LPDS_GPIO4 /;"	d
PRCM_LPDS_HIGH_LEVEL	driverlib/prcm.h	/^#define PRCM_LPDS_HIGH_LEVEL /;"	d
PRCM_LPDS_HOST_IRQ	driverlib/prcm.h	/^#define PRCM_LPDS_HOST_IRQ /;"	d
PRCM_LPDS_LOW_LEVEL	driverlib/prcm.h	/^#define PRCM_LPDS_LOW_LEVEL /;"	d
PRCM_LPDS_RISE_EDGE	driverlib/prcm.h	/^#define PRCM_LPDS_RISE_EDGE /;"	d
PRCM_LPDS_TIMER	driverlib/prcm.h	/^#define PRCM_LPDS_TIMER /;"	d
PRCM_LSPI	driverlib/prcm.h	/^#define PRCM_LSPI /;"	d
PRCM_MCU_RESET	driverlib/prcm.h	/^#define PRCM_MCU_RESET /;"	d
PRCM_POWER_ON	driverlib/prcm.h	/^#define PRCM_POWER_ON /;"	d
PRCM_PeriphRegsList	driverlib/prcm.c	/^static const PRCM_PeriphRegs_t PRCM_PeriphRegsList[] =$/;"	v	file:
PRCM_PeriphRegs_t	driverlib/prcm.h	/^}PRCM_PeriphRegs_t;$/;"	t	typeref:struct:_PRCM_PeripheralRegs_
PRCM_RUN_MODE_CLK	driverlib/prcm.h	/^#define PRCM_RUN_MODE_CLK /;"	d
PRCM_SDHOST	driverlib/prcm.h	/^#define PRCM_SDHOST /;"	d
PRCM_SLP_MODE_CLK	driverlib/prcm.h	/^#define PRCM_SLP_MODE_CLK /;"	d
PRCM_SOC_RESET	driverlib/prcm.h	/^#define PRCM_SOC_RESET /;"	d
PRCM_SOFT_RESET	driverlib/prcm.c	/^#define PRCM_SOFT_RESET /;"	d	file:
PRCM_SRAM_COL_1	driverlib/prcm.h	/^#define PRCM_SRAM_COL_1 /;"	d
PRCM_SRAM_COL_2	driverlib/prcm.h	/^#define PRCM_SRAM_COL_2 /;"	d
PRCM_SRAM_COL_3	driverlib/prcm.h	/^#define PRCM_SRAM_COL_3 /;"	d
PRCM_SRAM_COL_4	driverlib/prcm.h	/^#define PRCM_SRAM_COL_4 /;"	d
PRCM_SRAM_DSLP_RET	driverlib/prcm.h	/^#define PRCM_SRAM_DSLP_RET /;"	d
PRCM_SRAM_LPDS_RET	driverlib/prcm.h	/^#define PRCM_SRAM_LPDS_RET /;"	d
PRCM_SSPI	driverlib/prcm.h	/^#define PRCM_SSPI /;"	d
PRCM_TIMERA0	driverlib/prcm.h	/^#define PRCM_TIMERA0 /;"	d
PRCM_TIMERA1	driverlib/prcm.h	/^#define PRCM_TIMERA1 /;"	d
PRCM_TIMERA2	driverlib/prcm.h	/^#define PRCM_TIMERA2 /;"	d
PRCM_TIMERA3	driverlib/prcm.h	/^#define PRCM_TIMERA3 /;"	d
PRCM_UARTA0	driverlib/prcm.h	/^#define PRCM_UARTA0 /;"	d
PRCM_UARTA1	driverlib/prcm.h	/^#define PRCM_UARTA1 /;"	d
PRCM_UDMA	driverlib/prcm.h	/^#define PRCM_UDMA /;"	d
PRCM_WDT	driverlib/prcm.h	/^#define PRCM_WDT /;"	d
PRCM_WDT_RESET	driverlib/prcm.h	/^#define PRCM_WDT_RESET /;"	d
PRINT_DBG	udma_if.h	/^#define PRINT_DBG /;"	d
PROGMEM	avr/pgmspace.h	/^#define PROGMEM$/;"	d
PSTR	avr/pgmspace.h	/^#define PSTR(/;"	d
PWMWrite	wiring_analog.c	/^void PWMWrite(uint8_t pin, uint32_t analog_res, uint32_t duty, uint32_t freq)$/;"	f
PinConfigGet	driverlib/pin.c	/^void PinConfigGet(unsigned long ulPin,unsigned long  *pulPinStrength,$/;"	f
PinConfigSet	driverlib/pin.c	/^void PinConfigSet(unsigned long ulPin,unsigned long  ulPinStrength,$/;"	f
PinDirModeGet	driverlib/pin.c	/^unsigned long PinDirModeGet(unsigned long ulPin)$/;"	f
PinDirModeSet	driverlib/pin.c	/^void PinDirModeSet(unsigned long ulPin, unsigned long ulPinIO)$/;"	f
PinModeGet	driverlib/pin.c	/^unsigned long PinModeGet(unsigned long ulPin)$/;"	f
PinModeSet	driverlib/pin.c	/^void PinModeSet(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeADC	driverlib/pin.c	/^void PinTypeADC(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeCamera	driverlib/pin.c	/^void PinTypeCamera(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeGPIO	driverlib/pin.c	/^void PinTypeGPIO(unsigned long ulPin,unsigned long ulPinMode,tBoolean bOpenDrain)$/;"	f
PinTypeI2C	driverlib/pin.c	/^void PinTypeI2C(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeI2S	driverlib/pin.c	/^void PinTypeI2S(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeSDHost	driverlib/pin.c	/^void PinTypeSDHost(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeSPI	driverlib/pin.c	/^void PinTypeSPI(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeTimer	driverlib/pin.c	/^void PinTypeTimer(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
PinTypeUART	driverlib/pin.c	/^void PinTypeUART(unsigned long ulPin,unsigned long ulPinMode)$/;"	f
Print	Print.h	/^    Print() : write_error(0) {}$/;"	f	class:Print
Print	Print.h	/^class Print$/;"	c
Print_h	Print.h	/^#define Print_h$/;"	d
Printable	Printable.h	/^class Printable$/;"	c
Printable_h	Printable.h	/^#define Printable_h$/;"	d
RAD_TO_DEG	Energia.h	/^#define RAD_TO_DEG /;"	d
RANDOM_MAX	random.c	/^#define RANDOM_MAX /;"	d	file:
RET_IF_TRUE	driverlib/gpio_hal.c	/^#define RET_IF_TRUE(/;"	d	file:
RISING	Energia.h	/^#define RISING /;"	d
ROM_ADCChannelDisable	driverlib/rom.h	/^#define ROM_ADCChannelDisable /;"	d
ROM_ADCChannelEnable	driverlib/rom.h	/^#define ROM_ADCChannelEnable /;"	d
ROM_ADCChannelGainSet	driverlib/rom.h	/^#define ROM_ADCChannelGainSet /;"	d
ROM_ADCChannleGainGet	driverlib/rom.h	/^#define ROM_ADCChannleGainGet /;"	d
ROM_ADCDMADisable	driverlib/rom.h	/^#define ROM_ADCDMADisable /;"	d
ROM_ADCDMAEnable	driverlib/rom.h	/^#define ROM_ADCDMAEnable /;"	d
ROM_ADCDisable	driverlib/rom.h	/^#define ROM_ADCDisable /;"	d
ROM_ADCEnable	driverlib/rom.h	/^#define ROM_ADCEnable /;"	d
ROM_ADCFIFOLvlGet	driverlib/rom.h	/^#define ROM_ADCFIFOLvlGet /;"	d
ROM_ADCFIFORead	driverlib/rom.h	/^#define ROM_ADCFIFORead /;"	d
ROM_ADCIntClear	driverlib/rom.h	/^#define ROM_ADCIntClear /;"	d
ROM_ADCIntClear	driverlib/rom_patch.h	/^#undef ROM_ADCIntClear$/;"	d
ROM_ADCIntDisable	driverlib/rom.h	/^#define ROM_ADCIntDisable /;"	d
ROM_ADCIntEnable	driverlib/rom.h	/^#define ROM_ADCIntEnable /;"	d
ROM_ADCIntRegister	driverlib/rom.h	/^#define ROM_ADCIntRegister /;"	d
ROM_ADCIntStatus	driverlib/rom.h	/^#define ROM_ADCIntStatus /;"	d
ROM_ADCIntUnregister	driverlib/rom.h	/^#define ROM_ADCIntUnregister /;"	d
ROM_ADCTABLE	driverlib/rom.h	/^#define ROM_ADCTABLE /;"	d
ROM_ADCTimerConfig	driverlib/rom.h	/^#define ROM_ADCTimerConfig /;"	d
ROM_ADCTimerDisable	driverlib/rom.h	/^#define ROM_ADCTimerDisable /;"	d
ROM_ADCTimerEnable	driverlib/rom.h	/^#define ROM_ADCTimerEnable /;"	d
ROM_ADCTimerReset	driverlib/rom.h	/^#define ROM_ADCTimerReset /;"	d
ROM_ADCTimerValueGet	driverlib/rom.h	/^#define ROM_ADCTimerValueGet /;"	d
ROM_AESAuthDataLengthSet	driverlib/rom.h	/^#define ROM_AESAuthDataLengthSet /;"	d
ROM_AESConfigSet	driverlib/rom.h	/^#define ROM_AESConfigSet /;"	d
ROM_AESDMADisable	driverlib/rom.h	/^#define ROM_AESDMADisable /;"	d
ROM_AESDMAEnable	driverlib/rom.h	/^#define ROM_AESDMAEnable /;"	d
ROM_AESDataLengthSet	driverlib/rom.h	/^#define ROM_AESDataLengthSet /;"	d
ROM_AESDataMAC	driverlib/rom.h	/^#define ROM_AESDataMAC /;"	d
ROM_AESDataProcess	driverlib/rom.h	/^#define ROM_AESDataProcess /;"	d
ROM_AESDataProcess	driverlib/rom_patch.h	/^#undef ROM_AESDataProcess$/;"	d
ROM_AESDataProcessAE	driverlib/rom.h	/^#define ROM_AESDataProcessAE /;"	d
ROM_AESDataRead	driverlib/rom.h	/^#define ROM_AESDataRead /;"	d
ROM_AESDataReadNonBlocking	driverlib/rom.h	/^#define ROM_AESDataReadNonBlocking /;"	d
ROM_AESDataWrite	driverlib/rom.h	/^#define ROM_AESDataWrite /;"	d
ROM_AESDataWriteNonBlocking	driverlib/rom.h	/^#define ROM_AESDataWriteNonBlocking /;"	d
ROM_AESIVSet	driverlib/rom.h	/^#define ROM_AESIVSet /;"	d
ROM_AESIntClear	driverlib/rom.h	/^#define ROM_AESIntClear /;"	d
ROM_AESIntDisable	driverlib/rom.h	/^#define ROM_AESIntDisable /;"	d
ROM_AESIntEnable	driverlib/rom.h	/^#define ROM_AESIntEnable /;"	d
ROM_AESIntRegister	driverlib/rom.h	/^#define ROM_AESIntRegister /;"	d
ROM_AESIntStatus	driverlib/rom.h	/^#define ROM_AESIntStatus /;"	d
ROM_AESIntUnregister	driverlib/rom.h	/^#define ROM_AESIntUnregister /;"	d
ROM_AESKey1Set	driverlib/rom.h	/^#define ROM_AESKey1Set /;"	d
ROM_AESKey2Set	driverlib/rom.h	/^#define ROM_AESKey2Set /;"	d
ROM_AESKey3Set	driverlib/rom.h	/^#define ROM_AESKey3Set /;"	d
ROM_AESTABLE	driverlib/rom.h	/^#define ROM_AESTABLE /;"	d
ROM_AESTagRead	driverlib/rom.h	/^#define ROM_AESTagRead /;"	d
ROM_APITABLE	driverlib/rom.h	/^#define ROM_APITABLE /;"	d
ROM_CAMERATABLE	driverlib/rom.h	/^#define ROM_CAMERATABLE /;"	d
ROM_CRCConfigSet	driverlib/rom.h	/^#define ROM_CRCConfigSet /;"	d
ROM_CRCDataProcess	driverlib/rom.h	/^#define ROM_CRCDataProcess /;"	d
ROM_CRCDataWrite	driverlib/rom.h	/^#define ROM_CRCDataWrite /;"	d
ROM_CRCResultRead	driverlib/rom.h	/^#define ROM_CRCResultRead /;"	d
ROM_CRCSeedSet	driverlib/rom.h	/^#define ROM_CRCSeedSet /;"	d
ROM_CRCTABLE	driverlib/rom.h	/^#define ROM_CRCTABLE /;"	d
ROM_CameraBufferRead	driverlib/rom.h	/^#define ROM_CameraBufferRead /;"	d
ROM_CameraCaptureStart	driverlib/rom.h	/^#define ROM_CameraCaptureStart /;"	d
ROM_CameraCaptureStop	driverlib/rom.h	/^#define ROM_CameraCaptureStop /;"	d
ROM_CameraDMADisable	driverlib/rom.h	/^#define ROM_CameraDMADisable /;"	d
ROM_CameraDMAEnable	driverlib/rom.h	/^#define ROM_CameraDMAEnable /;"	d
ROM_CameraIntClear	driverlib/rom.h	/^#define ROM_CameraIntClear /;"	d
ROM_CameraIntDisable	driverlib/rom.h	/^#define ROM_CameraIntDisable /;"	d
ROM_CameraIntEnable	driverlib/rom.h	/^#define ROM_CameraIntEnable /;"	d
ROM_CameraIntRegister	driverlib/rom.h	/^#define ROM_CameraIntRegister /;"	d
ROM_CameraIntStatus	driverlib/rom.h	/^#define ROM_CameraIntStatus /;"	d
ROM_CameraIntUnregister	driverlib/rom.h	/^#define ROM_CameraIntUnregister /;"	d
ROM_CameraParamsConfig	driverlib/rom.h	/^#define ROM_CameraParamsConfig /;"	d
ROM_CameraReset	driverlib/rom.h	/^#define ROM_CameraReset /;"	d
ROM_CameraThresholdSet	driverlib/rom.h	/^#define ROM_CameraThresholdSet /;"	d
ROM_CameraXClkConfig	driverlib/rom.h	/^#define ROM_CameraXClkConfig /;"	d
ROM_CameraXClkSet	driverlib/rom.h	/^#define ROM_CameraXClkSet /;"	d
ROM_DESConfigSet	driverlib/rom.h	/^#define ROM_DESConfigSet /;"	d
ROM_DESDMADisable	driverlib/rom.h	/^#define ROM_DESDMADisable /;"	d
ROM_DESDMAEnable	driverlib/rom.h	/^#define ROM_DESDMAEnable /;"	d
ROM_DESDataLengthSet	driverlib/rom.h	/^#define ROM_DESDataLengthSet /;"	d
ROM_DESDataProcess	driverlib/rom.h	/^#define ROM_DESDataProcess /;"	d
ROM_DESDataProcess	driverlib/rom_patch.h	/^#undef ROM_DESDataProcess$/;"	d
ROM_DESDataRead	driverlib/rom.h	/^#define ROM_DESDataRead /;"	d
ROM_DESDataReadNonBlocking	driverlib/rom.h	/^#define ROM_DESDataReadNonBlocking /;"	d
ROM_DESDataWrite	driverlib/rom.h	/^#define ROM_DESDataWrite /;"	d
ROM_DESDataWriteNonBlocking	driverlib/rom.h	/^#define ROM_DESDataWriteNonBlocking /;"	d
ROM_DESIVSet	driverlib/rom.h	/^#define ROM_DESIVSet /;"	d
ROM_DESIntClear	driverlib/rom.h	/^#define ROM_DESIntClear /;"	d
ROM_DESIntDisable	driverlib/rom.h	/^#define ROM_DESIntDisable /;"	d
ROM_DESIntEnable	driverlib/rom.h	/^#define ROM_DESIntEnable /;"	d
ROM_DESIntRegister	driverlib/rom.h	/^#define ROM_DESIntRegister /;"	d
ROM_DESIntStatus	driverlib/rom.h	/^#define ROM_DESIntStatus /;"	d
ROM_DESIntUnregister	driverlib/rom.h	/^#define ROM_DESIntUnregister /;"	d
ROM_DESKeySet	driverlib/rom.h	/^#define ROM_DESKeySet /;"	d
ROM_DESTABLE	driverlib/rom.h	/^#define ROM_DESTABLE /;"	d
ROM_FLASHTABLE	driverlib/rom.h	/^#define ROM_FLASHTABLE /;"	d
ROM_FlashDisable	driverlib/rom.h	/^#define ROM_FlashDisable /;"	d
ROM_FlashErase	driverlib/rom.h	/^#define ROM_FlashErase /;"	d
ROM_FlashEraseNonBlocking	driverlib/rom.h	/^#define ROM_FlashEraseNonBlocking /;"	d
ROM_FlashIntClear	driverlib/rom.h	/^#define ROM_FlashIntClear /;"	d
ROM_FlashIntDisable	driverlib/rom.h	/^#define ROM_FlashIntDisable /;"	d
ROM_FlashIntEnable	driverlib/rom.h	/^#define ROM_FlashIntEnable /;"	d
ROM_FlashIntRegister	driverlib/rom.h	/^#define ROM_FlashIntRegister /;"	d
ROM_FlashIntStatus	driverlib/rom.h	/^#define ROM_FlashIntStatus /;"	d
ROM_FlashIntUnregister	driverlib/rom.h	/^#define ROM_FlashIntUnregister /;"	d
ROM_FlashMassErase	driverlib/rom.h	/^#define ROM_FlashMassErase /;"	d
ROM_FlashMassEraseNonBlocking	driverlib/rom.h	/^#define ROM_FlashMassEraseNonBlocking /;"	d
ROM_FlashProgram	driverlib/rom.h	/^#define ROM_FlashProgram /;"	d
ROM_FlashProgramNonBlocking	driverlib/rom.h	/^#define ROM_FlashProgramNonBlocking /;"	d
ROM_FlashProtectGet	driverlib/rom.h	/^#define ROM_FlashProtectGet /;"	d
ROM_GPIODMATriggerDisable	driverlib/rom.h	/^#define ROM_GPIODMATriggerDisable /;"	d
ROM_GPIODMATriggerEnable	driverlib/rom.h	/^#define ROM_GPIODMATriggerEnable /;"	d
ROM_GPIODirModeGet	driverlib/rom.h	/^#define ROM_GPIODirModeGet /;"	d
ROM_GPIODirModeSet	driverlib/rom.h	/^#define ROM_GPIODirModeSet /;"	d
ROM_GPIOIntClear	driverlib/rom.h	/^#define ROM_GPIOIntClear /;"	d
ROM_GPIOIntDisable	driverlib/rom.h	/^#define ROM_GPIOIntDisable /;"	d
ROM_GPIOIntEnable	driverlib/rom.h	/^#define ROM_GPIOIntEnable /;"	d
ROM_GPIOIntRegister	driverlib/rom.h	/^#define ROM_GPIOIntRegister /;"	d
ROM_GPIOIntStatus	driverlib/rom.h	/^#define ROM_GPIOIntStatus /;"	d
ROM_GPIOIntTypeGet	driverlib/rom.h	/^#define ROM_GPIOIntTypeGet /;"	d
ROM_GPIOIntTypeSet	driverlib/rom.h	/^#define ROM_GPIOIntTypeSet /;"	d
ROM_GPIOIntUnregister	driverlib/rom.h	/^#define ROM_GPIOIntUnregister /;"	d
ROM_GPIOPinRead	driverlib/rom.h	/^#define ROM_GPIOPinRead /;"	d
ROM_GPIOPinWrite	driverlib/rom.h	/^#define ROM_GPIOPinWrite /;"	d
ROM_GPIOTABLE	driverlib/rom.h	/^#define ROM_GPIOTABLE /;"	d
ROM_HWSPINLOCKTABLE	driverlib/rom.h	/^#define ROM_HWSPINLOCKTABLE /;"	d
ROM_HwSpinLockAcquire	driverlib/rom.h	/^#define ROM_HwSpinLockAcquire /;"	d
ROM_HwSpinLockRelease	driverlib/rom.h	/^#define ROM_HwSpinLockRelease /;"	d
ROM_HwSpinLockTest	driverlib/rom.h	/^#define ROM_HwSpinLockTest /;"	d
ROM_HwSpinLockTryAcquire	driverlib/rom.h	/^#define ROM_HwSpinLockTryAcquire /;"	d
ROM_I2CFIFODataGet	driverlib/rom.h	/^#define ROM_I2CFIFODataGet /;"	d
ROM_I2CFIFODataGetNonBlocking	driverlib/rom.h	/^#define ROM_I2CFIFODataGetNonBlocking /;"	d
ROM_I2CFIFODataPut	driverlib/rom.h	/^#define ROM_I2CFIFODataPut /;"	d
ROM_I2CFIFODataPutNonBlocking	driverlib/rom.h	/^#define ROM_I2CFIFODataPutNonBlocking /;"	d
ROM_I2CFIFOStatus	driverlib/rom.h	/^#define ROM_I2CFIFOStatus /;"	d
ROM_I2CIntRegister	driverlib/rom.h	/^#define ROM_I2CIntRegister /;"	d
ROM_I2CIntUnregister	driverlib/rom.h	/^#define ROM_I2CIntUnregister /;"	d
ROM_I2CMasterBurstCountGet	driverlib/rom.h	/^#define ROM_I2CMasterBurstCountGet /;"	d
ROM_I2CMasterBurstLengthSet	driverlib/rom.h	/^#define ROM_I2CMasterBurstLengthSet /;"	d
ROM_I2CMasterBusBusy	driverlib/rom.h	/^#define ROM_I2CMasterBusBusy /;"	d
ROM_I2CMasterBusy	driverlib/rom.h	/^#define ROM_I2CMasterBusy /;"	d
ROM_I2CMasterControl	driverlib/rom.h	/^#define ROM_I2CMasterControl /;"	d
ROM_I2CMasterDataGet	driverlib/rom.h	/^#define ROM_I2CMasterDataGet /;"	d
ROM_I2CMasterDataPut	driverlib/rom.h	/^#define ROM_I2CMasterDataPut /;"	d
ROM_I2CMasterDisable	driverlib/rom.h	/^#define ROM_I2CMasterDisable /;"	d
ROM_I2CMasterEnable	driverlib/rom.h	/^#define ROM_I2CMasterEnable /;"	d
ROM_I2CMasterErr	driverlib/rom.h	/^#define ROM_I2CMasterErr /;"	d
ROM_I2CMasterGlitchFilterConfigSet	driverlib/rom.h	/^#define ROM_I2CMasterGlitchFilterConfigSet /;"	d
ROM_I2CMasterInitExpClk	driverlib/rom.h	/^#define ROM_I2CMasterInitExpClk /;"	d
ROM_I2CMasterIntClear	driverlib/rom.h	/^#define ROM_I2CMasterIntClear /;"	d
ROM_I2CMasterIntClearEx	driverlib/rom.h	/^#define ROM_I2CMasterIntClearEx /;"	d
ROM_I2CMasterIntDisable	driverlib/rom.h	/^#define ROM_I2CMasterIntDisable /;"	d
ROM_I2CMasterIntDisableEx	driverlib/rom.h	/^#define ROM_I2CMasterIntDisableEx /;"	d
ROM_I2CMasterIntEnable	driverlib/rom.h	/^#define ROM_I2CMasterIntEnable /;"	d
ROM_I2CMasterIntEnableEx	driverlib/rom.h	/^#define ROM_I2CMasterIntEnableEx /;"	d
ROM_I2CMasterIntStatus	driverlib/rom.h	/^#define ROM_I2CMasterIntStatus /;"	d
ROM_I2CMasterIntStatusEx	driverlib/rom.h	/^#define ROM_I2CMasterIntStatusEx /;"	d
ROM_I2CMasterLineStateGet	driverlib/rom.h	/^#define ROM_I2CMasterLineStateGet /;"	d
ROM_I2CMasterSlaveAddrSet	driverlib/rom.h	/^#define ROM_I2CMasterSlaveAddrSet /;"	d
ROM_I2CMasterTimeoutSet	driverlib/rom.h	/^#define ROM_I2CMasterTimeoutSet /;"	d
ROM_I2CRxFIFOConfigSet	driverlib/rom.h	/^#define ROM_I2CRxFIFOConfigSet /;"	d
ROM_I2CRxFIFOFlush	driverlib/rom.h	/^#define ROM_I2CRxFIFOFlush /;"	d
ROM_I2CSlaveACKOverride	driverlib/rom.h	/^#define ROM_I2CSlaveACKOverride /;"	d
ROM_I2CSlaveACKValueSet	driverlib/rom.h	/^#define ROM_I2CSlaveACKValueSet /;"	d
ROM_I2CSlaveAddressSet	driverlib/rom.h	/^#define ROM_I2CSlaveAddressSet /;"	d
ROM_I2CSlaveDataGet	driverlib/rom.h	/^#define ROM_I2CSlaveDataGet /;"	d
ROM_I2CSlaveDataPut	driverlib/rom.h	/^#define ROM_I2CSlaveDataPut /;"	d
ROM_I2CSlaveDisable	driverlib/rom.h	/^#define ROM_I2CSlaveDisable /;"	d
ROM_I2CSlaveEnable	driverlib/rom.h	/^#define ROM_I2CSlaveEnable /;"	d
ROM_I2CSlaveFIFODisable	driverlib/rom.h	/^#define ROM_I2CSlaveFIFODisable /;"	d
ROM_I2CSlaveFIFOEnable	driverlib/rom.h	/^#define ROM_I2CSlaveFIFOEnable /;"	d
ROM_I2CSlaveInit	driverlib/rom.h	/^#define ROM_I2CSlaveInit /;"	d
ROM_I2CSlaveIntClear	driverlib/rom.h	/^#define ROM_I2CSlaveIntClear /;"	d
ROM_I2CSlaveIntClearEx	driverlib/rom.h	/^#define ROM_I2CSlaveIntClearEx /;"	d
ROM_I2CSlaveIntDisable	driverlib/rom.h	/^#define ROM_I2CSlaveIntDisable /;"	d
ROM_I2CSlaveIntDisableEx	driverlib/rom.h	/^#define ROM_I2CSlaveIntDisableEx /;"	d
ROM_I2CSlaveIntEnable	driverlib/rom.h	/^#define ROM_I2CSlaveIntEnable /;"	d
ROM_I2CSlaveIntEnableEx	driverlib/rom.h	/^#define ROM_I2CSlaveIntEnableEx /;"	d
ROM_I2CSlaveIntStatus	driverlib/rom.h	/^#define ROM_I2CSlaveIntStatus /;"	d
ROM_I2CSlaveIntStatusEx	driverlib/rom.h	/^#define ROM_I2CSlaveIntStatusEx /;"	d
ROM_I2CSlaveStatus	driverlib/rom.h	/^#define ROM_I2CSlaveStatus /;"	d
ROM_I2CTABLE	driverlib/rom.h	/^#define ROM_I2CTABLE /;"	d
ROM_I2CTxFIFOConfigSet	driverlib/rom.h	/^#define ROM_I2CTxFIFOConfigSet /;"	d
ROM_I2CTxFIFOFlush	driverlib/rom.h	/^#define ROM_I2CTxFIFOFlush /;"	d
ROM_I2SConfigSetExpClk	driverlib/rom.h	/^#define ROM_I2SConfigSetExpClk /;"	d
ROM_I2SConfigSetExpClk	driverlib/rom_patch.h	/^#undef ROM_I2SConfigSetExpClk$/;"	d
ROM_I2SDataGet	driverlib/rom.h	/^#define ROM_I2SDataGet /;"	d
ROM_I2SDataGetNonBlocking	driverlib/rom.h	/^#define ROM_I2SDataGetNonBlocking /;"	d
ROM_I2SDataPut	driverlib/rom.h	/^#define ROM_I2SDataPut /;"	d
ROM_I2SDataPutNonBlocking	driverlib/rom.h	/^#define ROM_I2SDataPutNonBlocking /;"	d
ROM_I2SDisable	driverlib/rom.h	/^#define ROM_I2SDisable /;"	d
ROM_I2SEnable	driverlib/rom.h	/^#define ROM_I2SEnable /;"	d
ROM_I2SEnable	driverlib/rom_patch.h	/^#undef ROM_I2SEnable$/;"	d
ROM_I2SIntClear	driverlib/rom.h	/^#define ROM_I2SIntClear /;"	d
ROM_I2SIntDisable	driverlib/rom.h	/^#define ROM_I2SIntDisable /;"	d
ROM_I2SIntEnable	driverlib/rom.h	/^#define ROM_I2SIntEnable /;"	d
ROM_I2SIntRegister	driverlib/rom.h	/^#define ROM_I2SIntRegister /;"	d
ROM_I2SIntStatus	driverlib/rom.h	/^#define ROM_I2SIntStatus /;"	d
ROM_I2SIntUnregister	driverlib/rom.h	/^#define ROM_I2SIntUnregister /;"	d
ROM_I2SRxFIFODisable	driverlib/rom.h	/^#define ROM_I2SRxFIFODisable /;"	d
ROM_I2SRxFIFOEnable	driverlib/rom.h	/^#define ROM_I2SRxFIFOEnable /;"	d
ROM_I2SRxFIFOStatusGet	driverlib/rom.h	/^#define ROM_I2SRxFIFOStatusGet /;"	d
ROM_I2SSerializerConfig	driverlib/rom.h	/^#define ROM_I2SSerializerConfig /;"	d
ROM_I2STABLE	driverlib/rom.h	/^#define ROM_I2STABLE /;"	d
ROM_I2STxFIFODisable	driverlib/rom.h	/^#define ROM_I2STxFIFODisable /;"	d
ROM_I2STxFIFOEnable	driverlib/rom.h	/^#define ROM_I2STxFIFOEnable /;"	d
ROM_I2STxFIFOStatusGet	driverlib/rom.h	/^#define ROM_I2STxFIFOStatusGet /;"	d
ROM_INTERRUPTTABLE	driverlib/rom.h	/^#define ROM_INTERRUPTTABLE /;"	d
ROM_IntDisable	driverlib/rom.h	/^#define ROM_IntDisable /;"	d
ROM_IntDisable	driverlib/rom_patch.h	/^#undef ROM_IntDisable$/;"	d
ROM_IntEnable	driverlib/rom.h	/^#define ROM_IntEnable /;"	d
ROM_IntEnable	driverlib/rom_patch.h	/^#undef ROM_IntEnable$/;"	d
ROM_IntMasterDisable	driverlib/rom.h	/^#define ROM_IntMasterDisable /;"	d
ROM_IntMasterEnable	driverlib/rom.h	/^#define ROM_IntMasterEnable /;"	d
ROM_IntPendClear	driverlib/rom.h	/^#define ROM_IntPendClear /;"	d
ROM_IntPendSet	driverlib/rom.h	/^#define ROM_IntPendSet /;"	d
ROM_IntPendSet	driverlib/rom_patch.h	/^#undef ROM_IntPendSet$/;"	d
ROM_IntPriorityGet	driverlib/rom.h	/^#define ROM_IntPriorityGet /;"	d
ROM_IntPriorityGroupingGet	driverlib/rom.h	/^#define ROM_IntPriorityGroupingGet /;"	d
ROM_IntPriorityGroupingSet	driverlib/rom.h	/^#define ROM_IntPriorityGroupingSet /;"	d
ROM_IntPriorityMaskGet	driverlib/rom.h	/^#define ROM_IntPriorityMaskGet /;"	d
ROM_IntPriorityMaskSet	driverlib/rom.h	/^#define ROM_IntPriorityMaskSet /;"	d
ROM_IntPrioritySet	driverlib/rom.h	/^#define ROM_IntPrioritySet /;"	d
ROM_IntRegister	driverlib/rom.h	/^#define ROM_IntRegister /;"	d
ROM_IntUnregister	driverlib/rom.h	/^#define ROM_IntUnregister /;"	d
ROM_IntVTableBaseSet	driverlib/rom.h	/^#define ROM_IntVTableBaseSet /;"	d
ROM_PINTABLE	driverlib/rom.h	/^#define ROM_PINTABLE /;"	d
ROM_PRCMCC3200MCUInit	driverlib/rom_patch.h	/^#undef ROM_PRCMCC3200MCUInit$/;"	d
ROM_PRCMDeepSleepEnter	driverlib/rom.h	/^#define ROM_PRCMDeepSleepEnter /;"	d
ROM_PRCMHibernateEnter	driverlib/rom.h	/^#define ROM_PRCMHibernateEnter /;"	d
ROM_PRCMHibernateEnter	driverlib/rom_patch.h	/^#undef ROM_PRCMHibernateEnter$/;"	d
ROM_PRCMHibernateIntervalSet	driverlib/rom.h	/^#define ROM_PRCMHibernateIntervalSet /;"	d
ROM_PRCMHibernateIntervalSet	driverlib/rom_patch.h	/^#undef ROM_PRCMHibernateIntervalSet$/;"	d
ROM_PRCMHibernateWakeUpGPIOSelect	driverlib/rom.h	/^#define ROM_PRCMHibernateWakeUpGPIOSelect /;"	d
ROM_PRCMHibernateWakeUpGPIOSelect	driverlib/rom_patch.h	/^#undef ROM_PRCMHibernateWakeUpGPIOSelect$/;"	d
ROM_PRCMHibernateWakeupCauseGet	driverlib/rom.h	/^#define ROM_PRCMHibernateWakeupCauseGet /;"	d
ROM_PRCMHibernateWakeupCauseGet	driverlib/rom_patch.h	/^#undef ROM_PRCMHibernateWakeupCauseGet$/;"	d
ROM_PRCMHibernateWakeupSourceDisable	driverlib/rom.h	/^#define ROM_PRCMHibernateWakeupSourceDisable /;"	d
ROM_PRCMHibernateWakeupSourceDisable	driverlib/rom_patch.h	/^#undef ROM_PRCMHibernateWakeupSourceDisable$/;"	d
ROM_PRCMHibernateWakeupSourceEnable	driverlib/rom.h	/^#define ROM_PRCMHibernateWakeupSourceEnable /;"	d
ROM_PRCMHibernateWakeupSourceEnable	driverlib/rom_patch.h	/^#undef ROM_PRCMHibernateWakeupSourceEnable$/;"	d
ROM_PRCMI2SClockFreqSet	driverlib/rom.h	/^#define ROM_PRCMI2SClockFreqSet /;"	d
ROM_PRCMIntDisable	driverlib/rom.h	/^#define ROM_PRCMIntDisable /;"	d
ROM_PRCMIntDisable	driverlib/rom_patch.h	/^#undef ROM_PRCMIntDisable$/;"	d
ROM_PRCMIntEnable	driverlib/rom.h	/^#define ROM_PRCMIntEnable /;"	d
ROM_PRCMIntEnable	driverlib/rom_patch.h	/^#undef ROM_PRCMIntEnable$/;"	d
ROM_PRCMIntRegister	driverlib/rom.h	/^#define ROM_PRCMIntRegister /;"	d
ROM_PRCMIntStatus	driverlib/rom.h	/^#define ROM_PRCMIntStatus /;"	d
ROM_PRCMIntUnregister	driverlib/rom.h	/^#define ROM_PRCMIntUnregister /;"	d
ROM_PRCMLPDSEnter	driverlib/rom.h	/^#define ROM_PRCMLPDSEnter /;"	d
ROM_PRCMLPDSEnter	driverlib/rom_patch.h	/^#undef ROM_PRCMLPDSEnter$/;"	d
ROM_PRCMLPDSIntervalSet	driverlib/rom.h	/^#define ROM_PRCMLPDSIntervalSet /;"	d
ROM_PRCMLPDSRestoreInfoSet	driverlib/rom.h	/^#define ROM_PRCMLPDSRestoreInfoSet /;"	d
ROM_PRCMLPDSWakeUpGPIOSelect	driverlib/rom.h	/^#define ROM_PRCMLPDSWakeUpGPIOSelect /;"	d
ROM_PRCMLPDSWakeUpGPIOSelect	driverlib/rom_patch.h	/^#undef ROM_PRCMLPDSWakeUpGPIOSelect$/;"	d
ROM_PRCMLPDSWakeupCauseGet	driverlib/rom.h	/^#define ROM_PRCMLPDSWakeupCauseGet /;"	d
ROM_PRCMLPDSWakeupSourceDisable	driverlib/rom.h	/^#define ROM_PRCMLPDSWakeupSourceDisable /;"	d
ROM_PRCMLPDSWakeupSourceEnable	driverlib/rom.h	/^#define ROM_PRCMLPDSWakeupSourceEnable /;"	d
ROM_PRCMMCUReset	driverlib/rom.h	/^#define ROM_PRCMMCUReset /;"	d
ROM_PRCMOCRRegisterRead	driverlib/rom.h	/^#define ROM_PRCMOCRRegisterRead /;"	d
ROM_PRCMOCRRegisterRead	driverlib/rom_patch.h	/^#undef ROM_PRCMOCRRegisterRead$/;"	d
ROM_PRCMOCRRegisterWrite	driverlib/rom.h	/^#define ROM_PRCMOCRRegisterWrite /;"	d
ROM_PRCMOCRRegisterWrite	driverlib/rom_patch.h	/^#undef ROM_PRCMOCRRegisterWrite$/;"	d
ROM_PRCMPeripheralClkDisable	driverlib/rom.h	/^#define ROM_PRCMPeripheralClkDisable /;"	d
ROM_PRCMPeripheralClkDisable	driverlib/rom_patch.h	/^#undef ROM_PRCMPeripheralClkDisable$/;"	d
ROM_PRCMPeripheralClkEnable	driverlib/rom.h	/^#define ROM_PRCMPeripheralClkEnable /;"	d
ROM_PRCMPeripheralClkEnable	driverlib/rom_patch.h	/^#undef ROM_PRCMPeripheralClkEnable$/;"	d
ROM_PRCMPeripheralClockGet	driverlib/rom.h	/^#define ROM_PRCMPeripheralClockGet /;"	d
ROM_PRCMPeripheralReset	driverlib/rom.h	/^#define ROM_PRCMPeripheralReset /;"	d
ROM_PRCMPeripheralReset	driverlib/rom_patch.h	/^#undef ROM_PRCMPeripheralReset$/;"	d
ROM_PRCMPeripheralStatusGet	driverlib/rom.h	/^#define ROM_PRCMPeripheralStatusGet /;"	d
ROM_PRCMPeripheralStatusGet	driverlib/rom_patch.h	/^#undef ROM_PRCMPeripheralStatusGet$/;"	d
ROM_PRCMRTCGet	driverlib/rom.h	/^#define ROM_PRCMRTCGet /;"	d
ROM_PRCMRTCGet	driverlib/rom_patch.h	/^#undef ROM_PRCMRTCGet$/;"	d
ROM_PRCMRTCInUseGet	driverlib/rom.h	/^#define ROM_PRCMRTCInUseGet /;"	d
ROM_PRCMRTCInUseGet	driverlib/rom_patch.h	/^#undef ROM_PRCMRTCInUseGet$/;"	d
ROM_PRCMRTCInUseSet	driverlib/rom.h	/^#define ROM_PRCMRTCInUseSet /;"	d
ROM_PRCMRTCInUseSet	driverlib/rom_patch.h	/^#undef ROM_PRCMRTCInUseSet$/;"	d
ROM_PRCMRTCMatchGet	driverlib/rom.h	/^#define ROM_PRCMRTCMatchGet /;"	d
ROM_PRCMRTCMatchGet	driverlib/rom_patch.h	/^#undef ROM_PRCMRTCMatchGet$/;"	d
ROM_PRCMRTCMatchSet	driverlib/rom.h	/^#define ROM_PRCMRTCMatchSet /;"	d
ROM_PRCMRTCMatchSet	driverlib/rom_patch.h	/^#undef ROM_PRCMRTCMatchSet$/;"	d
ROM_PRCMRTCSet	driverlib/rom.h	/^#define ROM_PRCMRTCSet /;"	d
ROM_PRCMRTCSet	driverlib/rom_patch.h	/^#undef ROM_PRCMRTCSet$/;"	d
ROM_PRCMSRAMRetentionDisable	driverlib/rom.h	/^#define ROM_PRCMSRAMRetentionDisable /;"	d
ROM_PRCMSRAMRetentionEnable	driverlib/rom.h	/^#define ROM_PRCMSRAMRetentionEnable /;"	d
ROM_PRCMSleepEnter	driverlib/rom.h	/^#define ROM_PRCMSleepEnter /;"	d
ROM_PRCMSlowClkCtrGet	driverlib/rom.h	/^#define ROM_PRCMSlowClkCtrGet /;"	d
ROM_PRCMSlowClkCtrGet	driverlib/rom_patch.h	/^#undef ROM_PRCMSlowClkCtrGet$/;"	d
ROM_PRCMSlowClkCtrMatchGet	driverlib/rom.h	/^#define ROM_PRCMSlowClkCtrMatchGet /;"	d
ROM_PRCMSlowClkCtrMatchGet	driverlib/rom_patch.h	/^#undef ROM_PRCMSlowClkCtrMatchGet$/;"	d
ROM_PRCMSlowClkCtrMatchSet	driverlib/rom.h	/^#define ROM_PRCMSlowClkCtrMatchSet /;"	d
ROM_PRCMSlowClkCtrMatchSet	driverlib/rom_patch.h	/^#undef ROM_PRCMSlowClkCtrMatchSet$/;"	d
ROM_PRCMSysResetCauseGet	driverlib/rom.h	/^#define ROM_PRCMSysResetCauseGet /;"	d
ROM_PRCMSysResetCauseGet	driverlib/rom_patch.h	/^#undef ROM_PRCMSysResetCauseGet$/;"	d
ROM_PRCMTABLE	driverlib/rom.h	/^#define ROM_PRCMTABLE /;"	d
ROM_PinConfigGet	driverlib/rom.h	/^#define ROM_PinConfigGet /;"	d
ROM_PinConfigSet	driverlib/rom.h	/^#define ROM_PinConfigSet /;"	d
ROM_PinConfigSet	driverlib/rom_patch.h	/^#undef ROM_PinConfigSet$/;"	d
ROM_PinDirModeGet	driverlib/rom.h	/^#define ROM_PinDirModeGet /;"	d
ROM_PinDirModeSet	driverlib/rom.h	/^#define ROM_PinDirModeSet /;"	d
ROM_PinModeGet	driverlib/rom.h	/^#define ROM_PinModeGet /;"	d
ROM_PinModeSet	driverlib/rom.h	/^#define ROM_PinModeSet /;"	d
ROM_PinTypeADC	driverlib/rom.h	/^#define ROM_PinTypeADC /;"	d
ROM_PinTypeCamera	driverlib/rom.h	/^#define ROM_PinTypeCamera /;"	d
ROM_PinTypeGPIO	driverlib/rom.h	/^#define ROM_PinTypeGPIO /;"	d
ROM_PinTypeI2C	driverlib/rom.h	/^#define ROM_PinTypeI2C /;"	d
ROM_PinTypeI2S	driverlib/rom.h	/^#define ROM_PinTypeI2S /;"	d
ROM_PinTypeSDHost	driverlib/rom.h	/^#define ROM_PinTypeSDHost /;"	d
ROM_PinTypeSPI	driverlib/rom.h	/^#define ROM_PinTypeSPI /;"	d
ROM_PinTypeTimer	driverlib/rom.h	/^#define ROM_PinTypeTimer /;"	d
ROM_PinTypeUART	driverlib/rom.h	/^#define ROM_PinTypeUART /;"	d
ROM_SDHOSTTABLE	driverlib/rom.h	/^#define ROM_SDHOSTTABLE /;"	d
ROM_SDHostBlockCountSet	driverlib/rom.h	/^#define ROM_SDHostBlockCountSet /;"	d
ROM_SDHostBlockCountSet	driverlib/rom_patch.h	/^#undef ROM_SDHostBlockCountSet$/;"	d
ROM_SDHostBlockSizeSet	driverlib/rom.h	/^#define ROM_SDHostBlockSizeSet /;"	d
ROM_SDHostCardErrorMaskGet	driverlib/rom_patch.h	/^#undef ROM_SDHostCardErrorMaskGet$/;"	d
ROM_SDHostCardErrorMaskSet	driverlib/rom_patch.h	/^#undef ROM_SDHostCardErrorMaskSet$/;"	d
ROM_SDHostCmdReset	driverlib/rom.h	/^#define ROM_SDHostCmdReset /;"	d
ROM_SDHostCmdSend	driverlib/rom.h	/^#define ROM_SDHostCmdSend /;"	d
ROM_SDHostDataNonBlockingRead	driverlib/rom.h	/^#define ROM_SDHostDataNonBlockingRead /;"	d
ROM_SDHostDataNonBlockingRead	driverlib/rom_patch.h	/^#undef ROM_SDHostDataNonBlockingRead$/;"	d
ROM_SDHostDataNonBlockingWrite	driverlib/rom.h	/^#define ROM_SDHostDataNonBlockingWrite /;"	d
ROM_SDHostDataNonBlockingWrite	driverlib/rom_patch.h	/^#undef ROM_SDHostDataNonBlockingWrite$/;"	d
ROM_SDHostDataRead	driverlib/rom.h	/^#define ROM_SDHostDataRead /;"	d
ROM_SDHostDataRead	driverlib/rom_patch.h	/^#undef ROM_SDHostDataRead$/;"	d
ROM_SDHostDataWrite	driverlib/rom.h	/^#define ROM_SDHostDataWrite /;"	d
ROM_SDHostDataWrite	driverlib/rom_patch.h	/^#undef ROM_SDHostDataWrite$/;"	d
ROM_SDHostInit	driverlib/rom.h	/^#define ROM_SDHostInit /;"	d
ROM_SDHostIntClear	driverlib/rom.h	/^#define ROM_SDHostIntClear /;"	d
ROM_SDHostIntDisable	driverlib/rom.h	/^#define ROM_SDHostIntDisable /;"	d
ROM_SDHostIntEnable	driverlib/rom.h	/^#define ROM_SDHostIntEnable /;"	d
ROM_SDHostIntRegister	driverlib/rom.h	/^#define ROM_SDHostIntRegister /;"	d
ROM_SDHostIntStatus	driverlib/rom.h	/^#define ROM_SDHostIntStatus /;"	d
ROM_SDHostIntStatus	driverlib/rom_patch.h	/^#undef ROM_SDHostIntStatus$/;"	d
ROM_SDHostIntUnregister	driverlib/rom.h	/^#define ROM_SDHostIntUnregister /;"	d
ROM_SDHostRespGet	driverlib/rom.h	/^#define ROM_SDHostRespGet /;"	d
ROM_SDHostRespStatus	driverlib/rom.h	/^#define ROM_SDHostRespStatus /;"	d
ROM_SDHostSetExpClk	driverlib/rom.h	/^#define ROM_SDHostSetExpClk /;"	d
ROM_SHAMD5ConfigSet	driverlib/rom.h	/^#define ROM_SHAMD5ConfigSet /;"	d
ROM_SHAMD5DMADisable	driverlib/rom.h	/^#define ROM_SHAMD5DMADisable /;"	d
ROM_SHAMD5DMAEnable	driverlib/rom.h	/^#define ROM_SHAMD5DMAEnable /;"	d
ROM_SHAMD5DataLengthSet	driverlib/rom.h	/^#define ROM_SHAMD5DataLengthSet /;"	d
ROM_SHAMD5DataProcess	driverlib/rom.h	/^#define ROM_SHAMD5DataProcess /;"	d
ROM_SHAMD5DataWrite	driverlib/rom.h	/^#define ROM_SHAMD5DataWrite /;"	d
ROM_SHAMD5DataWriteNonBlocking	driverlib/rom.h	/^#define ROM_SHAMD5DataWriteNonBlocking /;"	d
ROM_SHAMD5HMACKeySet	driverlib/rom.h	/^#define ROM_SHAMD5HMACKeySet /;"	d
ROM_SHAMD5HMACPPKeyGenerate	driverlib/rom.h	/^#define ROM_SHAMD5HMACPPKeyGenerate /;"	d
ROM_SHAMD5HMACPPKeySet	driverlib/rom.h	/^#define ROM_SHAMD5HMACPPKeySet /;"	d
ROM_SHAMD5HMACProcess	driverlib/rom.h	/^#define ROM_SHAMD5HMACProcess /;"	d
ROM_SHAMD5IntClear	driverlib/rom.h	/^#define ROM_SHAMD5IntClear /;"	d
ROM_SHAMD5IntDisable	driverlib/rom.h	/^#define ROM_SHAMD5IntDisable /;"	d
ROM_SHAMD5IntEnable	driverlib/rom.h	/^#define ROM_SHAMD5IntEnable /;"	d
ROM_SHAMD5IntRegister	driverlib/rom.h	/^#define ROM_SHAMD5IntRegister /;"	d
ROM_SHAMD5IntStatus	driverlib/rom.h	/^#define ROM_SHAMD5IntStatus /;"	d
ROM_SHAMD5IntUnregister	driverlib/rom.h	/^#define ROM_SHAMD5IntUnregister /;"	d
ROM_SHAMD5ResultRead	driverlib/rom.h	/^#define ROM_SHAMD5ResultRead /;"	d
ROM_SHAMD5TABLE	driverlib/rom.h	/^#define ROM_SHAMD5TABLE /;"	d
ROM_SPICSDisable	driverlib/rom.h	/^#define ROM_SPICSDisable /;"	d
ROM_SPICSEnable	driverlib/rom.h	/^#define ROM_SPICSEnable /;"	d
ROM_SPIConfigSetExpClk	driverlib/rom.h	/^#define ROM_SPIConfigSetExpClk /;"	d
ROM_SPIConfigSetExpClk	driverlib/rom_patch.h	/^#undef ROM_SPIConfigSetExpClk$/;"	d
ROM_SPIDataGet	driverlib/rom.h	/^#define ROM_SPIDataGet /;"	d
ROM_SPIDataGetNonBlocking	driverlib/rom.h	/^#define ROM_SPIDataGetNonBlocking /;"	d
ROM_SPIDataPut	driverlib/rom.h	/^#define ROM_SPIDataPut /;"	d
ROM_SPIDataPutNonBlocking	driverlib/rom.h	/^#define ROM_SPIDataPutNonBlocking /;"	d
ROM_SPIDisable	driverlib/rom.h	/^#define ROM_SPIDisable /;"	d
ROM_SPIDmaDisable	driverlib/rom.h	/^#define ROM_SPIDmaDisable /;"	d
ROM_SPIDmaEnable	driverlib/rom.h	/^#define ROM_SPIDmaEnable /;"	d
ROM_SPIEnable	driverlib/rom.h	/^#define ROM_SPIEnable /;"	d
ROM_SPIFIFODisable	driverlib/rom.h	/^#define ROM_SPIFIFODisable /;"	d
ROM_SPIFIFOEnable	driverlib/rom.h	/^#define ROM_SPIFIFOEnable /;"	d
ROM_SPIFIFOLevelGet	driverlib/rom.h	/^#define ROM_SPIFIFOLevelGet /;"	d
ROM_SPIFIFOLevelSet	driverlib/rom.h	/^#define ROM_SPIFIFOLevelSet /;"	d
ROM_SPIIntClear	driverlib/rom.h	/^#define ROM_SPIIntClear /;"	d
ROM_SPIIntDisable	driverlib/rom.h	/^#define ROM_SPIIntDisable /;"	d
ROM_SPIIntEnable	driverlib/rom.h	/^#define ROM_SPIIntEnable /;"	d
ROM_SPIIntRegister	driverlib/rom.h	/^#define ROM_SPIIntRegister /;"	d
ROM_SPIIntStatus	driverlib/rom.h	/^#define ROM_SPIIntStatus /;"	d
ROM_SPIIntUnregister	driverlib/rom.h	/^#define ROM_SPIIntUnregister /;"	d
ROM_SPIReset	driverlib/rom.h	/^#define ROM_SPIReset /;"	d
ROM_SPITABLE	driverlib/rom.h	/^#define ROM_SPITABLE /;"	d
ROM_SPITransfer	driverlib/rom.h	/^#define ROM_SPITransfer /;"	d
ROM_SPIWordCountSet	driverlib/rom.h	/^#define ROM_SPIWordCountSet /;"	d
ROM_SYSTICKTABLE	driverlib/rom.h	/^#define ROM_SYSTICKTABLE /;"	d
ROM_SysTickDisable	driverlib/rom.h	/^#define ROM_SysTickDisable /;"	d
ROM_SysTickEnable	driverlib/rom.h	/^#define ROM_SysTickEnable /;"	d
ROM_SysTickIntDisable	driverlib/rom.h	/^#define ROM_SysTickIntDisable /;"	d
ROM_SysTickIntEnable	driverlib/rom.h	/^#define ROM_SysTickIntEnable /;"	d
ROM_SysTickIntRegister	driverlib/rom.h	/^#define ROM_SysTickIntRegister /;"	d
ROM_SysTickIntUnregister	driverlib/rom.h	/^#define ROM_SysTickIntUnregister /;"	d
ROM_SysTickPeriodGet	driverlib/rom.h	/^#define ROM_SysTickPeriodGet /;"	d
ROM_SysTickPeriodSet	driverlib/rom.h	/^#define ROM_SysTickPeriodSet /;"	d
ROM_SysTickValueGet	driverlib/rom.h	/^#define ROM_SysTickValueGet /;"	d
ROM_TIMERTABLE	driverlib/rom.h	/^#define ROM_TIMERTABLE /;"	d
ROM_TimerConfigure	driverlib/rom.h	/^#define ROM_TimerConfigure /;"	d
ROM_TimerConfigure	driverlib/rom_patch.h	/^#undef ROM_TimerConfigure$/;"	d
ROM_TimerControlEvent	driverlib/rom.h	/^#define ROM_TimerControlEvent /;"	d
ROM_TimerControlLevel	driverlib/rom.h	/^#define ROM_TimerControlLevel /;"	d
ROM_TimerControlStall	driverlib/rom.h	/^#define ROM_TimerControlStall /;"	d
ROM_TimerDMAEventGet	driverlib/rom_patch.h	/^#undef ROM_TimerDMAEventGet$/;"	d
ROM_TimerDMAEventSet	driverlib/rom_patch.h	/^#undef ROM_TimerDMAEventSet$/;"	d
ROM_TimerDisable	driverlib/rom.h	/^#define ROM_TimerDisable /;"	d
ROM_TimerEnable	driverlib/rom.h	/^#define ROM_TimerEnable /;"	d
ROM_TimerIntClear	driverlib/rom.h	/^#define ROM_TimerIntClear /;"	d
ROM_TimerIntDisable	driverlib/rom.h	/^#define ROM_TimerIntDisable /;"	d
ROM_TimerIntEnable	driverlib/rom.h	/^#define ROM_TimerIntEnable /;"	d
ROM_TimerIntRegister	driverlib/rom.h	/^#define ROM_TimerIntRegister /;"	d
ROM_TimerIntStatus	driverlib/rom.h	/^#define ROM_TimerIntStatus /;"	d
ROM_TimerIntUnregister	driverlib/rom.h	/^#define ROM_TimerIntUnregister /;"	d
ROM_TimerLoadGet	driverlib/rom.h	/^#define ROM_TimerLoadGet /;"	d
ROM_TimerLoadSet	driverlib/rom.h	/^#define ROM_TimerLoadSet /;"	d
ROM_TimerMatchGet	driverlib/rom.h	/^#define ROM_TimerMatchGet /;"	d
ROM_TimerMatchSet	driverlib/rom.h	/^#define ROM_TimerMatchSet /;"	d
ROM_TimerPrescaleGet	driverlib/rom.h	/^#define ROM_TimerPrescaleGet /;"	d
ROM_TimerPrescaleMatchGet	driverlib/rom.h	/^#define ROM_TimerPrescaleMatchGet /;"	d
ROM_TimerPrescaleMatchSet	driverlib/rom.h	/^#define ROM_TimerPrescaleMatchSet /;"	d
ROM_TimerPrescaleSet	driverlib/rom.h	/^#define ROM_TimerPrescaleSet /;"	d
ROM_TimerValueGet	driverlib/rom.h	/^#define ROM_TimerValueGet /;"	d
ROM_UARTBreakCtl	driverlib/rom.h	/^#define ROM_UARTBreakCtl /;"	d
ROM_UARTBusy	driverlib/rom.h	/^#define ROM_UARTBusy /;"	d
ROM_UARTCharGet	driverlib/rom.h	/^#define ROM_UARTCharGet /;"	d
ROM_UARTCharGetNonBlocking	driverlib/rom.h	/^#define ROM_UARTCharGetNonBlocking /;"	d
ROM_UARTCharPut	driverlib/rom.h	/^#define ROM_UARTCharPut /;"	d
ROM_UARTCharPutNonBlocking	driverlib/rom.h	/^#define ROM_UARTCharPutNonBlocking /;"	d
ROM_UARTCharsAvail	driverlib/rom.h	/^#define ROM_UARTCharsAvail /;"	d
ROM_UARTConfigGetExpClk	driverlib/rom.h	/^#define ROM_UARTConfigGetExpClk /;"	d
ROM_UARTConfigSetExpClk	driverlib/rom.h	/^#define ROM_UARTConfigSetExpClk /;"	d
ROM_UARTDMADisable	driverlib/rom.h	/^#define ROM_UARTDMADisable /;"	d
ROM_UARTDMAEnable	driverlib/rom.h	/^#define ROM_UARTDMAEnable /;"	d
ROM_UARTDisable	driverlib/rom.h	/^#define ROM_UARTDisable /;"	d
ROM_UARTEnable	driverlib/rom.h	/^#define ROM_UARTEnable /;"	d
ROM_UARTFIFODisable	driverlib/rom.h	/^#define ROM_UARTFIFODisable /;"	d
ROM_UARTFIFOEnable	driverlib/rom.h	/^#define ROM_UARTFIFOEnable /;"	d
ROM_UARTFIFOLevelGet	driverlib/rom.h	/^#define ROM_UARTFIFOLevelGet /;"	d
ROM_UARTFIFOLevelSet	driverlib/rom.h	/^#define ROM_UARTFIFOLevelSet /;"	d
ROM_UARTFlowControlGet	driverlib/rom.h	/^#define ROM_UARTFlowControlGet /;"	d
ROM_UARTFlowControlSet	driverlib/rom.h	/^#define ROM_UARTFlowControlSet /;"	d
ROM_UARTIntClear	driverlib/rom.h	/^#define ROM_UARTIntClear /;"	d
ROM_UARTIntDisable	driverlib/rom.h	/^#define ROM_UARTIntDisable /;"	d
ROM_UARTIntEnable	driverlib/rom.h	/^#define ROM_UARTIntEnable /;"	d
ROM_UARTIntRegister	driverlib/rom.h	/^#define ROM_UARTIntRegister /;"	d
ROM_UARTIntStatus	driverlib/rom.h	/^#define ROM_UARTIntStatus /;"	d
ROM_UARTIntUnregister	driverlib/rom.h	/^#define ROM_UARTIntUnregister /;"	d
ROM_UARTModemControlClear	driverlib/rom.h	/^#define ROM_UARTModemControlClear /;"	d
ROM_UARTModemControlClear	driverlib/rom_patch.h	/^#undef ROM_UARTModemControlClear$/;"	d
ROM_UARTModemControlGet	driverlib/rom.h	/^#define ROM_UARTModemControlGet /;"	d
ROM_UARTModemControlSet	driverlib/rom.h	/^#define ROM_UARTModemControlSet /;"	d
ROM_UARTModemControlSet	driverlib/rom_patch.h	/^#undef ROM_UARTModemControlSet$/;"	d
ROM_UARTModemStatusGet	driverlib/rom.h	/^#define ROM_UARTModemStatusGet /;"	d
ROM_UARTParityModeGet	driverlib/rom.h	/^#define ROM_UARTParityModeGet /;"	d
ROM_UARTParityModeSet	driverlib/rom.h	/^#define ROM_UARTParityModeSet /;"	d
ROM_UARTRxErrorClear	driverlib/rom.h	/^#define ROM_UARTRxErrorClear /;"	d
ROM_UARTRxErrorGet	driverlib/rom.h	/^#define ROM_UARTRxErrorGet /;"	d
ROM_UARTSpaceAvail	driverlib/rom.h	/^#define ROM_UARTSpaceAvail /;"	d
ROM_UARTTABLE	driverlib/rom.h	/^#define ROM_UARTTABLE /;"	d
ROM_UARTTxIntModeGet	driverlib/rom.h	/^#define ROM_UARTTxIntModeGet /;"	d
ROM_UARTTxIntModeSet	driverlib/rom.h	/^#define ROM_UARTTxIntModeSet /;"	d
ROM_UDMATABLE	driverlib/rom.h	/^#define ROM_UDMATABLE /;"	d
ROM_UTILSTABLE	driverlib/rom.h	/^#define ROM_UTILSTABLE /;"	d
ROM_UtilsDelay	driverlib/rom.h	/^#define ROM_UtilsDelay /;"	d
ROM_VERSION	driverlib/rom.h	/^#define ROM_VERSION /;"	d
ROM_WATCHDOGTABLE	driverlib/rom.h	/^#define ROM_WATCHDOGTABLE /;"	d
ROM_WatchdogEnable	driverlib/rom.h	/^#define ROM_WatchdogEnable /;"	d
ROM_WatchdogIntClear	driverlib/rom.h	/^#define ROM_WatchdogIntClear /;"	d
ROM_WatchdogIntRegister	driverlib/rom.h	/^#define ROM_WatchdogIntRegister /;"	d
ROM_WatchdogIntStatus	driverlib/rom.h	/^#define ROM_WatchdogIntStatus /;"	d
ROM_WatchdogIntUnregister	driverlib/rom.h	/^#define ROM_WatchdogIntUnregister /;"	d
ROM_WatchdogLock	driverlib/rom.h	/^#define ROM_WatchdogLock /;"	d
ROM_WatchdogLockState	driverlib/rom.h	/^#define ROM_WatchdogLockState /;"	d
ROM_WatchdogReloadGet	driverlib/rom.h	/^#define ROM_WatchdogReloadGet /;"	d
ROM_WatchdogReloadSet	driverlib/rom.h	/^#define ROM_WatchdogReloadSet /;"	d
ROM_WatchdogRunning	driverlib/rom.h	/^#define ROM_WatchdogRunning /;"	d
ROM_WatchdogStallDisable	driverlib/rom.h	/^#define ROM_WatchdogStallDisable /;"	d
ROM_WatchdogStallEnable	driverlib/rom.h	/^#define ROM_WatchdogStallEnable /;"	d
ROM_WatchdogUnlock	driverlib/rom.h	/^#define ROM_WatchdogUnlock /;"	d
ROM_WatchdogValueGet	driverlib/rom.h	/^#define ROM_WatchdogValueGet /;"	d
ROM_uDMAChannelAssign	driverlib/rom.h	/^#define ROM_uDMAChannelAssign /;"	d
ROM_uDMAChannelAttributeDisable	driverlib/rom.h	/^#define ROM_uDMAChannelAttributeDisable /;"	d
ROM_uDMAChannelAttributeEnable	driverlib/rom.h	/^#define ROM_uDMAChannelAttributeEnable /;"	d
ROM_uDMAChannelAttributeGet	driverlib/rom.h	/^#define ROM_uDMAChannelAttributeGet /;"	d
ROM_uDMAChannelControlSet	driverlib/rom.h	/^#define ROM_uDMAChannelControlSet /;"	d
ROM_uDMAChannelDisable	driverlib/rom.h	/^#define ROM_uDMAChannelDisable /;"	d
ROM_uDMAChannelEnable	driverlib/rom.h	/^#define ROM_uDMAChannelEnable /;"	d
ROM_uDMAChannelIsEnabled	driverlib/rom.h	/^#define ROM_uDMAChannelIsEnabled /;"	d
ROM_uDMAChannelModeGet	driverlib/rom.h	/^#define ROM_uDMAChannelModeGet /;"	d
ROM_uDMAChannelRequest	driverlib/rom.h	/^#define ROM_uDMAChannelRequest /;"	d
ROM_uDMAChannelScatterGatherSet	driverlib/rom.h	/^#define ROM_uDMAChannelScatterGatherSet /;"	d
ROM_uDMAChannelSizeGet	driverlib/rom.h	/^#define ROM_uDMAChannelSizeGet /;"	d
ROM_uDMAChannelTransferSet	driverlib/rom.h	/^#define ROM_uDMAChannelTransferSet /;"	d
ROM_uDMAControlAlternateBaseGet	driverlib/rom.h	/^#define ROM_uDMAControlAlternateBaseGet /;"	d
ROM_uDMAControlBaseGet	driverlib/rom.h	/^#define ROM_uDMAControlBaseGet /;"	d
ROM_uDMAControlBaseSet	driverlib/rom.h	/^#define ROM_uDMAControlBaseSet /;"	d
ROM_uDMADisable	driverlib/rom.h	/^#define ROM_uDMADisable /;"	d
ROM_uDMAEnable	driverlib/rom.h	/^#define ROM_uDMAEnable /;"	d
ROM_uDMAErrorStatusClear	driverlib/rom.h	/^#define ROM_uDMAErrorStatusClear /;"	d
ROM_uDMAErrorStatusGet	driverlib/rom.h	/^#define ROM_uDMAErrorStatusGet /;"	d
ROM_uDMAIntClear	driverlib/rom.h	/^#define ROM_uDMAIntClear /;"	d
ROM_uDMAIntRegister	driverlib/rom.h	/^#define ROM_uDMAIntRegister /;"	d
ROM_uDMAIntStatus	driverlib/rom.h	/^#define ROM_uDMAIntStatus /;"	d
ROM_uDMAIntUnregister	driverlib/rom.h	/^#define ROM_uDMAIntUnregister /;"	d
ROOT	driverlib/Makefile	/^ROOT=.$/;"	m
RTCU16MSecRegRead	driverlib/prcm.c	/^static unsigned short RTCU16MSecRegRead(void)$/;"	f	file:
RTCU16MSecRegWrite	driverlib/prcm.c	/^static void RTCU16MSecRegWrite(unsigned short u16Msec)$/;"	f	file:
RTCU32SecRegRead	driverlib/prcm.c	/^static unsigned long RTCU32SecRegRead(void)$/;"	f	file:
RTCU32SecRegWrite	driverlib/prcm.c	/^static void RTCU32SecRegWrite(unsigned long u32Msec)$/;"	f	file:
RTCUseSet	driverlib/prcm.c	/^static void RTCUseSet(void)$/;"	f	file:
RTC_MSEC_IN_U64MSEC	driverlib/prcm.c	/^#define RTC_MSEC_IN_U64MSEC(/;"	d	file:
RTC_MSEC_U16_REG_ADDR	driverlib/prcm.c	/^#define RTC_MSEC_U16_REG_ADDR /;"	d	file:
RTC_SECS_IN_U64MSEC	driverlib/prcm.c	/^#define RTC_SECS_IN_U64MSEC(/;"	d	file:
RTC_SECS_U32_REG_ADDR	driverlib/prcm.c	/^#define RTC_SECS_U32_REG_ADDR /;"	d	file:
RTC_U16MSEC_REG	driverlib/prcm.c	/^#define RTC_U16MSEC_REG /;"	d	file:
RTC_U16MSEC_REG_RD	driverlib/prcm.c	/^#define RTC_U16MSEC_REG_RD(/;"	d	file:
RTC_U16MSEC_REG_WR	driverlib/prcm.c	/^#define RTC_U16MSEC_REG_WR(/;"	d	file:
RTC_U32SECS_REG	driverlib/prcm.c	/^#define RTC_U32SECS_REG /;"	d	file:
RTC_U32SECS_REG_RD	driverlib/prcm.c	/^#define RTC_U32SECS_REG_RD(/;"	d	file:
RTC_U32SECS_REG_WR	driverlib/prcm.c	/^#define RTC_U32SECS_REG_WR(/;"	d	file:
RTC_U64MSEC_MK	driverlib/prcm.c	/^#define RTC_U64MSEC_MK(/;"	d	file:
RTC_USE_SET	driverlib/prcm.c	/^#define RTC_USE_SET(/;"	d	file:
RX_BUFFER_EMPTY	HardwareSerial.cpp	/^#define RX_BUFFER_EMPTY /;"	d	file:
RX_BUFFER_FULL	HardwareSerial.cpp	/^#define RX_BUFFER_FULL /;"	d	file:
ResetISR	startup_gcc.c	/^ResetISR(void)$/;"	f
S0	Energia.h	/^#define S0 /;"	d
S1	Energia.h	/^#define S1 /;"	d
S2	Energia.h	/^#define S2 /;"	d
S3	Energia.h	/^#define S3 /;"	d
S4	Energia.h	/^#define S4 /;"	d
SCC_U64MSEC_GET	driverlib/prcm.c	/^#define SCC_U64MSEC_GET(/;"	d	file:
SCC_U64MSEC_MATCH_GET	driverlib/prcm.c	/^#define SCC_U64MSEC_MATCH_GET(/;"	d	file:
SCC_U64MSEC_MATCH_SET	driverlib/prcm.c	/^#define SCC_U64MSEC_MATCH_SET(/;"	d	file:
SDHOST_BASE	inc/hw_memmap.h	/^#define SDHOST_BASE /;"	d
SDHOST_CMD_0	driverlib/sdhost.h	/^#define SDHOST_CMD_0 /;"	d
SDHOST_CMD_1	driverlib/sdhost.h	/^#define SDHOST_CMD_1 /;"	d
SDHOST_CMD_10	driverlib/sdhost.h	/^#define SDHOST_CMD_10 /;"	d
SDHOST_CMD_11	driverlib/sdhost.h	/^#define SDHOST_CMD_11 /;"	d
SDHOST_CMD_12	driverlib/sdhost.h	/^#define SDHOST_CMD_12 /;"	d
SDHOST_CMD_13	driverlib/sdhost.h	/^#define SDHOST_CMD_13 /;"	d
SDHOST_CMD_14	driverlib/sdhost.h	/^#define SDHOST_CMD_14 /;"	d
SDHOST_CMD_15	driverlib/sdhost.h	/^#define SDHOST_CMD_15 /;"	d
SDHOST_CMD_16	driverlib/sdhost.h	/^#define SDHOST_CMD_16 /;"	d
SDHOST_CMD_17	driverlib/sdhost.h	/^#define SDHOST_CMD_17 /;"	d
SDHOST_CMD_18	driverlib/sdhost.h	/^#define SDHOST_CMD_18 /;"	d
SDHOST_CMD_19	driverlib/sdhost.h	/^#define SDHOST_CMD_19 /;"	d
SDHOST_CMD_2	driverlib/sdhost.h	/^#define SDHOST_CMD_2 /;"	d
SDHOST_CMD_20	driverlib/sdhost.h	/^#define SDHOST_CMD_20 /;"	d
SDHOST_CMD_21	driverlib/sdhost.h	/^#define SDHOST_CMD_21 /;"	d
SDHOST_CMD_22	driverlib/sdhost.h	/^#define SDHOST_CMD_22 /;"	d
SDHOST_CMD_23	driverlib/sdhost.h	/^#define SDHOST_CMD_23 /;"	d
SDHOST_CMD_24	driverlib/sdhost.h	/^#define SDHOST_CMD_24 /;"	d
SDHOST_CMD_25	driverlib/sdhost.h	/^#define SDHOST_CMD_25 /;"	d
SDHOST_CMD_26	driverlib/sdhost.h	/^#define SDHOST_CMD_26 /;"	d
SDHOST_CMD_27	driverlib/sdhost.h	/^#define SDHOST_CMD_27 /;"	d
SDHOST_CMD_28	driverlib/sdhost.h	/^#define SDHOST_CMD_28 /;"	d
SDHOST_CMD_29	driverlib/sdhost.h	/^#define SDHOST_CMD_29 /;"	d
SDHOST_CMD_3	driverlib/sdhost.h	/^#define SDHOST_CMD_3 /;"	d
SDHOST_CMD_30	driverlib/sdhost.h	/^#define SDHOST_CMD_30 /;"	d
SDHOST_CMD_31	driverlib/sdhost.h	/^#define SDHOST_CMD_31 /;"	d
SDHOST_CMD_32	driverlib/sdhost.h	/^#define SDHOST_CMD_32 /;"	d
SDHOST_CMD_33	driverlib/sdhost.h	/^#define SDHOST_CMD_33 /;"	d
SDHOST_CMD_34	driverlib/sdhost.h	/^#define SDHOST_CMD_34 /;"	d
SDHOST_CMD_35	driverlib/sdhost.h	/^#define SDHOST_CMD_35 /;"	d
SDHOST_CMD_36	driverlib/sdhost.h	/^#define SDHOST_CMD_36 /;"	d
SDHOST_CMD_37	driverlib/sdhost.h	/^#define SDHOST_CMD_37 /;"	d
SDHOST_CMD_38	driverlib/sdhost.h	/^#define SDHOST_CMD_38 /;"	d
SDHOST_CMD_39	driverlib/sdhost.h	/^#define SDHOST_CMD_39 /;"	d
SDHOST_CMD_4	driverlib/sdhost.h	/^#define SDHOST_CMD_4 /;"	d
SDHOST_CMD_40	driverlib/sdhost.h	/^#define SDHOST_CMD_40 /;"	d
SDHOST_CMD_41	driverlib/sdhost.h	/^#define SDHOST_CMD_41 /;"	d
SDHOST_CMD_42	driverlib/sdhost.h	/^#define SDHOST_CMD_42 /;"	d
SDHOST_CMD_43	driverlib/sdhost.h	/^#define SDHOST_CMD_43 /;"	d
SDHOST_CMD_44	driverlib/sdhost.h	/^#define SDHOST_CMD_44 /;"	d
SDHOST_CMD_45	driverlib/sdhost.h	/^#define SDHOST_CMD_45 /;"	d
SDHOST_CMD_46	driverlib/sdhost.h	/^#define SDHOST_CMD_46 /;"	d
SDHOST_CMD_47	driverlib/sdhost.h	/^#define SDHOST_CMD_47 /;"	d
SDHOST_CMD_48	driverlib/sdhost.h	/^#define SDHOST_CMD_48 /;"	d
SDHOST_CMD_49	driverlib/sdhost.h	/^#define SDHOST_CMD_49 /;"	d
SDHOST_CMD_5	driverlib/sdhost.h	/^#define SDHOST_CMD_5 /;"	d
SDHOST_CMD_50	driverlib/sdhost.h	/^#define SDHOST_CMD_50 /;"	d
SDHOST_CMD_51	driverlib/sdhost.h	/^#define SDHOST_CMD_51 /;"	d
SDHOST_CMD_52	driverlib/sdhost.h	/^#define SDHOST_CMD_52 /;"	d
SDHOST_CMD_53	driverlib/sdhost.h	/^#define SDHOST_CMD_53 /;"	d
SDHOST_CMD_54	driverlib/sdhost.h	/^#define SDHOST_CMD_54 /;"	d
SDHOST_CMD_55	driverlib/sdhost.h	/^#define SDHOST_CMD_55 /;"	d
SDHOST_CMD_56	driverlib/sdhost.h	/^#define SDHOST_CMD_56 /;"	d
SDHOST_CMD_57	driverlib/sdhost.h	/^#define SDHOST_CMD_57 /;"	d
SDHOST_CMD_58	driverlib/sdhost.h	/^#define SDHOST_CMD_58 /;"	d
SDHOST_CMD_59	driverlib/sdhost.h	/^#define SDHOST_CMD_59 /;"	d
SDHOST_CMD_6	driverlib/sdhost.h	/^#define SDHOST_CMD_6 /;"	d
SDHOST_CMD_60	driverlib/sdhost.h	/^#define SDHOST_CMD_60 /;"	d
SDHOST_CMD_61	driverlib/sdhost.h	/^#define SDHOST_CMD_61 /;"	d
SDHOST_CMD_62	driverlib/sdhost.h	/^#define SDHOST_CMD_62 /;"	d
SDHOST_CMD_63	driverlib/sdhost.h	/^#define SDHOST_CMD_63 /;"	d
SDHOST_CMD_7	driverlib/sdhost.h	/^#define SDHOST_CMD_7 /;"	d
SDHOST_CMD_8	driverlib/sdhost.h	/^#define SDHOST_CMD_8 /;"	d
SDHOST_CMD_9	driverlib/sdhost.h	/^#define SDHOST_CMD_9 /;"	d
SDHOST_DMA_EN	driverlib/sdhost.h	/^#define SDHOST_DMA_EN /;"	d
SDHOST_INT_BADA	driverlib/sdhost.h	/^#define SDHOST_INT_BADA /;"	d
SDHOST_INT_BRR	driverlib/sdhost.h	/^#define SDHOST_INT_BRR /;"	d
SDHOST_INT_BWR	driverlib/sdhost.h	/^#define SDHOST_INT_BWR /;"	d
SDHOST_INT_CC	driverlib/sdhost.h	/^#define SDHOST_INT_CC /;"	d
SDHOST_INT_CEB	driverlib/sdhost.h	/^#define SDHOST_INT_CEB /;"	d
SDHOST_INT_CERR	driverlib/sdhost.h	/^#define SDHOST_INT_CERR /;"	d
SDHOST_INT_CTO	driverlib/sdhost.h	/^#define SDHOST_INT_CTO /;"	d
SDHOST_INT_DCRC	driverlib/sdhost.h	/^#define SDHOST_INT_DCRC /;"	d
SDHOST_INT_DEB	driverlib/sdhost.h	/^#define SDHOST_INT_DEB /;"	d
SDHOST_INT_DMARD	driverlib/sdhost.h	/^#define SDHOST_INT_DMARD /;"	d
SDHOST_INT_DMAWR	driverlib/sdhost.h	/^#define SDHOST_INT_DMAWR /;"	d
SDHOST_INT_DTO	driverlib/sdhost.h	/^#define SDHOST_INT_DTO /;"	d
SDHOST_INT_ERRI	driverlib/sdhost.h	/^#define SDHOST_INT_ERRI /;"	d
SDHOST_INT_TC	driverlib/sdhost.h	/^#define SDHOST_INT_TC /;"	d
SDHOST_MULTI_BLK	driverlib/sdhost.h	/^#define SDHOST_MULTI_BLK /;"	d
SDHOST_RD_CMD	driverlib/sdhost.h	/^#define SDHOST_RD_CMD /;"	d
SDHOST_RESP_10	driverlib/sdhost.h	/^#define SDHOST_RESP_10 /;"	d
SDHOST_RESP_32	driverlib/sdhost.h	/^#define SDHOST_RESP_32 /;"	d
SDHOST_RESP_54	driverlib/sdhost.h	/^#define SDHOST_RESP_54 /;"	d
SDHOST_RESP_76	driverlib/sdhost.h	/^#define SDHOST_RESP_76 /;"	d
SDHOST_RESP_LEN_136	driverlib/sdhost.h	/^#define SDHOST_RESP_LEN_136 /;"	d
SDHOST_RESP_LEN_48	driverlib/sdhost.h	/^#define SDHOST_RESP_LEN_48 /;"	d
SDHOST_RESP_LEN_48B	driverlib/sdhost.h	/^#define SDHOST_RESP_LEN_48B /;"	d
SDHOST_WR_CMD	driverlib/sdhost.h	/^#define SDHOST_WR_CMD /;"	d
SDHostBlockCountSet	driverlib/sdhost.c	/^SDHostBlockCountSet(unsigned long ulBase, unsigned short ulBlkCount)$/;"	f
SDHostBlockSizeSet	driverlib/sdhost.c	/^SDHostBlockSizeSet(unsigned long ulBase, unsigned short ulBlkSize)$/;"	f
SDHostCardErrorMaskGet	driverlib/sdhost.c	/^SDHostCardErrorMaskGet(unsigned long ulBase)$/;"	f
SDHostCardErrorMaskSet	driverlib/sdhost.c	/^SDHostCardErrorMaskSet(unsigned long ulBase, unsigned long ulErrMask)$/;"	f
SDHostCmdReset	driverlib/sdhost.c	/^SDHostCmdReset(unsigned long ulBase)$/;"	f
SDHostCmdSend	driverlib/sdhost.c	/^SDHostCmdSend(unsigned long ulBase, unsigned long ulCmd, unsigned ulArg)$/;"	f
SDHostDataNonBlockingRead	driverlib/sdhost.c	/^SDHostDataNonBlockingRead(unsigned long ulBase, unsigned long *pulData)$/;"	f
SDHostDataNonBlockingWrite	driverlib/sdhost.c	/^SDHostDataNonBlockingWrite(unsigned long ulBase, unsigned long ulData)$/;"	f
SDHostDataRead	driverlib/sdhost.c	/^SDHostDataRead(unsigned long ulBase, unsigned long *pulData)$/;"	f
SDHostDataWrite	driverlib/sdhost.c	/^SDHostDataWrite(unsigned long ulBase, unsigned long ulData)$/;"	f
SDHostInit	driverlib/sdhost.c	/^SDHostInit(unsigned long ulBase)$/;"	f
SDHostIntClear	driverlib/sdhost.c	/^SDHostIntClear(unsigned long ulBase,unsigned long ulIntFlags)$/;"	f
SDHostIntDisable	driverlib/sdhost.c	/^SDHostIntDisable(unsigned long ulBase,unsigned long ulIntFlags)$/;"	f
SDHostIntEnable	driverlib/sdhost.c	/^SDHostIntEnable(unsigned long ulBase,unsigned long ulIntFlags)$/;"	f
SDHostIntRegister	driverlib/sdhost.c	/^SDHostIntRegister(unsigned long ulBase, void (*pfnHandler)(void))$/;"	f
SDHostIntStatus	driverlib/sdhost.c	/^SDHostIntStatus(unsigned long ulBase)$/;"	f
SDHostIntUnregister	driverlib/sdhost.c	/^SDHostIntUnregister(unsigned long ulBase)$/;"	f
SDHostRespGet	driverlib/sdhost.c	/^SDHostRespGet(unsigned long ulBase, unsigned long ulRespnse[4])$/;"	f
SDHostSetExpClk	driverlib/sdhost.c	/^SDHostSetExpClk(unsigned long ulBase, unsigned long ulSDHostClk,$/;"	f
SELECT_SCC_U42BITS	driverlib/prcm.c	/^#define SELECT_SCC_U42BITS(/;"	d	file:
SERIAL_BUFFER_SIZE	HardwareSerial.h	/^#define SERIAL_BUFFER_SIZE /;"	d
SHAMD5ConfigSet	driverlib/shamd5.c	/^SHAMD5ConfigSet(uint32_t ui32Base, uint32_t ui32Mode)$/;"	f
SHAMD5DMADisable	driverlib/shamd5.c	/^SHAMD5DMADisable(uint32_t ui32Base)$/;"	f
SHAMD5DMAEnable	driverlib/shamd5.c	/^SHAMD5DMAEnable(uint32_t ui32Base)$/;"	f
SHAMD5DataLengthSet	driverlib/shamd5.c	/^SHAMD5DataLengthSet(uint32_t ui32Base, uint32_t ui32Length)$/;"	f
SHAMD5DataProcess	driverlib/shamd5.c	/^SHAMD5DataProcess(uint32_t ui32Base, uint8_t *pui8DataSrc,$/;"	f
SHAMD5DataWrite	driverlib/shamd5.c	/^SHAMD5DataWrite(uint32_t ui32Base, uint8_t *pui8Src)$/;"	f
SHAMD5DataWriteMultiple	driverlib/shamd5.c	/^SHAMD5DataWriteMultiple(uint32_t ui32Base, uint8_t *pui8DataSrc,$/;"	f	file:
SHAMD5DataWriteNonBlocking	driverlib/shamd5.c	/^SHAMD5DataWriteNonBlocking(uint32_t ui32Base, uint8_t *pui8Src)$/;"	f
SHAMD5HMACKeySet	driverlib/shamd5.c	/^SHAMD5HMACKeySet(uint32_t ui32Base, uint8_t *pui8Src)$/;"	f
SHAMD5HMACPPKeyGenerate	driverlib/shamd5.c	/^SHAMD5HMACPPKeyGenerate(uint32_t ui32Base, uint8_t *pui8Key,$/;"	f
SHAMD5HMACPPKeySet	driverlib/shamd5.c	/^SHAMD5HMACPPKeySet(uint32_t ui32Base, uint8_t *pui8Src)$/;"	f
SHAMD5HMACProcess	driverlib/shamd5.c	/^SHAMD5HMACProcess(uint32_t ui32Base, uint8_t *pui8DataSrc,$/;"	f
SHAMD5IntClear	driverlib/shamd5.c	/^SHAMD5IntClear(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
SHAMD5IntDisable	driverlib/shamd5.c	/^SHAMD5IntDisable(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
SHAMD5IntEnable	driverlib/shamd5.c	/^SHAMD5IntEnable(uint32_t ui32Base, uint32_t ui32IntFlags)$/;"	f
SHAMD5IntRegister	driverlib/shamd5.c	/^SHAMD5IntRegister(uint32_t ui32Base, void(*pfnHandler)(void))$/;"	f
SHAMD5IntStatus	driverlib/shamd5.c	/^SHAMD5IntStatus(uint32_t ui32Base, bool bMasked)$/;"	f
SHAMD5IntUnregister	driverlib/shamd5.c	/^SHAMD5IntUnregister(uint32_t ui32Base)$/;"	f
SHAMD5ResultRead	driverlib/shamd5.c	/^SHAMD5ResultRead(uint32_t ui32Base, uint8_t *pui8Dest)$/;"	f
SHAMD5_ALGO_HMAC_MD5	driverlib/shamd5.h	/^#define SHAMD5_ALGO_HMAC_MD5 /;"	d
SHAMD5_ALGO_HMAC_SHA1	driverlib/shamd5.h	/^#define SHAMD5_ALGO_HMAC_SHA1 /;"	d
SHAMD5_ALGO_HMAC_SHA224	driverlib/shamd5.h	/^#define SHAMD5_ALGO_HMAC_SHA224 /;"	d
SHAMD5_ALGO_HMAC_SHA256	driverlib/shamd5.h	/^#define SHAMD5_ALGO_HMAC_SHA256 /;"	d
SHAMD5_ALGO_MD5	driverlib/shamd5.h	/^#define SHAMD5_ALGO_MD5 /;"	d
SHAMD5_ALGO_SHA1	driverlib/shamd5.h	/^#define SHAMD5_ALGO_SHA1 /;"	d
SHAMD5_ALGO_SHA224	driverlib/shamd5.h	/^#define SHAMD5_ALGO_SHA224 /;"	d
SHAMD5_ALGO_SHA256	driverlib/shamd5.h	/^#define SHAMD5_ALGO_SHA256 /;"	d
SHAMD5_BASE	inc/hw_memmap.h	/^#define SHAMD5_BASE /;"	d
SHAMD5_DATA0_IN_DATA0_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA0_IN_DATA0_IN_M /;"	d
SHAMD5_DATA0_IN_DATA0_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA0_IN_DATA0_IN_S /;"	d
SHAMD5_DATA10_IN_DATA10_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA10_IN_DATA10_IN_M /;"	d
SHAMD5_DATA10_IN_DATA10_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA10_IN_DATA10_IN_S /;"	d
SHAMD5_DATA11_IN_DATA11_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA11_IN_DATA11_IN_M /;"	d
SHAMD5_DATA11_IN_DATA11_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA11_IN_DATA11_IN_S /;"	d
SHAMD5_DATA12_IN_DATA12_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA12_IN_DATA12_IN_M /;"	d
SHAMD5_DATA12_IN_DATA12_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA12_IN_DATA12_IN_S /;"	d
SHAMD5_DATA13_IN_DATA13_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA13_IN_DATA13_IN_M /;"	d
SHAMD5_DATA13_IN_DATA13_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA13_IN_DATA13_IN_S /;"	d
SHAMD5_DATA14_IN_DATA14_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA14_IN_DATA14_IN_M /;"	d
SHAMD5_DATA14_IN_DATA14_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA14_IN_DATA14_IN_S /;"	d
SHAMD5_DATA15_IN_DATA15_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA15_IN_DATA15_IN_M /;"	d
SHAMD5_DATA15_IN_DATA15_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA15_IN_DATA15_IN_S /;"	d
SHAMD5_DATA1_IN_DATA1_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA1_IN_DATA1_IN_M /;"	d
SHAMD5_DATA1_IN_DATA1_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA1_IN_DATA1_IN_S /;"	d
SHAMD5_DATA2_IN_DATA2_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA2_IN_DATA2_IN_M /;"	d
SHAMD5_DATA2_IN_DATA2_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA2_IN_DATA2_IN_S /;"	d
SHAMD5_DATA3_IN_DATA3_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA3_IN_DATA3_IN_M /;"	d
SHAMD5_DATA3_IN_DATA3_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA3_IN_DATA3_IN_S /;"	d
SHAMD5_DATA4_IN_DATA4_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA4_IN_DATA4_IN_M /;"	d
SHAMD5_DATA4_IN_DATA4_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA4_IN_DATA4_IN_S /;"	d
SHAMD5_DATA5_IN_DATA5_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA5_IN_DATA5_IN_M /;"	d
SHAMD5_DATA5_IN_DATA5_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA5_IN_DATA5_IN_S /;"	d
SHAMD5_DATA6_IN_DATA6_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA6_IN_DATA6_IN_M /;"	d
SHAMD5_DATA6_IN_DATA6_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA6_IN_DATA6_IN_S /;"	d
SHAMD5_DATA7_IN_DATA7_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA7_IN_DATA7_IN_M /;"	d
SHAMD5_DATA7_IN_DATA7_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA7_IN_DATA7_IN_S /;"	d
SHAMD5_DATA8_IN_DATA8_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA8_IN_DATA8_IN_M /;"	d
SHAMD5_DATA8_IN_DATA8_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA8_IN_DATA8_IN_S /;"	d
SHAMD5_DATA9_IN_DATA9_IN_M	inc/hw_shamd5.h	/^#define SHAMD5_DATA9_IN_DATA9_IN_M /;"	d
SHAMD5_DATA9_IN_DATA9_IN_S	inc/hw_shamd5.h	/^#define SHAMD5_DATA9_IN_DATA9_IN_S /;"	d
SHAMD5_DIGEST_COUNT_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_DIGEST_COUNT_DATA_M /;"	d
SHAMD5_DIGEST_COUNT_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_DIGEST_COUNT_DATA_S /;"	d
SHAMD5_HASH512_DIGEST_COUNT_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_DIGEST_COUNT_DATA_M /;"	d
SHAMD5_HASH512_DIGEST_COUNT_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_DIGEST_COUNT_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_A_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_A_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_A_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_A_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_B_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_B_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_B_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_B_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_C_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_C_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_C_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_C_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_D_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_D_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_D_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_D_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_E_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_E_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_E_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_E_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_F_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_F_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_F_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_F_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_G_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_G_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_G_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_G_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_H_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_H_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_H_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_H_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_I_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_I_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_I_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_I_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_J_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_J_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_J_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_J_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_K_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_K_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_K_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_K_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_L_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_L_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_L_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_L_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_M_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_M_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_M_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_M_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_N_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_N_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_N_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_N_DATA_S /;"	d
SHAMD5_HASH512_IDIGEST_O_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_O_DATA_M /;"	d
SHAMD5_HASH512_IDIGEST_O_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_IDIGEST_O_DATA_S /;"	d
SHAMD5_HASH512_LENGTH_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_LENGTH_DATA_M /;"	d
SHAMD5_HASH512_LENGTH_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_LENGTH_DATA_S /;"	d
SHAMD5_HASH512_MODE_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_MODE_DATA_M /;"	d
SHAMD5_HASH512_MODE_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_MODE_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_A_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_A_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_A_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_A_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_B_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_B_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_B_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_B_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_C_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_C_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_C_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_C_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_D_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_D_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_D_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_D_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_E_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_E_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_E_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_E_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_F_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_F_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_F_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_F_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_G_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_G_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_G_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_G_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_H_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_H_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_H_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_H_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_I_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_I_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_I_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_I_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_J_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_J_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_J_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_J_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_K_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_K_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_K_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_K_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_L_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_L_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_L_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_L_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_M_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_M_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_M_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_M_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_N_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_N_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_N_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_N_DATA_S /;"	d
SHAMD5_HASH512_ODIGEST_O_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_O_DATA_M /;"	d
SHAMD5_HASH512_ODIGEST_O_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_HASH512_ODIGEST_O_DATA_S /;"	d
SHAMD5_IDIGEST_A_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_A_DATA_M /;"	d
SHAMD5_IDIGEST_A_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_A_DATA_S /;"	d
SHAMD5_IDIGEST_B_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_B_DATA_M /;"	d
SHAMD5_IDIGEST_B_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_B_DATA_S /;"	d
SHAMD5_IDIGEST_C_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_C_DATA_M /;"	d
SHAMD5_IDIGEST_C_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_C_DATA_S /;"	d
SHAMD5_IDIGEST_D_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_D_DATA_M /;"	d
SHAMD5_IDIGEST_D_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_D_DATA_S /;"	d
SHAMD5_IDIGEST_E_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_E_DATA_M /;"	d
SHAMD5_IDIGEST_E_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_E_DATA_S /;"	d
SHAMD5_IDIGEST_F_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_F_DATA_M /;"	d
SHAMD5_IDIGEST_F_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_F_DATA_S /;"	d
SHAMD5_IDIGEST_G_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_G_DATA_M /;"	d
SHAMD5_IDIGEST_G_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_G_DATA_S /;"	d
SHAMD5_IDIGEST_H_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_H_DATA_M /;"	d
SHAMD5_IDIGEST_H_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_IDIGEST_H_DATA_S /;"	d
SHAMD5_INT_CONTEXT_READY	driverlib/shamd5.h	/^#define SHAMD5_INT_CONTEXT_READY /;"	d
SHAMD5_INT_DMA_CONTEXT_IN	driverlib/shamd5.h	/^#define SHAMD5_INT_DMA_CONTEXT_IN /;"	d
SHAMD5_INT_DMA_CONTEXT_OUT	driverlib/shamd5.h	/^#define SHAMD5_INT_DMA_CONTEXT_OUT /;"	d
SHAMD5_INT_DMA_DATA_IN	driverlib/shamd5.h	/^#define SHAMD5_INT_DMA_DATA_IN /;"	d
SHAMD5_INT_INPUT_READY	driverlib/shamd5.h	/^#define SHAMD5_INT_INPUT_READY /;"	d
SHAMD5_INT_OUTPUT_READY	driverlib/shamd5.h	/^#define SHAMD5_INT_OUTPUT_READY /;"	d
SHAMD5_INT_PARTHASH_READY	driverlib/shamd5.h	/^#define SHAMD5_INT_PARTHASH_READY /;"	d
SHAMD5_IRQENABLE_M_CONTEXT_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQENABLE_M_CONTEXT_READY /;"	d
SHAMD5_IRQENABLE_M_INPUT_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQENABLE_M_INPUT_READY /;"	d
SHAMD5_IRQENABLE_M_OUTPUT_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQENABLE_M_OUTPUT_READY /;"	d
SHAMD5_IRQENABLE_M_PARTHASH_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQENABLE_M_PARTHASH_READY /;"	d
SHAMD5_IRQSTATUS_CONTEXT_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQSTATUS_CONTEXT_READY /;"	d
SHAMD5_IRQSTATUS_INPUT_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQSTATUS_INPUT_READY /;"	d
SHAMD5_IRQSTATUS_OUTPUT_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQSTATUS_OUTPUT_READY /;"	d
SHAMD5_IRQSTATUS_PARTHASH_READY	inc/hw_shamd5.h	/^#define SHAMD5_IRQSTATUS_PARTHASH_READY /;"	d
SHAMD5_LENGTH_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_LENGTH_DATA_M /;"	d
SHAMD5_LENGTH_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_LENGTH_DATA_S /;"	d
SHAMD5_MODE_ALGO_CONSTANT	inc/hw_shamd5.h	/^#define SHAMD5_MODE_ALGO_CONSTANT /;"	d
SHAMD5_MODE_ALGO_M	inc/hw_shamd5.h	/^#define SHAMD5_MODE_ALGO_M /;"	d
SHAMD5_MODE_ALGO_MD5	driverlib/shamd5.c	/^#define SHAMD5_MODE_ALGO_MD5 /;"	d	file:
SHAMD5_MODE_ALGO_S	inc/hw_shamd5.h	/^#define SHAMD5_MODE_ALGO_S /;"	d
SHAMD5_MODE_ALGO_SHA1	driverlib/shamd5.c	/^#define SHAMD5_MODE_ALGO_SHA1 /;"	d	file:
SHAMD5_MODE_ALGO_SHA224	driverlib/shamd5.c	/^#define SHAMD5_MODE_ALGO_SHA224 /;"	d	file:
SHAMD5_MODE_ALGO_SHA256	driverlib/shamd5.c	/^#define SHAMD5_MODE_ALGO_SHA256 /;"	d	file:
SHAMD5_MODE_CLOSE_HASH	inc/hw_shamd5.h	/^#define SHAMD5_MODE_CLOSE_HASH /;"	d
SHAMD5_MODE_HMAC_KEY_PROC	inc/hw_shamd5.h	/^#define SHAMD5_MODE_HMAC_KEY_PROC /;"	d
SHAMD5_MODE_HMAC_OUTER_HASH	inc/hw_shamd5.h	/^#define SHAMD5_MODE_HMAC_OUTER_HASH /;"	d
SHAMD5_ODIGEST_A_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_A_DATA_M /;"	d
SHAMD5_ODIGEST_A_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_A_DATA_S /;"	d
SHAMD5_ODIGEST_B_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_B_DATA_M /;"	d
SHAMD5_ODIGEST_B_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_B_DATA_S /;"	d
SHAMD5_ODIGEST_C_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_C_DATA_M /;"	d
SHAMD5_ODIGEST_C_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_C_DATA_S /;"	d
SHAMD5_ODIGEST_D_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_D_DATA_M /;"	d
SHAMD5_ODIGEST_D_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_D_DATA_S /;"	d
SHAMD5_ODIGEST_E_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_E_DATA_M /;"	d
SHAMD5_ODIGEST_E_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_E_DATA_S /;"	d
SHAMD5_ODIGEST_F_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_F_DATA_M /;"	d
SHAMD5_ODIGEST_F_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_F_DATA_S /;"	d
SHAMD5_ODIGEST_G_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_G_DATA_M /;"	d
SHAMD5_ODIGEST_G_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_G_DATA_S /;"	d
SHAMD5_ODIGEST_H_DATA_M	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_H_DATA_M /;"	d
SHAMD5_ODIGEST_H_DATA_S	inc/hw_shamd5.h	/^#define SHAMD5_ODIGEST_H_DATA_S /;"	d
SHAMD5_O_DATA0_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA0_IN /;"	d
SHAMD5_O_DATA10_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA10_IN /;"	d
SHAMD5_O_DATA11_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA11_IN /;"	d
SHAMD5_O_DATA12_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA12_IN /;"	d
SHAMD5_O_DATA13_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA13_IN /;"	d
SHAMD5_O_DATA14_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA14_IN /;"	d
SHAMD5_O_DATA15_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA15_IN /;"	d
SHAMD5_O_DATA1_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA1_IN /;"	d
SHAMD5_O_DATA2_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA2_IN /;"	d
SHAMD5_O_DATA3_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA3_IN /;"	d
SHAMD5_O_DATA4_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA4_IN /;"	d
SHAMD5_O_DATA5_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA5_IN /;"	d
SHAMD5_O_DATA6_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA6_IN /;"	d
SHAMD5_O_DATA7_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA7_IN /;"	d
SHAMD5_O_DATA8_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA8_IN /;"	d
SHAMD5_O_DATA9_IN	inc/hw_shamd5.h	/^#define SHAMD5_O_DATA9_IN /;"	d
SHAMD5_O_DIGEST_COUNT	inc/hw_shamd5.h	/^#define SHAMD5_O_DIGEST_COUNT /;"	d
SHAMD5_O_HASH512_DIGEST_COUNT	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_DIGEST_COUNT /;"	d
SHAMD5_O_HASH512_IDIGEST_A	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_A /;"	d
SHAMD5_O_HASH512_IDIGEST_B	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_B /;"	d
SHAMD5_O_HASH512_IDIGEST_C	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_C /;"	d
SHAMD5_O_HASH512_IDIGEST_D	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_D /;"	d
SHAMD5_O_HASH512_IDIGEST_E	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_E /;"	d
SHAMD5_O_HASH512_IDIGEST_F	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_F /;"	d
SHAMD5_O_HASH512_IDIGEST_G	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_G /;"	d
SHAMD5_O_HASH512_IDIGEST_H	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_H /;"	d
SHAMD5_O_HASH512_IDIGEST_I	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_I /;"	d
SHAMD5_O_HASH512_IDIGEST_J	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_J /;"	d
SHAMD5_O_HASH512_IDIGEST_K	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_K /;"	d
SHAMD5_O_HASH512_IDIGEST_L	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_L /;"	d
SHAMD5_O_HASH512_IDIGEST_M	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_M /;"	d
SHAMD5_O_HASH512_IDIGEST_N	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_N /;"	d
SHAMD5_O_HASH512_IDIGEST_O	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_O /;"	d
SHAMD5_O_HASH512_IDIGEST_P	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_IDIGEST_P /;"	d
SHAMD5_O_HASH512_LENGTH	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_LENGTH /;"	d
SHAMD5_O_HASH512_MODE	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_MODE /;"	d
SHAMD5_O_HASH512_ODIGEST_A	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_A /;"	d
SHAMD5_O_HASH512_ODIGEST_B	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_B /;"	d
SHAMD5_O_HASH512_ODIGEST_C	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_C /;"	d
SHAMD5_O_HASH512_ODIGEST_D	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_D /;"	d
SHAMD5_O_HASH512_ODIGEST_E	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_E /;"	d
SHAMD5_O_HASH512_ODIGEST_F	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_F /;"	d
SHAMD5_O_HASH512_ODIGEST_G	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_G /;"	d
SHAMD5_O_HASH512_ODIGEST_H	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_H /;"	d
SHAMD5_O_HASH512_ODIGEST_I	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_I /;"	d
SHAMD5_O_HASH512_ODIGEST_J	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_J /;"	d
SHAMD5_O_HASH512_ODIGEST_K	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_K /;"	d
SHAMD5_O_HASH512_ODIGEST_L	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_L /;"	d
SHAMD5_O_HASH512_ODIGEST_M	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_M /;"	d
SHAMD5_O_HASH512_ODIGEST_N	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_N /;"	d
SHAMD5_O_HASH512_ODIGEST_O	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_O /;"	d
SHAMD5_O_HASH512_ODIGEST_P	inc/hw_shamd5.h	/^#define SHAMD5_O_HASH512_ODIGEST_P /;"	d
SHAMD5_O_IDIGEST_A	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_A /;"	d
SHAMD5_O_IDIGEST_B	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_B /;"	d
SHAMD5_O_IDIGEST_C	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_C /;"	d
SHAMD5_O_IDIGEST_D	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_D /;"	d
SHAMD5_O_IDIGEST_E	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_E /;"	d
SHAMD5_O_IDIGEST_F	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_F /;"	d
SHAMD5_O_IDIGEST_G	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_G /;"	d
SHAMD5_O_IDIGEST_H	inc/hw_shamd5.h	/^#define SHAMD5_O_IDIGEST_H /;"	d
SHAMD5_O_IRQENABLE	inc/hw_shamd5.h	/^#define SHAMD5_O_IRQENABLE /;"	d
SHAMD5_O_IRQSTATUS	inc/hw_shamd5.h	/^#define SHAMD5_O_IRQSTATUS /;"	d
SHAMD5_O_LENGTH	inc/hw_shamd5.h	/^#define SHAMD5_O_LENGTH /;"	d
SHAMD5_O_MODE	inc/hw_shamd5.h	/^#define SHAMD5_O_MODE /;"	d
SHAMD5_O_ODIGEST_A	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_A /;"	d
SHAMD5_O_ODIGEST_B	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_B /;"	d
SHAMD5_O_ODIGEST_C	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_C /;"	d
SHAMD5_O_ODIGEST_D	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_D /;"	d
SHAMD5_O_ODIGEST_E	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_E /;"	d
SHAMD5_O_ODIGEST_F	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_F /;"	d
SHAMD5_O_ODIGEST_G	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_G /;"	d
SHAMD5_O_ODIGEST_H	inc/hw_shamd5.h	/^#define SHAMD5_O_ODIGEST_H /;"	d
SHAMD5_O_REVISION	inc/hw_shamd5.h	/^#define SHAMD5_O_REVISION /;"	d
SHAMD5_O_SYSCONFIG	inc/hw_shamd5.h	/^#define SHAMD5_O_SYSCONFIG /;"	d
SHAMD5_O_SYSSTATUS	inc/hw_shamd5.h	/^#define SHAMD5_O_SYSSTATUS /;"	d
SHAMD5_REVISION_CUSTOM_M	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_CUSTOM_M /;"	d
SHAMD5_REVISION_CUSTOM_S	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_CUSTOM_S /;"	d
SHAMD5_REVISION_FUNC_M	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_FUNC_M /;"	d
SHAMD5_REVISION_FUNC_S	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_FUNC_S /;"	d
SHAMD5_REVISION_R_RTL_M	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_R_RTL_M /;"	d
SHAMD5_REVISION_R_RTL_S	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_R_RTL_S /;"	d
SHAMD5_REVISION_SCHEME_M	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_SCHEME_M /;"	d
SHAMD5_REVISION_SCHEME_S	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_SCHEME_S /;"	d
SHAMD5_REVISION_X_MAJOR_M	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_X_MAJOR_M /;"	d
SHAMD5_REVISION_X_MAJOR_S	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_X_MAJOR_S /;"	d
SHAMD5_REVISION_Y_MINOR_M	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_Y_MINOR_M /;"	d
SHAMD5_REVISION_Y_MINOR_S	inc/hw_shamd5.h	/^#define SHAMD5_REVISION_Y_MINOR_S /;"	d
SHAMD5_SYSCONFIG_PADVANCED	inc/hw_shamd5.h	/^#define SHAMD5_SYSCONFIG_PADVANCED /;"	d
SHAMD5_SYSCONFIG_PCONT_SWT	inc/hw_shamd5.h	/^#define SHAMD5_SYSCONFIG_PCONT_SWT /;"	d
SHAMD5_SYSCONFIG_PDMA_EN	inc/hw_shamd5.h	/^#define SHAMD5_SYSCONFIG_PDMA_EN /;"	d
SHAMD5_SYSCONFIG_PIT_EN	inc/hw_shamd5.h	/^#define SHAMD5_SYSCONFIG_PIT_EN /;"	d
SHAMD5_SYSSTATUS_RESETDONE	inc/hw_shamd5.h	/^#define SHAMD5_SYSSTATUS_RESETDONE /;"	d
SPICSDisable	driverlib/spi.c	/^void SPICSDisable(unsigned long ulBase)$/;"	f
SPICSEnable	driverlib/spi.c	/^void SPICSEnable(unsigned long ulBase)$/;"	f
SPIConfigSetExpClk	driverlib/spi.c	/^SPIConfigSetExpClk(unsigned long ulBase,unsigned long ulSPIClk,$/;"	f
SPIDataGet	driverlib/spi.c	/^SPIDataGet(unsigned long ulBase, unsigned long *pulData)$/;"	f
SPIDataGetNonBlocking	driverlib/spi.c	/^SPIDataGetNonBlocking(unsigned long ulBase, unsigned long *pulData)$/;"	f
SPIDataPut	driverlib/spi.c	/^SPIDataPut(unsigned long ulBase, unsigned long ulData)$/;"	f
SPIDataPutNonBlocking	driverlib/spi.c	/^SPIDataPutNonBlocking(unsigned long ulBase, unsigned long ulData)$/;"	f
SPIDisable	driverlib/spi.c	/^SPIDisable(unsigned long ulBase)$/;"	f
SPIDmaDisable	driverlib/spi.c	/^SPIDmaDisable(unsigned long ulBase, unsigned long ulFlags)$/;"	f
SPIDmaEnable	driverlib/spi.c	/^SPIDmaEnable(unsigned long ulBase, unsigned long ulFlags)$/;"	f
SPIDmaMaskGet	driverlib/spi.c	/^SPIDmaMaskGet(unsigned long ulBase)$/;"	f	file:
SPIEnable	driverlib/spi.c	/^SPIEnable(unsigned long ulBase)$/;"	f
SPIFIFODisable	driverlib/spi.c	/^SPIFIFODisable(unsigned long ulBase, unsigned long ulFlags)$/;"	f
SPIFIFOEnable	driverlib/spi.c	/^SPIFIFOEnable(unsigned long ulBase, unsigned long ulFlags)$/;"	f
SPIFIFOLevelGet	driverlib/spi.c	/^SPIFIFOLevelGet(unsigned long ulBase, unsigned long *pulTxLevel,$/;"	f
SPIFIFOLevelSet	driverlib/spi.c	/^void SPIFIFOLevelSet(unsigned long ulBase, unsigned long ulTxLevel,$/;"	f
SPIIntClear	driverlib/spi.c	/^SPIIntClear(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
SPIIntDisable	driverlib/spi.c	/^SPIIntDisable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
SPIIntEnable	driverlib/spi.c	/^SPIIntEnable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
SPIIntNumberGet	driverlib/spi.c	/^SPIIntNumberGet(unsigned long ulBase)$/;"	f	file:
SPIIntRegister	driverlib/spi.c	/^SPIIntRegister(unsigned long ulBase, void(*pfnHandler)(void))$/;"	f
SPIIntStatus	driverlib/spi.c	/^SPIIntStatus(unsigned long ulBase, tBoolean bMasked)$/;"	f
SPIIntUnregister	driverlib/spi.c	/^SPIIntUnregister(unsigned long ulBase)$/;"	f
SPIReset	driverlib/spi.c	/^SPIReset(unsigned long ulBase)$/;"	f
SPITransfer	driverlib/spi.c	/^long SPITransfer(unsigned long ulBase, unsigned char *ucDout,$/;"	f
SPITransfer16	driverlib/spi.c	/^static long SPITransfer16(unsigned long ulBase, unsigned short *usDout,$/;"	f	file:
SPITransfer32	driverlib/spi.c	/^static long SPITransfer32(unsigned long ulBase, unsigned long *ulDout,$/;"	f	file:
SPITransfer8	driverlib/spi.c	/^static long SPITransfer8(unsigned long ulBase, unsigned char *ucDout,$/;"	f	file:
SPIWordCountSet	driverlib/spi.c	/^SPIWordCountSet(unsigned long ulBase, unsigned long ulWordCount)$/;"	f
SPI_3PIN_MODE	driverlib/spi.h	/^#define SPI_3PIN_MODE /;"	d
SPI_4PIN_MODE	driverlib/spi.h	/^#define SPI_4PIN_MODE /;"	d
SPI_CONTINUE	Energia.h	/^#define SPI_CONTINUE /;"	d
SPI_CS_ACTIVEHIGH	driverlib/spi.h	/^#define SPI_CS_ACTIVEHIGH /;"	d
SPI_CS_ACTIVELOW	driverlib/spi.h	/^#define SPI_CS_ACTIVELOW /;"	d
SPI_CS_DISABLE	driverlib/spi.h	/^#define SPI_CS_DISABLE /;"	d
SPI_CS_ENABLE	driverlib/spi.h	/^#define SPI_CS_ENABLE /;"	d
SPI_HW_CTRL_CS	driverlib/spi.h	/^#define SPI_HW_CTRL_CS /;"	d
SPI_INT_DMARX	driverlib/spi.h	/^#define SPI_INT_DMARX /;"	d
SPI_INT_DMATX	driverlib/spi.h	/^#define SPI_INT_DMATX /;"	d
SPI_INT_EOW	driverlib/spi.h	/^#define SPI_INT_EOW /;"	d
SPI_INT_RX_FULL	driverlib/spi.h	/^#define SPI_INT_RX_FULL /;"	d
SPI_INT_RX_OVRFLOW	driverlib/spi.h	/^#define SPI_INT_RX_OVRFLOW /;"	d
SPI_INT_TX_EMPTY	driverlib/spi.h	/^#define SPI_INT_TX_EMPTY /;"	d
SPI_INT_TX_UDRFLOW	driverlib/spi.h	/^#define SPI_INT_TX_UDRFLOW /;"	d
SPI_INT_WKS	driverlib/spi.h	/^#define SPI_INT_WKS /;"	d
SPI_LAST	Energia.h	/^#define SPI_LAST /;"	d
SPI_MODE_MASTER	driverlib/spi.h	/^#define SPI_MODE_MASTER /;"	d
SPI_MODE_SLAVE	driverlib/spi.h	/^#define SPI_MODE_SLAVE /;"	d
SPI_RX_DMA	driverlib/spi.h	/^#define SPI_RX_DMA /;"	d
SPI_RX_FIFO	driverlib/spi.h	/^#define SPI_RX_FIFO /;"	d
SPI_SUB_MODE_0	driverlib/spi.h	/^#define SPI_SUB_MODE_0 /;"	d
SPI_SUB_MODE_1	driverlib/spi.h	/^#define SPI_SUB_MODE_1 /;"	d
SPI_SUB_MODE_2	driverlib/spi.h	/^#define SPI_SUB_MODE_2 /;"	d
SPI_SUB_MODE_3	driverlib/spi.h	/^#define SPI_SUB_MODE_3 /;"	d
SPI_SW_CTRL_CS	driverlib/spi.h	/^#define SPI_SW_CTRL_CS /;"	d
SPI_TURBO_OFF	driverlib/spi.h	/^#define SPI_TURBO_OFF /;"	d
SPI_TURBO_ON	driverlib/spi.h	/^#define SPI_TURBO_ON /;"	d
SPI_TX_DMA	driverlib/spi.h	/^#define SPI_TX_DMA /;"	d
SPI_TX_FIFO	driverlib/spi.h	/^#define SPI_TX_FIFO /;"	d
SPI_WL_16	driverlib/spi.h	/^#define SPI_WL_16 /;"	d
SPI_WL_32	driverlib/spi.h	/^#define SPI_WL_32 /;"	d
SPI_WL_8	driverlib/spi.h	/^#define SPI_WL_8 /;"	d
SRAM_BASE	inc/hw_memmap.h	/^#define SRAM_BASE /;"	d
SSPI_BASE	inc/hw_memmap.h	/^#define SSPI_BASE /;"	d
STACKDIE_CTRL_BASE	inc/hw_memmap.h	/^#define STACKDIE_CTRL_BASE /;"	d
STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK2_ACCSS_REQ	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK2_ACCSS_REQ /;"	d
STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK3_ACCSS_REQ	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK3_ACCSS_REQ /;"	d
STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_GRANT	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_GRANT /;"	d
STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_RELEASE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_RELEASE /;"	d
STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_GRANT	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_GRANT /;"	d
STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_REL	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_REL /;"	d
STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_INVAL_ACCSS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_INVAL_ACCSS /;"	d
STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_M /;"	d
STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_S /;"	d
STACK_DIE_CTRL_BUS_FAULT_CLR_CLEAR	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_BUS_FAULT_CLR_CLEAR /;"	d
STACK_DIE_CTRL_DMA_REQ_DMAREQ0	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_DMA_REQ_DMAREQ0 /;"	d
STACK_DIE_CTRL_DMA_REQ_DMAREQ1	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_DMA_REQ_DMAREQ1 /;"	d
STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_ACK	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_ACK /;"	d
STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_REQ	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_REQ /;"	d
STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK1	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK1 /;"	d
STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK2	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK2 /;"	d
STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK3	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK3 /;"	d
STACK_DIE_CTRL_MISC_CTL_FW_IRQ0	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_MISC_CTL_FW_IRQ0 /;"	d
STACK_DIE_CTRL_MISC_CTL_FW_IRQ1	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_MISC_CTL_FW_IRQ1 /;"	d
STACK_DIE_CTRL_MISC_CTL_FW_IRQ2	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_MISC_CTL_FW_IRQ2 /;"	d
STACK_DIE_CTRL_MISC_CTL_WDOG_RESET	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_MISC_CTL_WDOG_RESET /;"	d
STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK2	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK2 /;"	d
STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK3	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK3 /;"	d
STACK_DIE_CTRL_O_BASE_UP_IRQ_LOG	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_BASE_UP_IRQ_LOG /;"	d
STACK_DIE_CTRL_O_BUS_FAULT_ADDR	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_BUS_FAULT_ADDR /;"	d
STACK_DIE_CTRL_O_BUS_FAULT_CLR	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_BUS_FAULT_CLR /;"	d
STACK_DIE_CTRL_O_DMA_REQ	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_DMA_REQ /;"	d
STACK_DIE_CTRL_O_FMC_SLEEP_CTL	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_FMC_SLEEP_CTL /;"	d
STACK_DIE_CTRL_O_MISC_CTL	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_MISC_CTL /;"	d
STACK_DIE_CTRL_O_PADN_CTL_0	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_PADN_CTL_0 /;"	d
STACK_DIE_CTRL_O_RDSM_CFG_CPU	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_RDSM_CFG_CPU /;"	d
STACK_DIE_CTRL_O_RDSM_CFG_EE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_RDSM_CFG_EE /;"	d
STACK_DIE_CTRL_O_RESET_CAUSE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_RESET_CAUSE /;"	d
STACK_DIE_CTRL_O_SPIN_LOCK_MODE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_SPIN_LOCK_MODE /;"	d
STACK_DIE_CTRL_O_SRAM_JUMP_OFFSET_ADDR	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_SRAM_JUMP_OFFSET_ADDR /;"	d
STACK_DIE_CTRL_O_SR_MASTER_PRIORITY	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_SR_MASTER_PRIORITY /;"	d
STACK_DIE_CTRL_O_STK_CLK_EN	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_STK_CLK_EN /;"	d
STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK2	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK2 /;"	d
STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK3	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK3 /;"	d
STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK2	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK2 /;"	d
STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK3	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK3 /;"	d
STACK_DIE_CTRL_O_STK_UP_IRQ_LOG	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_STK_UP_IRQ_LOG /;"	d
STACK_DIE_CTRL_O_STK_UP_RESET	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_STK_UP_RESET /;"	d
STACK_DIE_CTRL_O_SW_DFT_CTL	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_SW_DFT_CTL /;"	d
STACK_DIE_CTRL_O_SW_REG1	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_SW_REG1 /;"	d
STACK_DIE_CTRL_O_SW_REG2	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_SW_REG2 /;"	d
STACK_DIE_CTRL_O_WDOG_TIMER_EVENT	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_O_WDOG_TIMER_EVENT /;"	d
STACK_DIE_CTRL_PADN_CTL_0_OEN1X	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_PADN_CTL_0_OEN1X /;"	d
STACK_DIE_CTRL_PADN_CTL_0_OEN2X	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_PADN_CTL_0_OEN2X /;"	d
STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DIN	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DIN /;"	d
STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DOUT	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DOUT /;"	d
STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_M /;"	d
STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_S /;"	d
STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_SENSE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_SENSE /;"	d
STACK_DIE_CTRL_RDSM_CFG_CPU_PIPELINE_FLDATA	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_CPU_PIPELINE_FLDATA /;"	d
STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_M /;"	d
STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_S /;"	d
STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_M /;"	d
STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_S /;"	d
STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_SENSE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_SENSE /;"	d
STACK_DIE_CTRL_RDSM_CFG_EE_PIPELINE_FLDATA	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_EE_PIPELINE_FLDATA /;"	d
STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_M /;"	d
STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_S /;"	d
STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_M /;"	d
STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_S /;"	d
STACK_DIE_CTRL_SPIN_LOCK_MODE_MODE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SPIN_LOCK_MODE_MODE /;"	d
STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_M /;"	d
STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_S /;"	d
STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_M /;"	d
STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_S /;"	d
STACK_DIE_CTRL_STK_CLK_EN_DFT_CTRL_CLK	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_CLK_EN_DFT_CTRL_CLK /;"	d
STACK_DIE_CTRL_STK_CLK_EN_SR_CLK	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_CLK_EN_SR_CLK /;"	d
STACK_DIE_CTRL_STK_CLK_EN_STK_UP_CLK	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_CLK_EN_STK_UP_CLK /;"	d
STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_BASE_UP_ACCSS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_BASE_UP_ACCSS /;"	d
STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_STK_UP_ACCSS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_STK_UP_ACCSS /;"	d
STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_BASE_UP_ACCSS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_BASE_UP_ACCSS /;"	d
STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_STK_UP_ACCSS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_STK_UP_ACCSS /;"	d
STACK_DIE_CTRL_STK_UP_ACC_REQ_BK2_ACCSS_REQ	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_UP_ACC_REQ_BK2_ACCSS_REQ /;"	d
STACK_DIE_CTRL_STK_UP_ACC_REQ_BK3_ACCSS_REQ	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_UP_ACC_REQ_BK3_ACCSS_REQ /;"	d
STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_GRANT	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_GRANT /;"	d
STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_REL	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_REL /;"	d
STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_GRANT	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_GRANT /;"	d
STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_REL	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_REL /;"	d
STACK_DIE_CTRL_STK_UP_RESET_UP_RESET	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_STK_UP_RESET_UP_RESET /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_CPU_DONE	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_CPU_DONE /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_CPU_FAIL	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_CPU_FAIL /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_FLBK0_OWNS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK0_OWNS /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_FLBK1_OWNS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK1_OWNS /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_FLBK2_OWNS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK2_OWNS /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_FLBK3_OWNS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK3_OWNS /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_FLBK4_OWNS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK4_OWNS /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_FL_CTRL_OWNS	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_FL_CTRL_OWNS /;"	d
STACK_DIE_CTRL_SW_DFT_CTL_SWIF_CPU_READ	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_DFT_CTL_SWIF_CPU_READ /;"	d
STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_M /;"	d
STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_S /;"	d
STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_M /;"	d
STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_S /;"	d
STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_M	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_M /;"	d
STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_S	inc/hw_stack_die_ctrl.h	/^#define STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_S /;"	d
SUFFIX	driverlib/Makefile	/^SUFFIX=-cm4f$/;"	m
SYSTEM_CONTROL_BASE	inc/hw_memmap.h	/^#define SYSTEM_CONTROL_BASE /;"	d
SYSTICKHZ	wiring.c	/^#define SYSTICKHZ /;"	d	file:
SYSTICKMS	wiring.c	/^#define SYSTICKMS /;"	d	file:
SYSTICK_INT_PRIORITY	wiring.c	/^#define SYSTICK_INT_PRIORITY /;"	d	file:
SYS_CLK	driverlib/prcm.c	/^#define SYS_CLK /;"	d	file:
Serial	HardwareSerial.cpp	/^HardwareSerial Serial;$/;"	v
Server	Server.h	/^class Server : public Print {$/;"	c
SetupTransfer	udma_if.c	/^void SetupTransfer($/;"	f
Stream	Stream.h	/^    Stream() {_timeout=1000;}$/;"	f	class:Stream
Stream	Stream.h	/^class Stream : public Print$/;"	c
Stream_h	Stream.h	/^#define Stream_h$/;"	d
String	WString.cpp	/^String::String(String &&rval)$/;"	f	class:String
String	WString.cpp	/^String::String(StringSumHelper &&rval)$/;"	f	class:String
String	WString.cpp	/^String::String(char c)$/;"	f	class:String
String	WString.cpp	/^String::String(const String &value)$/;"	f	class:String
String	WString.cpp	/^String::String(const __FlashStringHelper *pstr)$/;"	f	class:String
String	WString.cpp	/^String::String(const char *cstr)$/;"	f	class:String
String	WString.cpp	/^String::String(double value, unsigned char decimalPlaces)$/;"	f	class:String
String	WString.cpp	/^String::String(float value, unsigned char decimalPlaces)$/;"	f	class:String
String	WString.cpp	/^String::String(int value, unsigned char base)$/;"	f	class:String
String	WString.cpp	/^String::String(long value, unsigned char base)$/;"	f	class:String
String	WString.cpp	/^String::String(unsigned char value, unsigned char base)$/;"	f	class:String
String	WString.cpp	/^String::String(unsigned int value, unsigned char base)$/;"	f	class:String
String	WString.cpp	/^String::String(unsigned long value, unsigned char base)$/;"	f	class:String
String	WString.h	/^class String$/;"	c
StringIfHelper	WString.h	/^	void StringIfHelper() const {}$/;"	f	class:String
StringSumHelper	WString.h	/^	StringSumHelper(char c) : String(c) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(const String &s) : String(s) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(const char *p) : String(p) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(double num) : String(num) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(float num) : String(num) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(int num) : String(num) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(long num) : String(num) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(unsigned char num) : String(num) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(unsigned int num) : String(num) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^	StringSumHelper(unsigned long num) : String(num) {}$/;"	f	class:StringSumHelper
StringSumHelper	WString.h	/^class StringSumHelper : public String$/;"	c
String_class_h	WString.h	/^#define String_class_h$/;"	d
SysTickCbFuncs	wiring.c	/^static void (*SysTickCbFuncs[8])(uint32_t ui32TimeMS);$/;"	v	file:
SysTickDisable	driverlib/systick.c	/^SysTickDisable(void)$/;"	f
SysTickEnable	driverlib/systick.c	/^SysTickEnable(void)$/;"	f
SysTickIntDisable	driverlib/systick.c	/^SysTickIntDisable(void)$/;"	f
SysTickIntEnable	driverlib/systick.c	/^SysTickIntEnable(void)$/;"	f
SysTickIntHandler	wiring.c	/^void SysTickIntHandler(void)$/;"	f
SysTickIntRegister	driverlib/systick.c	/^SysTickIntRegister(void (*pfnHandler)(void))$/;"	f
SysTickIntUnregister	driverlib/systick.c	/^SysTickIntUnregister(void)$/;"	f
SysTickPeriodGet	driverlib/systick.c	/^SysTickPeriodGet(void)$/;"	f
SysTickPeriodSet	driverlib/systick.c	/^SysTickPeriodSet(unsigned long ulPeriod)$/;"	f
SysTickValueGet	driverlib/systick.c	/^SysTickValueGet(void)$/;"	f
TIMERA0A	Energia.h	/^#define TIMERA0A /;"	d
TIMERA0B	Energia.h	/^#define TIMERA0B /;"	d
TIMERA0_BASE	inc/hw_memmap.h	/^#define TIMERA0_BASE /;"	d
TIMERA1A	Energia.h	/^#define TIMERA1A /;"	d
TIMERA1B	Energia.h	/^#define TIMERA1B /;"	d
TIMERA1_BASE	inc/hw_memmap.h	/^#define TIMERA1_BASE /;"	d
TIMERA2A	Energia.h	/^#define TIMERA2A /;"	d
TIMERA2B	Energia.h	/^#define TIMERA2B /;"	d
TIMERA2_BASE	inc/hw_memmap.h	/^#define TIMERA2_BASE /;"	d
TIMERA3A	Energia.h	/^#define TIMERA3A /;"	d
TIMERA3B	Energia.h	/^#define TIMERA3B /;"	d
TIMERA3_BASE	inc/hw_memmap.h	/^#define TIMERA3_BASE /;"	d
TIMER_0A_SYNC	driverlib/timer.h	/^#define TIMER_0A_SYNC /;"	d
TIMER_0B_SYNC	driverlib/timer.h	/^#define TIMER_0B_SYNC /;"	d
TIMER_1A_SYNC	driverlib/timer.h	/^#define TIMER_1A_SYNC /;"	d
TIMER_1B_SYNC	driverlib/timer.h	/^#define TIMER_1B_SYNC /;"	d
TIMER_2A_SYNC	driverlib/timer.h	/^#define TIMER_2A_SYNC /;"	d
TIMER_2B_SYNC	driverlib/timer.h	/^#define TIMER_2B_SYNC /;"	d
TIMER_3A_SYNC	driverlib/timer.h	/^#define TIMER_3A_SYNC /;"	d
TIMER_3B_SYNC	driverlib/timer.h	/^#define TIMER_3B_SYNC /;"	d
TIMER_A	driverlib/timer.h	/^#define TIMER_A /;"	d
TIMER_B	driverlib/timer.h	/^#define TIMER_B /;"	d
TIMER_BOTH	driverlib/timer.h	/^#define TIMER_BOTH /;"	d
TIMER_CAPA_EVENT	driverlib/timer.h	/^#define TIMER_CAPA_EVENT /;"	d
TIMER_CAPA_MATCH	driverlib/timer.h	/^#define TIMER_CAPA_MATCH /;"	d
TIMER_CAPB_EVENT	driverlib/timer.h	/^#define TIMER_CAPB_EVENT /;"	d
TIMER_CAPB_MATCH	driverlib/timer.h	/^#define TIMER_CAPB_MATCH /;"	d
TIMER_CFG_16_BIT	inc/hw_timer.h	/^#define TIMER_CFG_16_BIT /;"	d
TIMER_CFG_32_BIT_RTC	inc/hw_timer.h	/^#define TIMER_CFG_32_BIT_RTC /;"	d
TIMER_CFG_32_BIT_TIMER	inc/hw_timer.h	/^#define TIMER_CFG_32_BIT_TIMER /;"	d
TIMER_CFG_A_CAP_COUNT	driverlib/timer.h	/^#define TIMER_CFG_A_CAP_COUNT /;"	d
TIMER_CFG_A_CAP_COUNT_UP	driverlib/timer.h	/^#define TIMER_CFG_A_CAP_COUNT_UP /;"	d
TIMER_CFG_A_CAP_TIME	driverlib/timer.h	/^#define TIMER_CFG_A_CAP_TIME /;"	d
TIMER_CFG_A_CAP_TIME_UP	driverlib/timer.h	/^#define TIMER_CFG_A_CAP_TIME_UP /;"	d
TIMER_CFG_A_ONE_SHOT	driverlib/timer.h	/^#define TIMER_CFG_A_ONE_SHOT /;"	d
TIMER_CFG_A_ONE_SHOT_UP	driverlib/timer.h	/^#define TIMER_CFG_A_ONE_SHOT_UP /;"	d
TIMER_CFG_A_PERIODIC	driverlib/timer.h	/^#define TIMER_CFG_A_PERIODIC /;"	d
TIMER_CFG_A_PERIODIC_UP	driverlib/timer.h	/^#define TIMER_CFG_A_PERIODIC_UP /;"	d
TIMER_CFG_A_PWM	driverlib/timer.h	/^#define TIMER_CFG_A_PWM /;"	d
TIMER_CFG_B_CAP_COUNT	driverlib/timer.h	/^#define TIMER_CFG_B_CAP_COUNT /;"	d
TIMER_CFG_B_CAP_COUNT_UP	driverlib/timer.h	/^#define TIMER_CFG_B_CAP_COUNT_UP /;"	d
TIMER_CFG_B_CAP_TIME	driverlib/timer.h	/^#define TIMER_CFG_B_CAP_TIME /;"	d
TIMER_CFG_B_CAP_TIME_UP	driverlib/timer.h	/^#define TIMER_CFG_B_CAP_TIME_UP /;"	d
TIMER_CFG_B_ONE_SHOT	driverlib/timer.h	/^#define TIMER_CFG_B_ONE_SHOT /;"	d
TIMER_CFG_B_ONE_SHOT_UP	driverlib/timer.h	/^#define TIMER_CFG_B_ONE_SHOT_UP /;"	d
TIMER_CFG_B_PERIODIC	driverlib/timer.h	/^#define TIMER_CFG_B_PERIODIC /;"	d
TIMER_CFG_B_PERIODIC_UP	driverlib/timer.h	/^#define TIMER_CFG_B_PERIODIC_UP /;"	d
TIMER_CFG_B_PWM	driverlib/timer.h	/^#define TIMER_CFG_B_PWM /;"	d
TIMER_CFG_CFG_MSK	inc/hw_timer.h	/^#define TIMER_CFG_CFG_MSK /;"	d
TIMER_CFG_M	inc/hw_timer.h	/^#define TIMER_CFG_M /;"	d
TIMER_CFG_ONE_SHOT	driverlib/timer.h	/^#define TIMER_CFG_ONE_SHOT /;"	d
TIMER_CFG_ONE_SHOT_UP	driverlib/timer.h	/^#define TIMER_CFG_ONE_SHOT_UP /;"	d
TIMER_CFG_PERIODIC	driverlib/timer.h	/^#define TIMER_CFG_PERIODIC /;"	d
TIMER_CFG_PERIODIC_UP	driverlib/timer.h	/^#define TIMER_CFG_PERIODIC_UP /;"	d
TIMER_CFG_SPLIT_PAIR	driverlib/timer.h	/^#define TIMER_CFG_SPLIT_PAIR /;"	d
TIMER_CTL_RTCEN	inc/hw_timer.h	/^#define TIMER_CTL_RTCEN /;"	d
TIMER_CTL_TAEN	inc/hw_timer.h	/^#define TIMER_CTL_TAEN /;"	d
TIMER_CTL_TAEVENT_BOTH	inc/hw_timer.h	/^#define TIMER_CTL_TAEVENT_BOTH /;"	d
TIMER_CTL_TAEVENT_M	inc/hw_timer.h	/^#define TIMER_CTL_TAEVENT_M /;"	d
TIMER_CTL_TAEVENT_MSK	inc/hw_timer.h	/^#define TIMER_CTL_TAEVENT_MSK /;"	d
TIMER_CTL_TAEVENT_NEG	inc/hw_timer.h	/^#define TIMER_CTL_TAEVENT_NEG /;"	d
TIMER_CTL_TAEVENT_POS	inc/hw_timer.h	/^#define TIMER_CTL_TAEVENT_POS /;"	d
TIMER_CTL_TAOTE	inc/hw_timer.h	/^#define TIMER_CTL_TAOTE /;"	d
TIMER_CTL_TAPWML	inc/hw_timer.h	/^#define TIMER_CTL_TAPWML /;"	d
TIMER_CTL_TASTALL	inc/hw_timer.h	/^#define TIMER_CTL_TASTALL /;"	d
TIMER_CTL_TBEN	inc/hw_timer.h	/^#define TIMER_CTL_TBEN /;"	d
TIMER_CTL_TBEVENT_BOTH	inc/hw_timer.h	/^#define TIMER_CTL_TBEVENT_BOTH /;"	d
TIMER_CTL_TBEVENT_M	inc/hw_timer.h	/^#define TIMER_CTL_TBEVENT_M /;"	d
TIMER_CTL_TBEVENT_MSK	inc/hw_timer.h	/^#define TIMER_CTL_TBEVENT_MSK /;"	d
TIMER_CTL_TBEVENT_NEG	inc/hw_timer.h	/^#define TIMER_CTL_TBEVENT_NEG /;"	d
TIMER_CTL_TBEVENT_POS	inc/hw_timer.h	/^#define TIMER_CTL_TBEVENT_POS /;"	d
TIMER_CTL_TBOTE	inc/hw_timer.h	/^#define TIMER_CTL_TBOTE /;"	d
TIMER_CTL_TBPWML	inc/hw_timer.h	/^#define TIMER_CTL_TBPWML /;"	d
TIMER_CTL_TBSTALL	inc/hw_timer.h	/^#define TIMER_CTL_TBSTALL /;"	d
TIMER_DMA_CAPEVENT_A	driverlib/timer.h	/^#define TIMER_DMA_CAPEVENT_A /;"	d
TIMER_DMA_CAPEVENT_B	driverlib/timer.h	/^#define TIMER_DMA_CAPEVENT_B /;"	d
TIMER_DMA_CAPMATCH_A	driverlib/timer.h	/^#define TIMER_DMA_CAPMATCH_A /;"	d
TIMER_DMA_CAPMATCH_B	driverlib/timer.h	/^#define TIMER_DMA_CAPMATCH_B /;"	d
TIMER_DMA_MODEMATCH_A	driverlib/timer.h	/^#define TIMER_DMA_MODEMATCH_A /;"	d
TIMER_DMA_MODEMATCH_B	driverlib/timer.h	/^#define TIMER_DMA_MODEMATCH_B /;"	d
TIMER_DMA_TIMEOUT_A	driverlib/timer.h	/^#define TIMER_DMA_TIMEOUT_A /;"	d
TIMER_DMA_TIMEOUT_B	driverlib/timer.h	/^#define TIMER_DMA_TIMEOUT_B /;"	d
TIMER_EVENT_BOTH_EDGES	driverlib/timer.h	/^#define TIMER_EVENT_BOTH_EDGES /;"	d
TIMER_EVENT_NEG_EDGE	driverlib/timer.h	/^#define TIMER_EVENT_NEG_EDGE /;"	d
TIMER_EVENT_POS_EDGE	driverlib/timer.h	/^#define TIMER_EVENT_POS_EDGE /;"	d
TIMER_ICR_CAECINT	inc/hw_timer.h	/^#define TIMER_ICR_CAECINT /;"	d
TIMER_ICR_CAMCINT	inc/hw_timer.h	/^#define TIMER_ICR_CAMCINT /;"	d
TIMER_ICR_CBECINT	inc/hw_timer.h	/^#define TIMER_ICR_CBECINT /;"	d
TIMER_ICR_CBMCINT	inc/hw_timer.h	/^#define TIMER_ICR_CBMCINT /;"	d
TIMER_ICR_RTCCINT	inc/hw_timer.h	/^#define TIMER_ICR_RTCCINT /;"	d
TIMER_ICR_TAMCINT	inc/hw_timer.h	/^#define TIMER_ICR_TAMCINT /;"	d
TIMER_ICR_TATOCINT	inc/hw_timer.h	/^#define TIMER_ICR_TATOCINT /;"	d
TIMER_ICR_TBMCINT	inc/hw_timer.h	/^#define TIMER_ICR_TBMCINT /;"	d
TIMER_ICR_TBTOCINT	inc/hw_timer.h	/^#define TIMER_ICR_TBTOCINT /;"	d
TIMER_ICR_WUECINT	inc/hw_timer.h	/^#define TIMER_ICR_WUECINT /;"	d
TIMER_IMR_CAEIM	inc/hw_timer.h	/^#define TIMER_IMR_CAEIM /;"	d
TIMER_IMR_CAMIM	inc/hw_timer.h	/^#define TIMER_IMR_CAMIM /;"	d
TIMER_IMR_CBEIM	inc/hw_timer.h	/^#define TIMER_IMR_CBEIM /;"	d
TIMER_IMR_CBMIM	inc/hw_timer.h	/^#define TIMER_IMR_CBMIM /;"	d
TIMER_IMR_RTCIM	inc/hw_timer.h	/^#define TIMER_IMR_RTCIM /;"	d
TIMER_IMR_TAMIM	inc/hw_timer.h	/^#define TIMER_IMR_TAMIM /;"	d
TIMER_IMR_TATOIM	inc/hw_timer.h	/^#define TIMER_IMR_TATOIM /;"	d
TIMER_IMR_TBMIM	inc/hw_timer.h	/^#define TIMER_IMR_TBMIM /;"	d
TIMER_IMR_TBTOIM	inc/hw_timer.h	/^#define TIMER_IMR_TBTOIM /;"	d
TIMER_IMR_WUEIM	inc/hw_timer.h	/^#define TIMER_IMR_WUEIM /;"	d
TIMER_INTERVAL_RELOAD	wiring_analog.c	/^#define TIMER_INTERVAL_RELOAD /;"	d	file:
TIMER_MIS_CAEMIS	inc/hw_timer.h	/^#define TIMER_MIS_CAEMIS /;"	d
TIMER_MIS_CAMMIS	inc/hw_timer.h	/^#define TIMER_MIS_CAMMIS /;"	d
TIMER_MIS_CBEMIS	inc/hw_timer.h	/^#define TIMER_MIS_CBEMIS /;"	d
TIMER_MIS_CBMMIS	inc/hw_timer.h	/^#define TIMER_MIS_CBMMIS /;"	d
TIMER_MIS_RTCMIS	inc/hw_timer.h	/^#define TIMER_MIS_RTCMIS /;"	d
TIMER_MIS_TAMMIS	inc/hw_timer.h	/^#define TIMER_MIS_TAMMIS /;"	d
TIMER_MIS_TATOMIS	inc/hw_timer.h	/^#define TIMER_MIS_TATOMIS /;"	d
TIMER_MIS_TBMMIS	inc/hw_timer.h	/^#define TIMER_MIS_TBMMIS /;"	d
TIMER_MIS_TBTOMIS	inc/hw_timer.h	/^#define TIMER_MIS_TBTOMIS /;"	d
TIMER_MIS_WUEMIS	inc/hw_timer.h	/^#define TIMER_MIS_WUEMIS /;"	d
TIMER_O_CFG	inc/hw_timer.h	/^#define TIMER_O_CFG /;"	d
TIMER_O_CTL	inc/hw_timer.h	/^#define TIMER_O_CTL /;"	d
TIMER_O_DMAEV	inc/hw_timer.h	/^#define TIMER_O_DMAEV /;"	d
TIMER_O_ICR	inc/hw_timer.h	/^#define TIMER_O_ICR /;"	d
TIMER_O_IMR	inc/hw_timer.h	/^#define TIMER_O_IMR /;"	d
TIMER_O_MIS	inc/hw_timer.h	/^#define TIMER_O_MIS /;"	d
TIMER_O_PP	inc/hw_timer.h	/^#define TIMER_O_PP /;"	d
TIMER_O_RIS	inc/hw_timer.h	/^#define TIMER_O_RIS /;"	d
TIMER_O_RTCPD	inc/hw_timer.h	/^#define TIMER_O_RTCPD /;"	d
TIMER_O_SYNC	inc/hw_timer.h	/^#define TIMER_O_SYNC /;"	d
TIMER_O_TAILR	inc/hw_timer.h	/^#define TIMER_O_TAILR /;"	d
TIMER_O_TAMATCHR	inc/hw_timer.h	/^#define TIMER_O_TAMATCHR /;"	d
TIMER_O_TAMR	inc/hw_timer.h	/^#define TIMER_O_TAMR /;"	d
TIMER_O_TAPMR	inc/hw_timer.h	/^#define TIMER_O_TAPMR /;"	d
TIMER_O_TAPR	inc/hw_timer.h	/^#define TIMER_O_TAPR /;"	d
TIMER_O_TAPS	inc/hw_timer.h	/^#define TIMER_O_TAPS /;"	d
TIMER_O_TAPV	inc/hw_timer.h	/^#define TIMER_O_TAPV /;"	d
TIMER_O_TAR	inc/hw_timer.h	/^#define TIMER_O_TAR /;"	d
TIMER_O_TAV	inc/hw_timer.h	/^#define TIMER_O_TAV /;"	d
TIMER_O_TBILR	inc/hw_timer.h	/^#define TIMER_O_TBILR /;"	d
TIMER_O_TBMATCHR	inc/hw_timer.h	/^#define TIMER_O_TBMATCHR /;"	d
TIMER_O_TBMR	inc/hw_timer.h	/^#define TIMER_O_TBMR /;"	d
TIMER_O_TBPMR	inc/hw_timer.h	/^#define TIMER_O_TBPMR /;"	d
TIMER_O_TBPR	inc/hw_timer.h	/^#define TIMER_O_TBPR /;"	d
TIMER_O_TBPS	inc/hw_timer.h	/^#define TIMER_O_TBPS /;"	d
TIMER_O_TBPV	inc/hw_timer.h	/^#define TIMER_O_TBPV /;"	d
TIMER_O_TBR	inc/hw_timer.h	/^#define TIMER_O_TBR /;"	d
TIMER_O_TBV	inc/hw_timer.h	/^#define TIMER_O_TBV /;"	d
TIMER_PP_CHAIN	inc/hw_timer.h	/^#define TIMER_PP_CHAIN /;"	d
TIMER_PP_SIZE_M	inc/hw_timer.h	/^#define TIMER_PP_SIZE_M /;"	d
TIMER_PP_SIZE__0	inc/hw_timer.h	/^#define TIMER_PP_SIZE__0 /;"	d
TIMER_PP_SIZE__1	inc/hw_timer.h	/^#define TIMER_PP_SIZE__1 /;"	d
TIMER_PP_SYNCCNT	inc/hw_timer.h	/^#define TIMER_PP_SYNCCNT /;"	d
TIMER_RIS_CAEMIS	inc/hw_timer.h	/^#define TIMER_RIS_CAEMIS /;"	d
TIMER_RIS_CAERIS	inc/hw_timer.h	/^#define TIMER_RIS_CAERIS /;"	d
TIMER_RIS_CAMMIS	inc/hw_timer.h	/^#define TIMER_RIS_CAMMIS /;"	d
TIMER_RIS_CAMRIS	inc/hw_timer.h	/^#define TIMER_RIS_CAMRIS /;"	d
TIMER_RIS_CBEMIS	inc/hw_timer.h	/^#define TIMER_RIS_CBEMIS /;"	d
TIMER_RIS_CBERIS	inc/hw_timer.h	/^#define TIMER_RIS_CBERIS /;"	d
TIMER_RIS_CBMMIS	inc/hw_timer.h	/^#define TIMER_RIS_CBMMIS /;"	d
TIMER_RIS_CBMRIS	inc/hw_timer.h	/^#define TIMER_RIS_CBMRIS /;"	d
TIMER_RIS_RTCMIS	inc/hw_timer.h	/^#define TIMER_RIS_RTCMIS /;"	d
TIMER_RIS_RTCRIS	inc/hw_timer.h	/^#define TIMER_RIS_RTCRIS /;"	d
TIMER_RIS_TAMRIS	inc/hw_timer.h	/^#define TIMER_RIS_TAMRIS /;"	d
TIMER_RIS_TATOMIS	inc/hw_timer.h	/^#define TIMER_RIS_TATOMIS /;"	d
TIMER_RIS_TATORIS	inc/hw_timer.h	/^#define TIMER_RIS_TATORIS /;"	d
TIMER_RIS_TBMRIS	inc/hw_timer.h	/^#define TIMER_RIS_TBMRIS /;"	d
TIMER_RIS_TBTOMIS	inc/hw_timer.h	/^#define TIMER_RIS_TBTOMIS /;"	d
TIMER_RIS_TBTORIS	inc/hw_timer.h	/^#define TIMER_RIS_TBTORIS /;"	d
TIMER_RIS_WUERIS	inc/hw_timer.h	/^#define TIMER_RIS_WUERIS /;"	d
TIMER_RTCPD_RTCPD_M	inc/hw_timer.h	/^#define TIMER_RTCPD_RTCPD_M /;"	d
TIMER_RTCPD_RTCPD_S	inc/hw_timer.h	/^#define TIMER_RTCPD_RTCPD_S /;"	d
TIMER_RV_CFG	inc/hw_timer.h	/^#define TIMER_RV_CFG /;"	d
TIMER_RV_CTL	inc/hw_timer.h	/^#define TIMER_RV_CTL /;"	d
TIMER_RV_ICR	inc/hw_timer.h	/^#define TIMER_RV_ICR /;"	d
TIMER_RV_IMR	inc/hw_timer.h	/^#define TIMER_RV_IMR /;"	d
TIMER_RV_MIS	inc/hw_timer.h	/^#define TIMER_RV_MIS /;"	d
TIMER_RV_RIS	inc/hw_timer.h	/^#define TIMER_RV_RIS /;"	d
TIMER_RV_TAILR	inc/hw_timer.h	/^#define TIMER_RV_TAILR /;"	d
TIMER_RV_TAMATCHR	inc/hw_timer.h	/^#define TIMER_RV_TAMATCHR /;"	d
TIMER_RV_TAMR	inc/hw_timer.h	/^#define TIMER_RV_TAMR /;"	d
TIMER_RV_TAPMR	inc/hw_timer.h	/^#define TIMER_RV_TAPMR /;"	d
TIMER_RV_TAPR	inc/hw_timer.h	/^#define TIMER_RV_TAPR /;"	d
TIMER_RV_TAR	inc/hw_timer.h	/^#define TIMER_RV_TAR /;"	d
TIMER_RV_TBILR	inc/hw_timer.h	/^#define TIMER_RV_TBILR /;"	d
TIMER_RV_TBMATCHR	inc/hw_timer.h	/^#define TIMER_RV_TBMATCHR /;"	d
TIMER_RV_TBMR	inc/hw_timer.h	/^#define TIMER_RV_TBMR /;"	d
TIMER_RV_TBPMR	inc/hw_timer.h	/^#define TIMER_RV_TBPMR /;"	d
TIMER_RV_TBPR	inc/hw_timer.h	/^#define TIMER_RV_TBPR /;"	d
TIMER_RV_TBR	inc/hw_timer.h	/^#define TIMER_RV_TBR /;"	d
TIMER_SYNC_SYNC0_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC0_M /;"	d
TIMER_SYNC_SYNC0_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC0_TA /;"	d
TIMER_SYNC_SYNC0_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC0_TATB /;"	d
TIMER_SYNC_SYNC0_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC0_TB /;"	d
TIMER_SYNC_SYNC10_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC10_M /;"	d
TIMER_SYNC_SYNC10_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC10_TA /;"	d
TIMER_SYNC_SYNC10_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC10_TATB /;"	d
TIMER_SYNC_SYNC10_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC10_TB /;"	d
TIMER_SYNC_SYNC11_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC11_M /;"	d
TIMER_SYNC_SYNC11_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC11_TA /;"	d
TIMER_SYNC_SYNC11_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC11_TATB /;"	d
TIMER_SYNC_SYNC11_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC11_TB /;"	d
TIMER_SYNC_SYNC1_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC1_M /;"	d
TIMER_SYNC_SYNC1_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC1_TA /;"	d
TIMER_SYNC_SYNC1_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC1_TATB /;"	d
TIMER_SYNC_SYNC1_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC1_TB /;"	d
TIMER_SYNC_SYNC2_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC2_M /;"	d
TIMER_SYNC_SYNC2_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC2_TA /;"	d
TIMER_SYNC_SYNC2_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC2_TATB /;"	d
TIMER_SYNC_SYNC2_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC2_TB /;"	d
TIMER_SYNC_SYNC3_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC3_M /;"	d
TIMER_SYNC_SYNC3_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC3_TA /;"	d
TIMER_SYNC_SYNC3_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC3_TATB /;"	d
TIMER_SYNC_SYNC3_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC3_TB /;"	d
TIMER_SYNC_SYNC4_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC4_M /;"	d
TIMER_SYNC_SYNC4_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC4_TA /;"	d
TIMER_SYNC_SYNC4_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC4_TATB /;"	d
TIMER_SYNC_SYNC4_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC4_TB /;"	d
TIMER_SYNC_SYNC5_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC5_M /;"	d
TIMER_SYNC_SYNC5_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC5_TA /;"	d
TIMER_SYNC_SYNC5_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC5_TATB /;"	d
TIMER_SYNC_SYNC5_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC5_TB /;"	d
TIMER_SYNC_SYNC6_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC6_M /;"	d
TIMER_SYNC_SYNC6_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC6_TA /;"	d
TIMER_SYNC_SYNC6_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC6_TATB /;"	d
TIMER_SYNC_SYNC6_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC6_TB /;"	d
TIMER_SYNC_SYNC7_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC7_M /;"	d
TIMER_SYNC_SYNC7_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC7_TA /;"	d
TIMER_SYNC_SYNC7_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC7_TATB /;"	d
TIMER_SYNC_SYNC7_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC7_TB /;"	d
TIMER_SYNC_SYNC8_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC8_M /;"	d
TIMER_SYNC_SYNC8_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC8_TA /;"	d
TIMER_SYNC_SYNC8_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC8_TATB /;"	d
TIMER_SYNC_SYNC8_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC8_TB /;"	d
TIMER_SYNC_SYNC9_M	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC9_M /;"	d
TIMER_SYNC_SYNC9_TA	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC9_TA /;"	d
TIMER_SYNC_SYNC9_TATB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC9_TATB /;"	d
TIMER_SYNC_SYNC9_TB	inc/hw_timer.h	/^#define TIMER_SYNC_SYNC9_TB /;"	d
TIMER_TAILR_M	inc/hw_timer.h	/^#define TIMER_TAILR_M /;"	d
TIMER_TAILR_S	inc/hw_timer.h	/^#define TIMER_TAILR_S /;"	d
TIMER_TAILR_TAILRH	inc/hw_timer.h	/^#define TIMER_TAILR_TAILRH /;"	d
TIMER_TAILR_TAILRH_M	inc/hw_timer.h	/^#define TIMER_TAILR_TAILRH_M /;"	d
TIMER_TAILR_TAILRH_S	inc/hw_timer.h	/^#define TIMER_TAILR_TAILRH_S /;"	d
TIMER_TAILR_TAILRL	inc/hw_timer.h	/^#define TIMER_TAILR_TAILRL /;"	d
TIMER_TAILR_TAILRL_M	inc/hw_timer.h	/^#define TIMER_TAILR_TAILRL_M /;"	d
TIMER_TAILR_TAILRL_S	inc/hw_timer.h	/^#define TIMER_TAILR_TAILRL_S /;"	d
TIMER_TAMATCHR_TAMRH	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMRH /;"	d
TIMER_TAMATCHR_TAMRH_M	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMRH_M /;"	d
TIMER_TAMATCHR_TAMRH_S	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMRH_S /;"	d
TIMER_TAMATCHR_TAMRL	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMRL /;"	d
TIMER_TAMATCHR_TAMRL_M	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMRL_M /;"	d
TIMER_TAMATCHR_TAMRL_S	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMRL_S /;"	d
TIMER_TAMATCHR_TAMR_M	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMR_M /;"	d
TIMER_TAMATCHR_TAMR_S	inc/hw_timer.h	/^#define TIMER_TAMATCHR_TAMR_S /;"	d
TIMER_TAMR_TAAMS	inc/hw_timer.h	/^#define TIMER_TAMR_TAAMS /;"	d
TIMER_TAMR_TACDIR	inc/hw_timer.h	/^#define TIMER_TAMR_TACDIR /;"	d
TIMER_TAMR_TACMR	inc/hw_timer.h	/^#define TIMER_TAMR_TACMR /;"	d
TIMER_TAMR_TAILD	inc/hw_timer.h	/^#define TIMER_TAMR_TAILD /;"	d
TIMER_TAMR_TAMIE	inc/hw_timer.h	/^#define TIMER_TAMR_TAMIE /;"	d
TIMER_TAMR_TAMRSU	inc/hw_timer.h	/^#define TIMER_TAMR_TAMRSU /;"	d
TIMER_TAMR_TAMR_1_SHOT	inc/hw_timer.h	/^#define TIMER_TAMR_TAMR_1_SHOT /;"	d
TIMER_TAMR_TAMR_CAP	inc/hw_timer.h	/^#define TIMER_TAMR_TAMR_CAP /;"	d
TIMER_TAMR_TAMR_M	inc/hw_timer.h	/^#define TIMER_TAMR_TAMR_M /;"	d
TIMER_TAMR_TAMR_PERIOD	inc/hw_timer.h	/^#define TIMER_TAMR_TAMR_PERIOD /;"	d
TIMER_TAMR_TAPLO	inc/hw_timer.h	/^#define TIMER_TAMR_TAPLO /;"	d
TIMER_TAMR_TAPWMIE	inc/hw_timer.h	/^#define TIMER_TAMR_TAPWMIE /;"	d
TIMER_TAMR_TASNAPS	inc/hw_timer.h	/^#define TIMER_TAMR_TASNAPS /;"	d
TIMER_TAMR_TAWOT	inc/hw_timer.h	/^#define TIMER_TAMR_TAWOT /;"	d
TIMER_TAPMR_TAPSMRH_M	inc/hw_timer.h	/^#define TIMER_TAPMR_TAPSMRH_M /;"	d
TIMER_TAPMR_TAPSMRH_S	inc/hw_timer.h	/^#define TIMER_TAPMR_TAPSMRH_S /;"	d
TIMER_TAPMR_TAPSMR_M	inc/hw_timer.h	/^#define TIMER_TAPMR_TAPSMR_M /;"	d
TIMER_TAPMR_TAPSMR_S	inc/hw_timer.h	/^#define TIMER_TAPMR_TAPSMR_S /;"	d
TIMER_TAPR_TAPSRH_M	inc/hw_timer.h	/^#define TIMER_TAPR_TAPSRH_M /;"	d
TIMER_TAPR_TAPSRH_S	inc/hw_timer.h	/^#define TIMER_TAPR_TAPSRH_S /;"	d
TIMER_TAPR_TAPSR_M	inc/hw_timer.h	/^#define TIMER_TAPR_TAPSR_M /;"	d
TIMER_TAPR_TAPSR_S	inc/hw_timer.h	/^#define TIMER_TAPR_TAPSR_S /;"	d
TIMER_TAPS_PSS_M	inc/hw_timer.h	/^#define TIMER_TAPS_PSS_M /;"	d
TIMER_TAPS_PSS_S	inc/hw_timer.h	/^#define TIMER_TAPS_PSS_S /;"	d
TIMER_TAPV_PSV_M	inc/hw_timer.h	/^#define TIMER_TAPV_PSV_M /;"	d
TIMER_TAPV_PSV_S	inc/hw_timer.h	/^#define TIMER_TAPV_PSV_S /;"	d
TIMER_TAR_M	inc/hw_timer.h	/^#define TIMER_TAR_M /;"	d
TIMER_TAR_S	inc/hw_timer.h	/^#define TIMER_TAR_S /;"	d
TIMER_TAR_TARH	inc/hw_timer.h	/^#define TIMER_TAR_TARH /;"	d
TIMER_TAR_TARH_M	inc/hw_timer.h	/^#define TIMER_TAR_TARH_M /;"	d
TIMER_TAR_TARH_S	inc/hw_timer.h	/^#define TIMER_TAR_TARH_S /;"	d
TIMER_TAR_TARL	inc/hw_timer.h	/^#define TIMER_TAR_TARL /;"	d
TIMER_TAR_TARL_M	inc/hw_timer.h	/^#define TIMER_TAR_TARL_M /;"	d
TIMER_TAR_TARL_S	inc/hw_timer.h	/^#define TIMER_TAR_TARL_S /;"	d
TIMER_TAV_M	inc/hw_timer.h	/^#define TIMER_TAV_M /;"	d
TIMER_TAV_S	inc/hw_timer.h	/^#define TIMER_TAV_S /;"	d
TIMER_TAV_TAVH_M	inc/hw_timer.h	/^#define TIMER_TAV_TAVH_M /;"	d
TIMER_TAV_TAVH_S	inc/hw_timer.h	/^#define TIMER_TAV_TAVH_S /;"	d
TIMER_TAV_TAVL_M	inc/hw_timer.h	/^#define TIMER_TAV_TAVL_M /;"	d
TIMER_TAV_TAVL_S	inc/hw_timer.h	/^#define TIMER_TAV_TAVL_S /;"	d
TIMER_TBILR_M	inc/hw_timer.h	/^#define TIMER_TBILR_M /;"	d
TIMER_TBILR_S	inc/hw_timer.h	/^#define TIMER_TBILR_S /;"	d
TIMER_TBILR_TBILRL	inc/hw_timer.h	/^#define TIMER_TBILR_TBILRL /;"	d
TIMER_TBILR_TBILRL_M	inc/hw_timer.h	/^#define TIMER_TBILR_TBILRL_M /;"	d
TIMER_TBILR_TBILRL_S	inc/hw_timer.h	/^#define TIMER_TBILR_TBILRL_S /;"	d
TIMER_TBMATCHR_TBMRL	inc/hw_timer.h	/^#define TIMER_TBMATCHR_TBMRL /;"	d
TIMER_TBMATCHR_TBMRL_M	inc/hw_timer.h	/^#define TIMER_TBMATCHR_TBMRL_M /;"	d
TIMER_TBMATCHR_TBMRL_S	inc/hw_timer.h	/^#define TIMER_TBMATCHR_TBMRL_S /;"	d
TIMER_TBMATCHR_TBMR_M	inc/hw_timer.h	/^#define TIMER_TBMATCHR_TBMR_M /;"	d
TIMER_TBMATCHR_TBMR_S	inc/hw_timer.h	/^#define TIMER_TBMATCHR_TBMR_S /;"	d
TIMER_TBMR_TBAMS	inc/hw_timer.h	/^#define TIMER_TBMR_TBAMS /;"	d
TIMER_TBMR_TBCDIR	inc/hw_timer.h	/^#define TIMER_TBMR_TBCDIR /;"	d
TIMER_TBMR_TBCMR	inc/hw_timer.h	/^#define TIMER_TBMR_TBCMR /;"	d
TIMER_TBMR_TBILD	inc/hw_timer.h	/^#define TIMER_TBMR_TBILD /;"	d
TIMER_TBMR_TBMIE	inc/hw_timer.h	/^#define TIMER_TBMR_TBMIE /;"	d
TIMER_TBMR_TBMRSU	inc/hw_timer.h	/^#define TIMER_TBMR_TBMRSU /;"	d
TIMER_TBMR_TBMR_1_SHOT	inc/hw_timer.h	/^#define TIMER_TBMR_TBMR_1_SHOT /;"	d
TIMER_TBMR_TBMR_CAP	inc/hw_timer.h	/^#define TIMER_TBMR_TBMR_CAP /;"	d
TIMER_TBMR_TBMR_M	inc/hw_timer.h	/^#define TIMER_TBMR_TBMR_M /;"	d
TIMER_TBMR_TBMR_PERIOD	inc/hw_timer.h	/^#define TIMER_TBMR_TBMR_PERIOD /;"	d
TIMER_TBMR_TBPLO	inc/hw_timer.h	/^#define TIMER_TBMR_TBPLO /;"	d
TIMER_TBMR_TBPWMIE	inc/hw_timer.h	/^#define TIMER_TBMR_TBPWMIE /;"	d
TIMER_TBMR_TBSNAPS	inc/hw_timer.h	/^#define TIMER_TBMR_TBSNAPS /;"	d
TIMER_TBMR_TBWOT	inc/hw_timer.h	/^#define TIMER_TBMR_TBWOT /;"	d
TIMER_TBPMR_TBPSMRH_M	inc/hw_timer.h	/^#define TIMER_TBPMR_TBPSMRH_M /;"	d
TIMER_TBPMR_TBPSMRH_S	inc/hw_timer.h	/^#define TIMER_TBPMR_TBPSMRH_S /;"	d
TIMER_TBPMR_TBPSMR_M	inc/hw_timer.h	/^#define TIMER_TBPMR_TBPSMR_M /;"	d
TIMER_TBPMR_TBPSMR_S	inc/hw_timer.h	/^#define TIMER_TBPMR_TBPSMR_S /;"	d
TIMER_TBPR_TBPSRH_M	inc/hw_timer.h	/^#define TIMER_TBPR_TBPSRH_M /;"	d
TIMER_TBPR_TBPSRH_S	inc/hw_timer.h	/^#define TIMER_TBPR_TBPSRH_S /;"	d
TIMER_TBPR_TBPSR_M	inc/hw_timer.h	/^#define TIMER_TBPR_TBPSR_M /;"	d
TIMER_TBPR_TBPSR_S	inc/hw_timer.h	/^#define TIMER_TBPR_TBPSR_S /;"	d
TIMER_TBPS_PSS_M	inc/hw_timer.h	/^#define TIMER_TBPS_PSS_M /;"	d
TIMER_TBPS_PSS_S	inc/hw_timer.h	/^#define TIMER_TBPS_PSS_S /;"	d
TIMER_TBPV_PSV_M	inc/hw_timer.h	/^#define TIMER_TBPV_PSV_M /;"	d
TIMER_TBPV_PSV_S	inc/hw_timer.h	/^#define TIMER_TBPV_PSV_S /;"	d
TIMER_TBR_M	inc/hw_timer.h	/^#define TIMER_TBR_M /;"	d
TIMER_TBR_S	inc/hw_timer.h	/^#define TIMER_TBR_S /;"	d
TIMER_TBR_TBRL	inc/hw_timer.h	/^#define TIMER_TBR_TBRL /;"	d
TIMER_TBR_TBRL_M	inc/hw_timer.h	/^#define TIMER_TBR_TBRL_M /;"	d
TIMER_TBR_TBRL_S	inc/hw_timer.h	/^#define TIMER_TBR_TBRL_S /;"	d
TIMER_TBV_M	inc/hw_timer.h	/^#define TIMER_TBV_M /;"	d
TIMER_TBV_S	inc/hw_timer.h	/^#define TIMER_TBV_S /;"	d
TIMER_TBV_TBVL_M	inc/hw_timer.h	/^#define TIMER_TBV_TBVL_M /;"	d
TIMER_TBV_TBVL_S	inc/hw_timer.h	/^#define TIMER_TBV_TBVL_S /;"	d
TIMER_TIMA_DMA	driverlib/timer.h	/^#define TIMER_TIMA_DMA /;"	d
TIMER_TIMA_MATCH	driverlib/timer.h	/^#define TIMER_TIMA_MATCH /;"	d
TIMER_TIMA_TIMEOUT	driverlib/timer.h	/^#define TIMER_TIMA_TIMEOUT /;"	d
TIMER_TIMB_DMA	driverlib/timer.h	/^#define TIMER_TIMB_DMA /;"	d
TIMER_TIMB_MATCH	driverlib/timer.h	/^#define TIMER_TIMB_MATCH /;"	d
TIMER_TIMB_TIMEOUT	driverlib/timer.h	/^#define TIMER_TIMB_TIMEOUT /;"	d
TIMER_TNMR_TNAMS	inc/hw_timer.h	/^#define TIMER_TNMR_TNAMS /;"	d
TIMER_TNMR_TNCMR	inc/hw_timer.h	/^#define TIMER_TNMR_TNCMR /;"	d
TIMER_TNMR_TNTMR_1_SHOT	inc/hw_timer.h	/^#define TIMER_TNMR_TNTMR_1_SHOT /;"	d
TIMER_TNMR_TNTMR_CAP	inc/hw_timer.h	/^#define TIMER_TNMR_TNTMR_CAP /;"	d
TIMER_TNMR_TNTMR_MSK	inc/hw_timer.h	/^#define TIMER_TNMR_TNTMR_MSK /;"	d
TIMER_TNMR_TNTMR_PERIOD	inc/hw_timer.h	/^#define TIMER_TNMR_TNTMR_PERIOD /;"	d
TIMER_TNPMR_TNPSMR	inc/hw_timer.h	/^#define TIMER_TNPMR_TNPSMR /;"	d
TIMER_TNPR_TNPSR	inc/hw_timer.h	/^#define TIMER_TNPR_TNPSR /;"	d
TWO_PI	Energia.h	/^#define TWO_PI /;"	d
TX_BUFFER_EMPTY	HardwareSerial.cpp	/^#define TX_BUFFER_EMPTY /;"	d	file:
TX_BUFFER_FULL	HardwareSerial.cpp	/^#define TX_BUFFER_FULL /;"	d	file:
TimerBaseValid	driverlib/timer.c	/^TimerBaseValid(unsigned long ulBase)$/;"	f	file:
TimerConfigure	driverlib/timer.c	/^TimerConfigure(unsigned long ulBase, unsigned long ulConfig)$/;"	f
TimerControlEvent	driverlib/timer.c	/^TimerControlEvent(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerControlLevel	driverlib/timer.c	/^TimerControlLevel(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerControlStall	driverlib/timer.c	/^TimerControlStall(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerDMAEventGet	driverlib/timer.c	/^TimerDMAEventGet(unsigned long ulBase)$/;"	f
TimerDMAEventSet	driverlib/timer.c	/^TimerDMAEventSet(unsigned long ulBase, unsigned long ulDMAEvent)$/;"	f
TimerDisable	driverlib/timer.c	/^TimerDisable(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerEnable	driverlib/timer.c	/^TimerEnable(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerIntClear	driverlib/timer.c	/^TimerIntClear(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
TimerIntDisable	driverlib/timer.c	/^TimerIntDisable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
TimerIntEnable	driverlib/timer.c	/^TimerIntEnable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
TimerIntRegister	driverlib/timer.c	/^TimerIntRegister(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerIntStatus	driverlib/timer.c	/^TimerIntStatus(unsigned long ulBase, tBoolean bMasked)$/;"	f
TimerIntUnregister	driverlib/timer.c	/^TimerIntUnregister(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerLoadGet	driverlib/timer.c	/^TimerLoadGet(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerLoadSet	driverlib/timer.c	/^TimerLoadSet(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerMatchGet	driverlib/timer.c	/^TimerMatchGet(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerMatchSet	driverlib/timer.c	/^TimerMatchSet(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerPrescaleGet	driverlib/timer.c	/^TimerPrescaleGet(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerPrescaleMatchGet	driverlib/timer.c	/^TimerPrescaleMatchGet(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerPrescaleMatchSet	driverlib/timer.c	/^TimerPrescaleMatchSet(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerPrescaleSet	driverlib/timer.c	/^TimerPrescaleSet(unsigned long ulBase, unsigned long ulTimer,$/;"	f
TimerValueGet	driverlib/timer.c	/^TimerValueGet(unsigned long ulBase, unsigned long ulTimer)$/;"	f
TimerValueSet	driverlib/timer.c	/^TimerValueSet(unsigned long ulBase, unsigned long ulTimer,$/;"	f
ToneIntHandler	Tone.cpp	/^void ToneIntHandler(void)$/;"	f
ToneIntHandler	startup_gcc.c	/^__attribute__((weak)) void ToneIntHandler(void) {}$/;"	f
U16MS_CYCLES	driverlib/rtc_hal.c	/^#define U16MS_CYCLES(/;"	d	file:
U16MS_U32NS	driverlib/rtc_hal.c	/^#define U16MS_U32NS(/;"	d	file:
U32NS_U16MS	driverlib/rtc_hal.c	/^#define U32NS_U16MS(/;"	d	file:
UARTA0_BASE	inc/hw_memmap.h	/^#define UARTA0_BASE /;"	d
UARTA1_BASE	inc/hw_memmap.h	/^#define UARTA1_BASE /;"	d
UARTBaseValid	driverlib/uart.c	/^UARTBaseValid(unsigned long ulBase)$/;"	f	file:
UARTBreakCtl	driverlib/uart.c	/^UARTBreakCtl(unsigned long ulBase, tBoolean bBreakState)$/;"	f
UARTBusy	driverlib/uart.c	/^UARTBusy(unsigned long ulBase)$/;"	f
UARTCharGet	driverlib/uart.c	/^UARTCharGet(unsigned long ulBase)$/;"	f
UARTCharGetNonBlocking	driverlib/uart.c	/^UARTCharGetNonBlocking(unsigned long ulBase)$/;"	f
UARTCharPut	driverlib/uart.c	/^UARTCharPut(unsigned long ulBase, unsigned char ucData)$/;"	f
UARTCharPutNonBlocking	driverlib/uart.c	/^UARTCharPutNonBlocking(unsigned long ulBase, unsigned char ucData)$/;"	f
UARTCharsAvail	driverlib/uart.c	/^UARTCharsAvail(unsigned long ulBase)$/;"	f
UARTConfigGetExpClk	driverlib/uart.c	/^UARTConfigGetExpClk(unsigned long ulBase, unsigned long ulUARTClk,$/;"	f
UARTConfigSetExpClk	driverlib/uart.c	/^UARTConfigSetExpClk(unsigned long ulBase, unsigned long ulUARTClk,$/;"	f
UARTDMADisable	driverlib/uart.c	/^UARTDMADisable(unsigned long ulBase, unsigned long ulDMAFlags)$/;"	f
UARTDMAEnable	driverlib/uart.c	/^UARTDMAEnable(unsigned long ulBase, unsigned long ulDMAFlags)$/;"	f
UARTDisable	driverlib/uart.c	/^UARTDisable(unsigned long ulBase)$/;"	f
UARTEnable	driverlib/uart.c	/^UARTEnable(unsigned long ulBase)$/;"	f
UARTFIFODisable	driverlib/uart.c	/^UARTFIFODisable(unsigned long ulBase)$/;"	f
UARTFIFOEnable	driverlib/uart.c	/^UARTFIFOEnable(unsigned long ulBase)$/;"	f
UARTFIFOLevelGet	driverlib/uart.c	/^UARTFIFOLevelGet(unsigned long ulBase, unsigned long *pulTxLevel,$/;"	f
UARTFIFOLevelSet	driverlib/uart.c	/^UARTFIFOLevelSet(unsigned long ulBase, unsigned long ulTxLevel,$/;"	f
UARTFlowControlGet	driverlib/uart.c	/^UARTFlowControlGet(unsigned long ulBase)$/;"	f
UARTFlowControlSet	driverlib/uart.c	/^UARTFlowControlSet(unsigned long ulBase, unsigned long ulMode)$/;"	f
UARTIntClear	driverlib/uart.c	/^UARTIntClear(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
UARTIntDisable	driverlib/uart.c	/^UARTIntDisable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
UARTIntEnable	driverlib/uart.c	/^UARTIntEnable(unsigned long ulBase, unsigned long ulIntFlags)$/;"	f
UARTIntHandler	HardwareSerial.cpp	/^void HardwareSerial::UARTIntHandler(void)$/;"	f	class:HardwareSerial
UARTIntHandler	HardwareSerial.cpp	/^void UARTIntHandler(void)$/;"	f
UARTIntHandler	startup_gcc.c	/^__attribute__((weak)) void UARTIntHandler(void) {}$/;"	f
UARTIntHandler1	HardwareSerial.cpp	/^void UARTIntHandler1(void)$/;"	f
UARTIntHandler1	startup_gcc.c	/^__attribute__((weak)) void UARTIntHandler1(void) {}$/;"	f
UARTIntNumberGet	driverlib/uart.c	/^UARTIntNumberGet(unsigned long ulBase)$/;"	f	file:
UARTIntRegister	driverlib/uart.c	/^UARTIntRegister(unsigned long ulBase, void (*pfnHandler)(void))$/;"	f
UARTIntStatus	driverlib/uart.c	/^UARTIntStatus(unsigned long ulBase, tBoolean bMasked)$/;"	f
UARTIntUnregister	driverlib/uart.c	/^UARTIntUnregister(unsigned long ulBase)$/;"	f
UARTModemControlClear	driverlib/uart.c	/^UARTModemControlClear(unsigned long ulBase, unsigned long ulControl)$/;"	f
UARTModemControlGet	driverlib/uart.c	/^UARTModemControlGet(unsigned long ulBase)$/;"	f
UARTModemControlSet	driverlib/uart.c	/^UARTModemControlSet(unsigned long ulBase, unsigned long ulControl)$/;"	f
UARTModemStatusGet	driverlib/uart.c	/^UARTModemStatusGet(unsigned long ulBase)$/;"	f
UARTParityModeGet	driverlib/uart.c	/^UARTParityModeGet(unsigned long ulBase)$/;"	f
UARTParityModeSet	driverlib/uart.c	/^UARTParityModeSet(unsigned long ulBase, unsigned long ulParity)$/;"	f
UARTRxErrorClear	driverlib/uart.c	/^UARTRxErrorClear(unsigned long ulBase)$/;"	f
UARTRxErrorGet	driverlib/uart.c	/^UARTRxErrorGet(unsigned long ulBase)$/;"	f
UARTSpaceAvail	driverlib/uart.c	/^UARTSpaceAvail(unsigned long ulBase)$/;"	f
UARTTxIntModeGet	driverlib/uart.c	/^UARTTxIntModeGet(unsigned long ulBase)$/;"	f
UARTTxIntModeSet	driverlib/uart.c	/^UARTTxIntModeSet(unsigned long ulBase, unsigned long ulMode)$/;"	f
UART_9BITADDR_9BITEN	inc/hw_uart.h	/^#define UART_9BITADDR_9BITEN /;"	d
UART_9BITADDR_ADDR_M	inc/hw_uart.h	/^#define UART_9BITADDR_ADDR_M /;"	d
UART_9BITADDR_ADDR_S	inc/hw_uart.h	/^#define UART_9BITADDR_ADDR_S /;"	d
UART_9BITAMASK_MASK_M	inc/hw_uart.h	/^#define UART_9BITAMASK_MASK_M /;"	d
UART_9BITAMASK_MASK_S	inc/hw_uart.h	/^#define UART_9BITAMASK_MASK_S /;"	d
UART_9BITAMASK_RANGE_M	inc/hw_uart.h	/^#define UART_9BITAMASK_RANGE_M /;"	d
UART_9BITAMASK_RANGE_S	inc/hw_uart.h	/^#define UART_9BITAMASK_RANGE_S /;"	d
UART_BASE	HardwareSerial.cpp	/^#define UART_BASE /;"	d	file:
UART_CC_CS_M	inc/hw_uart.h	/^#define UART_CC_CS_M /;"	d
UART_CC_CS_S	inc/hw_uart.h	/^#define UART_CC_CS_S /;"	d
UART_CONFIG_PAR_EVEN	driverlib/uart.h	/^#define UART_CONFIG_PAR_EVEN /;"	d
UART_CONFIG_PAR_MASK	driverlib/uart.h	/^#define UART_CONFIG_PAR_MASK /;"	d
UART_CONFIG_PAR_NONE	driverlib/uart.h	/^#define UART_CONFIG_PAR_NONE /;"	d
UART_CONFIG_PAR_ODD	driverlib/uart.h	/^#define UART_CONFIG_PAR_ODD /;"	d
UART_CONFIG_PAR_ONE	driverlib/uart.h	/^#define UART_CONFIG_PAR_ONE /;"	d
UART_CONFIG_PAR_ZERO	driverlib/uart.h	/^#define UART_CONFIG_PAR_ZERO /;"	d
UART_CONFIG_STOP_MASK	driverlib/uart.h	/^#define UART_CONFIG_STOP_MASK /;"	d
UART_CONFIG_STOP_ONE	driverlib/uart.h	/^#define UART_CONFIG_STOP_ONE /;"	d
UART_CONFIG_STOP_TWO	driverlib/uart.h	/^#define UART_CONFIG_STOP_TWO /;"	d
UART_CONFIG_WLEN_5	driverlib/uart.h	/^#define UART_CONFIG_WLEN_5 /;"	d
UART_CONFIG_WLEN_6	driverlib/uart.h	/^#define UART_CONFIG_WLEN_6 /;"	d
UART_CONFIG_WLEN_7	driverlib/uart.h	/^#define UART_CONFIG_WLEN_7 /;"	d
UART_CONFIG_WLEN_8	driverlib/uart.h	/^#define UART_CONFIG_WLEN_8 /;"	d
UART_CONFIG_WLEN_MASK	driverlib/uart.h	/^#define UART_CONFIG_WLEN_MASK /;"	d
UART_CTL_CTSEN	inc/hw_uart.h	/^#define UART_CTL_CTSEN /;"	d
UART_CTL_DCD	inc/hw_uart.h	/^#define UART_CTL_DCD /;"	d
UART_CTL_DTR	inc/hw_uart.h	/^#define UART_CTL_DTR /;"	d
UART_CTL_EOT	inc/hw_uart.h	/^#define UART_CTL_EOT /;"	d
UART_CTL_HSE	inc/hw_uart.h	/^#define UART_CTL_HSE /;"	d
UART_CTL_LBE	inc/hw_uart.h	/^#define UART_CTL_LBE /;"	d
UART_CTL_LIN	inc/hw_uart.h	/^#define UART_CTL_LIN /;"	d
UART_CTL_RI	inc/hw_uart.h	/^#define UART_CTL_RI /;"	d
UART_CTL_RTS	inc/hw_uart.h	/^#define UART_CTL_RTS /;"	d
UART_CTL_RTSEN	inc/hw_uart.h	/^#define UART_CTL_RTSEN /;"	d
UART_CTL_RXE	inc/hw_uart.h	/^#define UART_CTL_RXE /;"	d
UART_CTL_SIREN	inc/hw_uart.h	/^#define UART_CTL_SIREN /;"	d
UART_CTL_SIRLP	inc/hw_uart.h	/^#define UART_CTL_SIRLP /;"	d
UART_CTL_SMART	inc/hw_uart.h	/^#define UART_CTL_SMART /;"	d
UART_CTL_TXE	inc/hw_uart.h	/^#define UART_CTL_TXE /;"	d
UART_CTL_UARTEN	inc/hw_uart.h	/^#define UART_CTL_UARTEN /;"	d
UART_DMACTL_DMAERR	inc/hw_uart.h	/^#define UART_DMACTL_DMAERR /;"	d
UART_DMACTL_RXDMAE	inc/hw_uart.h	/^#define UART_DMACTL_RXDMAE /;"	d
UART_DMACTL_TXDMAE	inc/hw_uart.h	/^#define UART_DMACTL_TXDMAE /;"	d
UART_DMA_ERR_RXSTOP	driverlib/uart.h	/^#define UART_DMA_ERR_RXSTOP /;"	d
UART_DMA_RX	driverlib/uart.h	/^#define UART_DMA_RX /;"	d
UART_DMA_TX	driverlib/uart.h	/^#define UART_DMA_TX /;"	d
UART_DR_BE	inc/hw_uart.h	/^#define UART_DR_BE /;"	d
UART_DR_DATA_M	inc/hw_uart.h	/^#define UART_DR_DATA_M /;"	d
UART_DR_DATA_S	inc/hw_uart.h	/^#define UART_DR_DATA_S /;"	d
UART_DR_FE	inc/hw_uart.h	/^#define UART_DR_FE /;"	d
UART_DR_OE	inc/hw_uart.h	/^#define UART_DR_OE /;"	d
UART_DR_PE	inc/hw_uart.h	/^#define UART_DR_PE /;"	d
UART_ECR_DATA_M	inc/hw_uart.h	/^#define UART_ECR_DATA_M /;"	d
UART_ECR_DATA_S	inc/hw_uart.h	/^#define UART_ECR_DATA_S /;"	d
UART_FBRD_DIVFRAC_M	inc/hw_uart.h	/^#define UART_FBRD_DIVFRAC_M /;"	d
UART_FBRD_DIVFRAC_S	inc/hw_uart.h	/^#define UART_FBRD_DIVFRAC_S /;"	d
UART_FIFO_RX1_8	driverlib/uart.h	/^#define UART_FIFO_RX1_8 /;"	d
UART_FIFO_RX2_8	driverlib/uart.h	/^#define UART_FIFO_RX2_8 /;"	d
UART_FIFO_RX4_8	driverlib/uart.h	/^#define UART_FIFO_RX4_8 /;"	d
UART_FIFO_RX6_8	driverlib/uart.h	/^#define UART_FIFO_RX6_8 /;"	d
UART_FIFO_RX7_8	driverlib/uart.h	/^#define UART_FIFO_RX7_8 /;"	d
UART_FIFO_TX1_8	driverlib/uart.h	/^#define UART_FIFO_TX1_8 /;"	d
UART_FIFO_TX2_8	driverlib/uart.h	/^#define UART_FIFO_TX2_8 /;"	d
UART_FIFO_TX4_8	driverlib/uart.h	/^#define UART_FIFO_TX4_8 /;"	d
UART_FIFO_TX6_8	driverlib/uart.h	/^#define UART_FIFO_TX6_8 /;"	d
UART_FIFO_TX7_8	driverlib/uart.h	/^#define UART_FIFO_TX7_8 /;"	d
UART_FLOWCONTROL_NONE	driverlib/uart.h	/^#define UART_FLOWCONTROL_NONE /;"	d
UART_FLOWCONTROL_RX	driverlib/uart.h	/^#define UART_FLOWCONTROL_RX /;"	d
UART_FLOWCONTROL_TX	driverlib/uart.h	/^#define UART_FLOWCONTROL_TX /;"	d
UART_FR_BUSY	inc/hw_uart.h	/^#define UART_FR_BUSY /;"	d
UART_FR_CTS	inc/hw_uart.h	/^#define UART_FR_CTS /;"	d
UART_FR_DCD	inc/hw_uart.h	/^#define UART_FR_DCD /;"	d
UART_FR_DSR	inc/hw_uart.h	/^#define UART_FR_DSR /;"	d
UART_FR_RI	inc/hw_uart.h	/^#define UART_FR_RI /;"	d
UART_FR_RXFE	inc/hw_uart.h	/^#define UART_FR_RXFE /;"	d
UART_FR_RXFF	inc/hw_uart.h	/^#define UART_FR_RXFF /;"	d
UART_FR_TXFE	inc/hw_uart.h	/^#define UART_FR_TXFE /;"	d
UART_FR_TXFF	inc/hw_uart.h	/^#define UART_FR_TXFF /;"	d
UART_IBRD_DIVINT_M	inc/hw_uart.h	/^#define UART_IBRD_DIVINT_M /;"	d
UART_IBRD_DIVINT_S	inc/hw_uart.h	/^#define UART_IBRD_DIVINT_S /;"	d
UART_ICR_9BITIC	inc/hw_uart.h	/^#define UART_ICR_9BITIC /;"	d
UART_ICR_BEIC	inc/hw_uart.h	/^#define UART_ICR_BEIC /;"	d
UART_ICR_CTSMIC	inc/hw_uart.h	/^#define UART_ICR_CTSMIC /;"	d
UART_ICR_DCDMIC	inc/hw_uart.h	/^#define UART_ICR_DCDMIC /;"	d
UART_ICR_DMARXIC	inc/hw_uart.h	/^#define UART_ICR_DMARXIC /;"	d
UART_ICR_DMATXIC	inc/hw_uart.h	/^#define UART_ICR_DMATXIC /;"	d
UART_ICR_DSRMIC	inc/hw_uart.h	/^#define UART_ICR_DSRMIC /;"	d
UART_ICR_EOTIC	inc/hw_uart.h	/^#define UART_ICR_EOTIC /;"	d
UART_ICR_FEIC	inc/hw_uart.h	/^#define UART_ICR_FEIC /;"	d
UART_ICR_LME1MIC	inc/hw_uart.h	/^#define UART_ICR_LME1MIC /;"	d
UART_ICR_LME5MIC	inc/hw_uart.h	/^#define UART_ICR_LME5MIC /;"	d
UART_ICR_LMSBMIC	inc/hw_uart.h	/^#define UART_ICR_LMSBMIC /;"	d
UART_ICR_OEIC	inc/hw_uart.h	/^#define UART_ICR_OEIC /;"	d
UART_ICR_PEIC	inc/hw_uart.h	/^#define UART_ICR_PEIC /;"	d
UART_ICR_RIMIC	inc/hw_uart.h	/^#define UART_ICR_RIMIC /;"	d
UART_ICR_RTIC	inc/hw_uart.h	/^#define UART_ICR_RTIC /;"	d
UART_ICR_RXIC	inc/hw_uart.h	/^#define UART_ICR_RXIC /;"	d
UART_ICR_TXIC	inc/hw_uart.h	/^#define UART_ICR_TXIC /;"	d
UART_IFLS_RX_M	inc/hw_uart.h	/^#define UART_IFLS_RX_M /;"	d
UART_IFLS_RX_S	inc/hw_uart.h	/^#define UART_IFLS_RX_S /;"	d
UART_IFLS_TX_M	inc/hw_uart.h	/^#define UART_IFLS_TX_M /;"	d
UART_IFLS_TX_S	inc/hw_uart.h	/^#define UART_IFLS_TX_S /;"	d
UART_ILPR_ILPDVSR_M	inc/hw_uart.h	/^#define UART_ILPR_ILPDVSR_M /;"	d
UART_ILPR_ILPDVSR_S	inc/hw_uart.h	/^#define UART_ILPR_ILPDVSR_S /;"	d
UART_IM_9BITIM	inc/hw_uart.h	/^#define UART_IM_9BITIM /;"	d
UART_IM_BEIM	inc/hw_uart.h	/^#define UART_IM_BEIM /;"	d
UART_IM_CTSMIM	inc/hw_uart.h	/^#define UART_IM_CTSMIM /;"	d
UART_IM_DCDMIM	inc/hw_uart.h	/^#define UART_IM_DCDMIM /;"	d
UART_IM_DMARXIM	inc/hw_uart.h	/^#define UART_IM_DMARXIM /;"	d
UART_IM_DMATXIM	inc/hw_uart.h	/^#define UART_IM_DMATXIM /;"	d
UART_IM_DSRMIM	inc/hw_uart.h	/^#define UART_IM_DSRMIM /;"	d
UART_IM_EOTIM	inc/hw_uart.h	/^#define UART_IM_EOTIM /;"	d
UART_IM_FEIM	inc/hw_uart.h	/^#define UART_IM_FEIM /;"	d
UART_IM_LME1IM	inc/hw_uart.h	/^#define UART_IM_LME1IM /;"	d
UART_IM_LME5IM	inc/hw_uart.h	/^#define UART_IM_LME5IM /;"	d
UART_IM_LMSBIM	inc/hw_uart.h	/^#define UART_IM_LMSBIM /;"	d
UART_IM_OEIM	inc/hw_uart.h	/^#define UART_IM_OEIM /;"	d
UART_IM_PEIM	inc/hw_uart.h	/^#define UART_IM_PEIM /;"	d
UART_IM_RIMIM	inc/hw_uart.h	/^#define UART_IM_RIMIM /;"	d
UART_IM_RTIM	inc/hw_uart.h	/^#define UART_IM_RTIM /;"	d
UART_IM_RXIM	inc/hw_uart.h	/^#define UART_IM_RXIM /;"	d
UART_IM_TXIM	inc/hw_uart.h	/^#define UART_IM_TXIM /;"	d
UART_INPUT_CTS	driverlib/uart.h	/^#define UART_INPUT_CTS /;"	d
UART_INT_BE	driverlib/uart.h	/^#define UART_INT_BE /;"	d
UART_INT_CTS	driverlib/uart.h	/^#define UART_INT_CTS /;"	d
UART_INT_DMARX	driverlib/uart.h	/^#define UART_INT_DMARX /;"	d
UART_INT_DMATX	driverlib/uart.h	/^#define UART_INT_DMATX /;"	d
UART_INT_EOT	driverlib/uart.h	/^#define UART_INT_EOT /;"	d
UART_INT_FE	driverlib/uart.h	/^#define UART_INT_FE /;"	d
UART_INT_OE	driverlib/uart.h	/^#define UART_INT_OE /;"	d
UART_INT_PE	driverlib/uart.h	/^#define UART_INT_PE /;"	d
UART_INT_RT	driverlib/uart.h	/^#define UART_INT_RT /;"	d
UART_INT_RX	driverlib/uart.h	/^#define UART_INT_RX /;"	d
UART_INT_TX	driverlib/uart.h	/^#define UART_INT_TX /;"	d
UART_LCRH_BRK	inc/hw_uart.h	/^#define UART_LCRH_BRK /;"	d
UART_LCRH_EPS	inc/hw_uart.h	/^#define UART_LCRH_EPS /;"	d
UART_LCRH_FEN	inc/hw_uart.h	/^#define UART_LCRH_FEN /;"	d
UART_LCRH_PEN	inc/hw_uart.h	/^#define UART_LCRH_PEN /;"	d
UART_LCRH_SPS	inc/hw_uart.h	/^#define UART_LCRH_SPS /;"	d
UART_LCRH_STP2	inc/hw_uart.h	/^#define UART_LCRH_STP2 /;"	d
UART_LCRH_WLEN_5	inc/hw_uart.h	/^#define UART_LCRH_WLEN_5 /;"	d
UART_LCRH_WLEN_6	inc/hw_uart.h	/^#define UART_LCRH_WLEN_6 /;"	d
UART_LCRH_WLEN_7	inc/hw_uart.h	/^#define UART_LCRH_WLEN_7 /;"	d
UART_LCRH_WLEN_8	inc/hw_uart.h	/^#define UART_LCRH_WLEN_8 /;"	d
UART_LCRH_WLEN_M	inc/hw_uart.h	/^#define UART_LCRH_WLEN_M /;"	d
UART_LCRH_WLEN_S	inc/hw_uart.h	/^#define UART_LCRH_WLEN_S /;"	d
UART_LCTL_BLEN_M	inc/hw_uart.h	/^#define UART_LCTL_BLEN_M /;"	d
UART_LCTL_BLEN_S	inc/hw_uart.h	/^#define UART_LCTL_BLEN_S /;"	d
UART_LCTL_MASTER	inc/hw_uart.h	/^#define UART_LCTL_MASTER /;"	d
UART_LSS_TSS_M	inc/hw_uart.h	/^#define UART_LSS_TSS_M /;"	d
UART_LSS_TSS_S	inc/hw_uart.h	/^#define UART_LSS_TSS_S /;"	d
UART_LTIM_TIMER_M	inc/hw_uart.h	/^#define UART_LTIM_TIMER_M /;"	d
UART_LTIM_TIMER_S	inc/hw_uart.h	/^#define UART_LTIM_TIMER_S /;"	d
UART_MIS_9BITMIS	inc/hw_uart.h	/^#define UART_MIS_9BITMIS /;"	d
UART_MIS_BEMIS	inc/hw_uart.h	/^#define UART_MIS_BEMIS /;"	d
UART_MIS_CTSMIS	inc/hw_uart.h	/^#define UART_MIS_CTSMIS /;"	d
UART_MIS_DCDMIS	inc/hw_uart.h	/^#define UART_MIS_DCDMIS /;"	d
UART_MIS_DMARXMIS	inc/hw_uart.h	/^#define UART_MIS_DMARXMIS /;"	d
UART_MIS_DMATXMIS	inc/hw_uart.h	/^#define UART_MIS_DMATXMIS /;"	d
UART_MIS_DSRMIS	inc/hw_uart.h	/^#define UART_MIS_DSRMIS /;"	d
UART_MIS_EOTMIS	inc/hw_uart.h	/^#define UART_MIS_EOTMIS /;"	d
UART_MIS_FEMIS	inc/hw_uart.h	/^#define UART_MIS_FEMIS /;"	d
UART_MIS_LME1MIS	inc/hw_uart.h	/^#define UART_MIS_LME1MIS /;"	d
UART_MIS_LME5MIS	inc/hw_uart.h	/^#define UART_MIS_LME5MIS /;"	d
UART_MIS_LMSBMIS	inc/hw_uart.h	/^#define UART_MIS_LMSBMIS /;"	d
UART_MIS_OEMIS	inc/hw_uart.h	/^#define UART_MIS_OEMIS /;"	d
UART_MIS_PEMIS	inc/hw_uart.h	/^#define UART_MIS_PEMIS /;"	d
UART_MIS_RIMIS	inc/hw_uart.h	/^#define UART_MIS_RIMIS /;"	d
UART_MIS_RTMIS	inc/hw_uart.h	/^#define UART_MIS_RTMIS /;"	d
UART_MIS_RXMIS	inc/hw_uart.h	/^#define UART_MIS_RXMIS /;"	d
UART_MIS_TXMIS	inc/hw_uart.h	/^#define UART_MIS_TXMIS /;"	d
UART_OUTPUT_RTS	driverlib/uart.h	/^#define UART_OUTPUT_RTS /;"	d
UART_O_9BITADDR	inc/hw_uart.h	/^#define UART_O_9BITADDR /;"	d
UART_O_9BITAMASK	inc/hw_uart.h	/^#define UART_O_9BITAMASK /;"	d
UART_O_CC	inc/hw_uart.h	/^#define UART_O_CC /;"	d
UART_O_CTL	inc/hw_uart.h	/^#define UART_O_CTL /;"	d
UART_O_DMACTL	inc/hw_uart.h	/^#define UART_O_DMACTL /;"	d
UART_O_DR	inc/hw_uart.h	/^#define UART_O_DR /;"	d
UART_O_ECR	inc/hw_uart.h	/^#define UART_O_ECR /;"	d
UART_O_FBRD	inc/hw_uart.h	/^#define UART_O_FBRD /;"	d
UART_O_FR	inc/hw_uart.h	/^#define UART_O_FR /;"	d
UART_O_IBRD	inc/hw_uart.h	/^#define UART_O_IBRD /;"	d
UART_O_ICR	inc/hw_uart.h	/^#define UART_O_ICR /;"	d
UART_O_IFLS	inc/hw_uart.h	/^#define UART_O_IFLS /;"	d
UART_O_ILPR	inc/hw_uart.h	/^#define UART_O_ILPR /;"	d
UART_O_IM	inc/hw_uart.h	/^#define UART_O_IM /;"	d
UART_O_LCRH	inc/hw_uart.h	/^#define UART_O_LCRH /;"	d
UART_O_LCTL	inc/hw_uart.h	/^#define UART_O_LCTL /;"	d
UART_O_LSS	inc/hw_uart.h	/^#define UART_O_LSS /;"	d
UART_O_LTIM	inc/hw_uart.h	/^#define UART_O_LTIM /;"	d
UART_O_MIS	inc/hw_uart.h	/^#define UART_O_MIS /;"	d
UART_O_PP	inc/hw_uart.h	/^#define UART_O_PP /;"	d
UART_O_RIS	inc/hw_uart.h	/^#define UART_O_RIS /;"	d
UART_O_RSR	inc/hw_uart.h	/^#define UART_O_RSR /;"	d
UART_PP_MS	inc/hw_uart.h	/^#define UART_PP_MS /;"	d
UART_PP_MSE	inc/hw_uart.h	/^#define UART_PP_MSE /;"	d
UART_PP_NB	inc/hw_uart.h	/^#define UART_PP_NB /;"	d
UART_PP_SC	inc/hw_uart.h	/^#define UART_PP_SC /;"	d
UART_RIS_9BITRIS	inc/hw_uart.h	/^#define UART_RIS_9BITRIS /;"	d
UART_RIS_BERIS	inc/hw_uart.h	/^#define UART_RIS_BERIS /;"	d
UART_RIS_CTSRIS	inc/hw_uart.h	/^#define UART_RIS_CTSRIS /;"	d
UART_RIS_DCDRIS	inc/hw_uart.h	/^#define UART_RIS_DCDRIS /;"	d
UART_RIS_DMARXRIS	inc/hw_uart.h	/^#define UART_RIS_DMARXRIS /;"	d
UART_RIS_DMATXRIS	inc/hw_uart.h	/^#define UART_RIS_DMATXRIS /;"	d
UART_RIS_DSRRIS	inc/hw_uart.h	/^#define UART_RIS_DSRRIS /;"	d
UART_RIS_EOTRIS	inc/hw_uart.h	/^#define UART_RIS_EOTRIS /;"	d
UART_RIS_FERIS	inc/hw_uart.h	/^#define UART_RIS_FERIS /;"	d
UART_RIS_LME1RIS	inc/hw_uart.h	/^#define UART_RIS_LME1RIS /;"	d
UART_RIS_LME5RIS	inc/hw_uart.h	/^#define UART_RIS_LME5RIS /;"	d
UART_RIS_LMSBRIS	inc/hw_uart.h	/^#define UART_RIS_LMSBRIS /;"	d
UART_RIS_OERIS	inc/hw_uart.h	/^#define UART_RIS_OERIS /;"	d
UART_RIS_PERIS	inc/hw_uart.h	/^#define UART_RIS_PERIS /;"	d
UART_RIS_RIRIS	inc/hw_uart.h	/^#define UART_RIS_RIRIS /;"	d
UART_RIS_RTRIS	inc/hw_uart.h	/^#define UART_RIS_RTRIS /;"	d
UART_RIS_RXRIS	inc/hw_uart.h	/^#define UART_RIS_RXRIS /;"	d
UART_RIS_TXRIS	inc/hw_uart.h	/^#define UART_RIS_TXRIS /;"	d
UART_RSR_BE	inc/hw_uart.h	/^#define UART_RSR_BE /;"	d
UART_RSR_FE	inc/hw_uart.h	/^#define UART_RSR_FE /;"	d
UART_RSR_OE	inc/hw_uart.h	/^#define UART_RSR_OE /;"	d
UART_RSR_PE	inc/hw_uart.h	/^#define UART_RSR_PE /;"	d
UART_RXERROR_BREAK	driverlib/uart.h	/^#define UART_RXERROR_BREAK /;"	d
UART_RXERROR_FRAMING	driverlib/uart.h	/^#define UART_RXERROR_FRAMING /;"	d
UART_RXERROR_OVERRUN	driverlib/uart.h	/^#define UART_RXERROR_OVERRUN /;"	d
UART_RXERROR_PARITY	driverlib/uart.h	/^#define UART_RXERROR_PARITY /;"	d
UART_TXINT_MODE_EOT	driverlib/uart.h	/^#define UART_TXINT_MODE_EOT /;"	d
UART_TXINT_MODE_FIFO	driverlib/uart.h	/^#define UART_TXINT_MODE_FIFO /;"	d
UDMAChannelSelect	udma_if.c	/^void UDMAChannelSelect(unsigned int uiChannel, tAppCallbackHndl pfpAppCb)$/;"	f
UDMADeInit	udma_if.c	/^void UDMADeInit()$/;"	f
UDMAInit	udma_if.c	/^void UDMAInit()$/;"	f
UDMASetupAutoMemTransfer	udma_if.c	/^void UDMASetupAutoMemTransfer(unsigned long ulChannel, void *pvSrcBuf,$/;"	f
UDMASetupPingPongTransfer	udma_if.c	/^void UDMASetupPingPongTransfer(unsigned long ulChannel, void *pvSrcBuf1,$/;"	f
UDMAStartTransfer	udma_if.c	/^void UDMAStartTransfer(unsigned long ulChannel)$/;"	f
UDMAStopTransfer	udma_if.c	/^void UDMAStopTransfer(unsigned long ulChannel)$/;"	f
UDMA_ALTBASE_ADDR_M	inc/hw_udma.h	/^#define UDMA_ALTBASE_ADDR_M /;"	d
UDMA_ALTBASE_ADDR_S	inc/hw_udma.h	/^#define UDMA_ALTBASE_ADDR_S /;"	d
UDMA_ALTCLR_CLR_M	inc/hw_udma.h	/^#define UDMA_ALTCLR_CLR_M /;"	d
UDMA_ALTCLR_CLR_S	inc/hw_udma.h	/^#define UDMA_ALTCLR_CLR_S /;"	d
UDMA_ALTSET_SET_M	inc/hw_udma.h	/^#define UDMA_ALTSET_SET_M /;"	d
UDMA_ALTSET_SET_S	inc/hw_udma.h	/^#define UDMA_ALTSET_SET_S /;"	d
UDMA_ALT_SELECT	driverlib/udma.h	/^#define UDMA_ALT_SELECT /;"	d
UDMA_ARB_1	driverlib/udma.h	/^#define UDMA_ARB_1 /;"	d
UDMA_ARB_1024	driverlib/udma.h	/^#define UDMA_ARB_1024 /;"	d
UDMA_ARB_128	driverlib/udma.h	/^#define UDMA_ARB_128 /;"	d
UDMA_ARB_16	driverlib/udma.h	/^#define UDMA_ARB_16 /;"	d
UDMA_ARB_2	driverlib/udma.h	/^#define UDMA_ARB_2 /;"	d
UDMA_ARB_256	driverlib/udma.h	/^#define UDMA_ARB_256 /;"	d
UDMA_ARB_32	driverlib/udma.h	/^#define UDMA_ARB_32 /;"	d
UDMA_ARB_4	driverlib/udma.h	/^#define UDMA_ARB_4 /;"	d
UDMA_ARB_512	driverlib/udma.h	/^#define UDMA_ARB_512 /;"	d
UDMA_ARB_64	driverlib/udma.h	/^#define UDMA_ARB_64 /;"	d
UDMA_ARB_8	driverlib/udma.h	/^#define UDMA_ARB_8 /;"	d
UDMA_ATTR_ALL	driverlib/udma.h	/^#define UDMA_ATTR_ALL /;"	d
UDMA_ATTR_ALTSELECT	driverlib/udma.h	/^#define UDMA_ATTR_ALTSELECT /;"	d
UDMA_ATTR_HIGH_PRIORITY	driverlib/udma.h	/^#define UDMA_ATTR_HIGH_PRIORITY /;"	d
UDMA_ATTR_REQMASK	driverlib/udma.h	/^#define UDMA_ATTR_REQMASK /;"	d
UDMA_ATTR_USEBURST	driverlib/udma.h	/^#define UDMA_ATTR_USEBURST /;"	d
UDMA_BASE	inc/hw_memmap.h	/^#define UDMA_BASE /;"	d
UDMA_CFG_MASTEN	inc/hw_udma.h	/^#define UDMA_CFG_MASTEN /;"	d
UDMA_CH0_SHAMD5_CIN	driverlib/udma.h	/^#define UDMA_CH0_SHAMD5_CIN /;"	d
UDMA_CH0_SW	driverlib/udma.h	/^#define UDMA_CH0_SW /;"	d
UDMA_CH0_TIMERA0_A	driverlib/udma.h	/^#define UDMA_CH0_TIMERA0_A /;"	d
UDMA_CH10_SW	driverlib/udma.h	/^#define UDMA_CH10_SW /;"	d
UDMA_CH10_TIMERA1_A	driverlib/udma.h	/^#define UDMA_CH10_TIMERA1_A /;"	d
UDMA_CH10_TIMERA3_A	driverlib/udma.h	/^#define UDMA_CH10_TIMERA3_A /;"	d
UDMA_CH10_UARTA1_RX	driverlib/udma.h	/^#define UDMA_CH10_UARTA1_RX /;"	d
UDMA_CH11_SW	driverlib/udma.h	/^#define UDMA_CH11_SW /;"	d
UDMA_CH11_TIMERA1_B	driverlib/udma.h	/^#define UDMA_CH11_TIMERA1_B /;"	d
UDMA_CH11_TIMERA3_B	driverlib/udma.h	/^#define UDMA_CH11_TIMERA3_B /;"	d
UDMA_CH11_UARTA1_TX	driverlib/udma.h	/^#define UDMA_CH11_UARTA1_TX /;"	d
UDMA_CH12_LSPI_RX	driverlib/udma.h	/^#define UDMA_CH12_LSPI_RX /;"	d
UDMA_CH12_SW	driverlib/udma.h	/^#define UDMA_CH12_SW /;"	d
UDMA_CH13_LSPI_TX	driverlib/udma.h	/^#define UDMA_CH13_LSPI_TX /;"	d
UDMA_CH13_SW	driverlib/udma.h	/^#define UDMA_CH13_SW	/;"	d
UDMA_CH14_ADC_CH0	driverlib/udma.h	/^#define UDMA_CH14_ADC_CH0 /;"	d
UDMA_CH14_SDHOST_RX	driverlib/udma.h	/^#define UDMA_CH14_SDHOST_RX /;"	d
UDMA_CH14_SW	driverlib/udma.h	/^#define UDMA_CH14_SW /;"	d
UDMA_CH15_ADC_CH1	driverlib/udma.h	/^#define UDMA_CH15_ADC_CH1 /;"	d
UDMA_CH15_SDHOST_TX	driverlib/udma.h	/^#define UDMA_CH15_SDHOST_TX /;"	d
UDMA_CH15_SW	driverlib/udma.h	/^#define UDMA_CH15_SW /;"	d
UDMA_CH16_ADC_CH2	driverlib/udma.h	/^#define UDMA_CH16_ADC_CH2 /;"	d
UDMA_CH16_SW	driverlib/udma.h	/^#define UDMA_CH16_SW /;"	d
UDMA_CH16_TIMERA2_A	driverlib/udma.h	/^#define UDMA_CH16_TIMERA2_A /;"	d
UDMA_CH17_ADC_CH3	driverlib/udma.h	/^#define UDMA_CH17_ADC_CH3 /;"	d
UDMA_CH17_SW	driverlib/udma.h	/^#define UDMA_CH17_SW /;"	d
UDMA_CH17_TIMERA2_B	driverlib/udma.h	/^#define UDMA_CH17_TIMERA2_B /;"	d
UDMA_CH18_AES_CIN	driverlib/udma.h	/^#define UDMA_CH18_AES_CIN /;"	d
UDMA_CH18_GPIOA0	driverlib/udma.h	/^#define UDMA_CH18_GPIOA0 /;"	d
UDMA_CH18_I2S_RX	driverlib/udma.h	/^#define UDMA_CH18_I2S_RX /;"	d
UDMA_CH18_SW	driverlib/udma.h	/^#define UDMA_CH18_SW /;"	d
UDMA_CH19_AES_COUT	driverlib/udma.h	/^#define UDMA_CH19_AES_COUT /;"	d
UDMA_CH19_GPOIA1	driverlib/udma.h	/^#define UDMA_CH19_GPOIA1 /;"	d
UDMA_CH19_I2S_TX	driverlib/udma.h	/^#define UDMA_CH19_I2S_TX /;"	d
UDMA_CH19_SW	driverlib/udma.h	/^#define UDMA_CH19_SW /;"	d
UDMA_CH1_SHAMD5_DIN	driverlib/udma.h	/^#define UDMA_CH1_SHAMD5_DIN /;"	d
UDMA_CH1_SW	driverlib/udma.h	/^#define UDMA_CH1_SW /;"	d
UDMA_CH1_TIMERA0_B	driverlib/udma.h	/^#define UDMA_CH1_TIMERA0_B /;"	d
UDMA_CH20_AES_DIN	driverlib/udma.h	/^#define UDMA_CH20_AES_DIN /;"	d
UDMA_CH20_GPIOA2	driverlib/udma.h	/^#define UDMA_CH20_GPIOA2 /;"	d
UDMA_CH20_SW	driverlib/udma.h	/^#define UDMA_CH20_SW /;"	d
UDMA_CH21_AES_DOUT	driverlib/udma.h	/^#define UDMA_CH21_AES_DOUT /;"	d
UDMA_CH21_GPIOA3	driverlib/udma.h	/^#define UDMA_CH21_GPIOA3 /;"	d
UDMA_CH21_SW	driverlib/udma.h	/^#define UDMA_CH21_SW /;"	d
UDMA_CH22_CAMERA	driverlib/udma.h	/^#define UDMA_CH22_CAMERA /;"	d
UDMA_CH22_GPIOA4	driverlib/udma.h	/^#define UDMA_CH22_GPIOA4 /;"	d
UDMA_CH22_SW	driverlib/udma.h	/^#define UDMA_CH22_SW /;"	d
UDMA_CH23_SDHOST_RX	driverlib/udma.h	/^#define UDMA_CH23_SDHOST_RX /;"	d
UDMA_CH23_SW	driverlib/udma.h	/^#define UDMA_CH23_SW /;"	d
UDMA_CH23_TIMERA2_A	driverlib/udma.h	/^#define UDMA_CH23_TIMERA2_A /;"	d
UDMA_CH23_TIMERA3_A	driverlib/udma.h	/^#define UDMA_CH23_TIMERA3_A /;"	d
UDMA_CH24_SDHOST_TX	driverlib/udma.h	/^#define UDMA_CH24_SDHOST_TX /;"	d
UDMA_CH24_SW	driverlib/udma.h	/^#define UDMA_CH24_SW /;"	d
UDMA_CH24_TIMERA2_B	driverlib/udma.h	/^#define UDMA_CH24_TIMERA2_B /;"	d
UDMA_CH24_TIMERA3_B	driverlib/udma.h	/^#define UDMA_CH24_TIMERA3_B /;"	d
UDMA_CH25_I2CA0_RX	driverlib/udma.h	/^#define UDMA_CH25_I2CA0_RX /;"	d
UDMA_CH25_SSPI_RX	driverlib/udma.h	/^#define UDMA_CH25_SSPI_RX /;"	d
UDMA_CH25_SW	driverlib/udma.h	/^#define UDMA_CH25_SW /;"	d
UDMA_CH26_I2CA0_TX	driverlib/udma.h	/^#define UDMA_CH26_I2CA0_TX /;"	d
UDMA_CH26_SSPI_TX	driverlib/udma.h	/^#define UDMA_CH26_SSPI_TX /;"	d
UDMA_CH26_SW	driverlib/udma.h	/^#define UDMA_CH26_SW /;"	d
UDMA_CH27_GPIOA0	driverlib/udma.h	/^#define UDMA_CH27_GPIOA0 /;"	d
UDMA_CH27_SW	driverlib/udma.h	/^#define UDMA_CH27_SW /;"	d
UDMA_CH28_GPIOA1	driverlib/udma.h	/^#define UDMA_CH28_GPIOA1 /;"	d
UDMA_CH28_SW	driverlib/udma.h	/^#define UDMA_CH28_SW /;"	d
UDMA_CH29_GPIOA4	driverlib/udma.h	/^#define UDMA_CH29_GPIOA4 /;"	d
UDMA_CH29_SW	driverlib/udma.h	/^#define UDMA_CH29_SW /;"	d
UDMA_CH2_SHAMD5_COUT	driverlib/udma.h	/^#define UDMA_CH2_SHAMD5_COUT /;"	d
UDMA_CH2_SW	driverlib/udma.h	/^#define UDMA_CH2_SW /;"	d
UDMA_CH2_TIMERA1_A	driverlib/udma.h	/^#define UDMA_CH2_TIMERA1_A /;"	d
UDMA_CH30_GSPI_RX	driverlib/udma.h	/^#define UDMA_CH30_GSPI_RX /;"	d
UDMA_CH30_I2CA0_RX	driverlib/udma.h	/^#define UDMA_CH30_I2CA0_RX /;"	d
UDMA_CH30_SDHOST_RX	driverlib/udma.h	/^#define UDMA_CH30_SDHOST_RX /;"	d
UDMA_CH30_SW	driverlib/udma.h	/^#define UDMA_CH30_SW /;"	d
UDMA_CH31_GSPI_TX	driverlib/udma.h	/^#define UDMA_CH31_GSPI_TX /;"	d
UDMA_CH31_I2CA0_RX	driverlib/udma.h	/^#define UDMA_CH31_I2CA0_RX /;"	d
UDMA_CH31_SDHOST_TX	driverlib/udma.h	/^#define UDMA_CH31_SDHOST_TX /;"	d
UDMA_CH31_SW	driverlib/udma.h	/^#define UDMA_CH31_SW /;"	d
UDMA_CH3_DES_CIN	driverlib/udma.h	/^#define UDMA_CH3_DES_CIN /;"	d
UDMA_CH3_SW	driverlib/udma.h	/^#define UDMA_CH3_SW /;"	d
UDMA_CH3_TIMERA1_B	driverlib/udma.h	/^#define UDMA_CH3_TIMERA1_B /;"	d
UDMA_CH4_DES_DIN	driverlib/udma.h	/^#define UDMA_CH4_DES_DIN /;"	d
UDMA_CH4_I2S_RX	driverlib/udma.h	/^#define UDMA_CH4_I2S_RX /;"	d
UDMA_CH4_SW	driverlib/udma.h	/^#define UDMA_CH4_SW /;"	d
UDMA_CH4_TIMERA2_A	driverlib/udma.h	/^#define UDMA_CH4_TIMERA2_A /;"	d
UDMA_CH5_BITID	udma_if.c	/^#define UDMA_CH5_BITID /;"	d	file:
UDMA_CH5_BITID	udma_if.h	/^#define UDMA_CH5_BITID /;"	d
UDMA_CH5_DES_DOUT	driverlib/udma.h	/^#define UDMA_CH5_DES_DOUT /;"	d
UDMA_CH5_I2S_TX	driverlib/udma.h	/^#define UDMA_CH5_I2S_TX /;"	d
UDMA_CH5_SW	driverlib/udma.h	/^#define UDMA_CH5_SW /;"	d
UDMA_CH5_TIMERA2_B	driverlib/udma.h	/^#define UDMA_CH5_TIMERA2_B /;"	d
UDMA_CH6_GPIOA2	driverlib/udma.h	/^#define UDMA_CH6_GPIOA2 /;"	d
UDMA_CH6_GSPI_RX	driverlib/udma.h	/^#define UDMA_CH6_GSPI_RX /;"	d
UDMA_CH6_SW	driverlib/udma.h	/^#define UDMA_CH6_SW /;"	d
UDMA_CH6_TIMERA3_A	driverlib/udma.h	/^#define UDMA_CH6_TIMERA3_A /;"	d
UDMA_CH7_GPIOA3	driverlib/udma.h	/^#define UDMA_CH7_GPIOA3 /;"	d
UDMA_CH7_GSPI_TX	driverlib/udma.h	/^#define UDMA_CH7_GSPI_TX /;"	d
UDMA_CH7_SW	driverlib/udma.h	/^#define UDMA_CH7_SW /;"	d
UDMA_CH7_TIMERA3_B	driverlib/udma.h	/^#define UDMA_CH7_TIMERA3_B /;"	d
UDMA_CH8_SW	driverlib/udma.h	/^#define UDMA_CH8_SW /;"	d
UDMA_CH8_TIMERA0_A	driverlib/udma.h	/^#define UDMA_CH8_TIMERA0_A /;"	d
UDMA_CH8_TIMERA2_A	driverlib/udma.h	/^#define UDMA_CH8_TIMERA2_A /;"	d
UDMA_CH8_UARTA0_RX	driverlib/udma.h	/^#define UDMA_CH8_UARTA0_RX /;"	d
UDMA_CH9_SW	driverlib/udma.h	/^#define UDMA_CH9_SW /;"	d
UDMA_CH9_TIMERA0_B	driverlib/udma.h	/^#define UDMA_CH9_TIMERA0_B /;"	d
UDMA_CH9_TIMERA2_B	driverlib/udma.h	/^#define UDMA_CH9_TIMERA2_B /;"	d
UDMA_CH9_UARTA0_TX	driverlib/udma.h	/^#define UDMA_CH9_UARTA0_TX /;"	d
UDMA_CHASGN_M	inc/hw_udma.h	/^#define UDMA_CHASGN_M /;"	d
UDMA_CHASGN_S	inc/hw_udma.h	/^#define UDMA_CHASGN_S /;"	d
UDMA_CHCTL_ARBSIZE_1	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_1 /;"	d
UDMA_CHCTL_ARBSIZE_1024	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_1024 /;"	d
UDMA_CHCTL_ARBSIZE_128	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_128 /;"	d
UDMA_CHCTL_ARBSIZE_16	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_16 /;"	d
UDMA_CHCTL_ARBSIZE_2	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_2 /;"	d
UDMA_CHCTL_ARBSIZE_256	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_256 /;"	d
UDMA_CHCTL_ARBSIZE_32	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_32 /;"	d
UDMA_CHCTL_ARBSIZE_4	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_4 /;"	d
UDMA_CHCTL_ARBSIZE_512	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_512 /;"	d
UDMA_CHCTL_ARBSIZE_64	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_64 /;"	d
UDMA_CHCTL_ARBSIZE_8	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_8 /;"	d
UDMA_CHCTL_ARBSIZE_M	driverlib/udma.h	/^#define UDMA_CHCTL_ARBSIZE_M /;"	d
UDMA_CHCTL_DSTINC_16	driverlib/udma.h	/^#define UDMA_CHCTL_DSTINC_16 /;"	d
UDMA_CHCTL_DSTINC_32	driverlib/udma.h	/^#define UDMA_CHCTL_DSTINC_32 /;"	d
UDMA_CHCTL_DSTINC_8	driverlib/udma.h	/^#define UDMA_CHCTL_DSTINC_8 /;"	d
UDMA_CHCTL_DSTINC_M	driverlib/udma.h	/^#define UDMA_CHCTL_DSTINC_M /;"	d
UDMA_CHCTL_DSTINC_NONE	driverlib/udma.h	/^#define UDMA_CHCTL_DSTINC_NONE /;"	d
UDMA_CHCTL_DSTSIZE_16	driverlib/udma.h	/^#define UDMA_CHCTL_DSTSIZE_16 /;"	d
UDMA_CHCTL_DSTSIZE_32	driverlib/udma.h	/^#define UDMA_CHCTL_DSTSIZE_32 /;"	d
UDMA_CHCTL_DSTSIZE_8	driverlib/udma.h	/^#define UDMA_CHCTL_DSTSIZE_8 /;"	d
UDMA_CHCTL_DSTSIZE_M	driverlib/udma.h	/^#define UDMA_CHCTL_DSTSIZE_M /;"	d
UDMA_CHCTL_NXTUSEBURST	driverlib/udma.h	/^#define UDMA_CHCTL_NXTUSEBURST /;"	d
UDMA_CHCTL_SRCINC_16	driverlib/udma.h	/^#define UDMA_CHCTL_SRCINC_16 /;"	d
UDMA_CHCTL_SRCINC_32	driverlib/udma.h	/^#define UDMA_CHCTL_SRCINC_32 /;"	d
UDMA_CHCTL_SRCINC_8	driverlib/udma.h	/^#define UDMA_CHCTL_SRCINC_8 /;"	d
UDMA_CHCTL_SRCINC_M	driverlib/udma.h	/^#define UDMA_CHCTL_SRCINC_M /;"	d
UDMA_CHCTL_SRCINC_NONE	driverlib/udma.h	/^#define UDMA_CHCTL_SRCINC_NONE /;"	d
UDMA_CHCTL_SRCSIZE_16	driverlib/udma.h	/^#define UDMA_CHCTL_SRCSIZE_16 /;"	d
UDMA_CHCTL_SRCSIZE_32	driverlib/udma.h	/^#define UDMA_CHCTL_SRCSIZE_32 /;"	d
UDMA_CHCTL_SRCSIZE_8	driverlib/udma.h	/^#define UDMA_CHCTL_SRCSIZE_8 /;"	d
UDMA_CHCTL_SRCSIZE_M	driverlib/udma.h	/^#define UDMA_CHCTL_SRCSIZE_M /;"	d
UDMA_CHCTL_XFERMODE_AUTO	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_AUTO /;"	d
UDMA_CHCTL_XFERMODE_BASIC	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_BASIC /;"	d
UDMA_CHCTL_XFERMODE_M	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_M /;"	d
UDMA_CHCTL_XFERMODE_MEM_SG	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_MEM_SG /;"	d
UDMA_CHCTL_XFERMODE_MEM_SGA	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_MEM_SGA /;"	d
UDMA_CHCTL_XFERMODE_PER_SG	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_PER_SG /;"	d
UDMA_CHCTL_XFERMODE_PER_SGA	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_PER_SGA /;"	d
UDMA_CHCTL_XFERMODE_PINGPONG	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_PINGPONG /;"	d
UDMA_CHCTL_XFERMODE_STOP	driverlib/udma.h	/^#define UDMA_CHCTL_XFERMODE_STOP /;"	d
UDMA_CHCTL_XFERSIZE_M	driverlib/udma.h	/^#define UDMA_CHCTL_XFERSIZE_M /;"	d
UDMA_CHCTL_XFERSIZE_S	driverlib/udma.h	/^#define UDMA_CHCTL_XFERSIZE_S /;"	d
UDMA_CHIS_M	inc/hw_udma.h	/^#define UDMA_CHIS_M /;"	d
UDMA_CHIS_S	inc/hw_udma.h	/^#define UDMA_CHIS_S /;"	d
UDMA_CHMAP0_CH0SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH0SEL_M /;"	d
UDMA_CHMAP0_CH0SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH0SEL_S /;"	d
UDMA_CHMAP0_CH1SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH1SEL_M /;"	d
UDMA_CHMAP0_CH1SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH1SEL_S /;"	d
UDMA_CHMAP0_CH2SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH2SEL_M /;"	d
UDMA_CHMAP0_CH2SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH2SEL_S /;"	d
UDMA_CHMAP0_CH3SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH3SEL_M /;"	d
UDMA_CHMAP0_CH3SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH3SEL_S /;"	d
UDMA_CHMAP0_CH4SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH4SEL_M /;"	d
UDMA_CHMAP0_CH4SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH4SEL_S /;"	d
UDMA_CHMAP0_CH5SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH5SEL_M /;"	d
UDMA_CHMAP0_CH5SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH5SEL_S /;"	d
UDMA_CHMAP0_CH6SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH6SEL_M /;"	d
UDMA_CHMAP0_CH6SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH6SEL_S /;"	d
UDMA_CHMAP0_CH7SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH7SEL_M /;"	d
UDMA_CHMAP0_CH7SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP0_CH7SEL_S /;"	d
UDMA_CHMAP1_CH10SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH10SEL_M /;"	d
UDMA_CHMAP1_CH10SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH10SEL_S /;"	d
UDMA_CHMAP1_CH11SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH11SEL_M /;"	d
UDMA_CHMAP1_CH11SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH11SEL_S /;"	d
UDMA_CHMAP1_CH12SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH12SEL_M /;"	d
UDMA_CHMAP1_CH12SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH12SEL_S /;"	d
UDMA_CHMAP1_CH13SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH13SEL_M /;"	d
UDMA_CHMAP1_CH13SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH13SEL_S /;"	d
UDMA_CHMAP1_CH14SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH14SEL_M /;"	d
UDMA_CHMAP1_CH14SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH14SEL_S /;"	d
UDMA_CHMAP1_CH15SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH15SEL_M /;"	d
UDMA_CHMAP1_CH15SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH15SEL_S /;"	d
UDMA_CHMAP1_CH8SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH8SEL_M /;"	d
UDMA_CHMAP1_CH8SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH8SEL_S /;"	d
UDMA_CHMAP1_CH9SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH9SEL_M /;"	d
UDMA_CHMAP1_CH9SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP1_CH9SEL_S /;"	d
UDMA_CHMAP2_CH16SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH16SEL_M /;"	d
UDMA_CHMAP2_CH16SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH16SEL_S /;"	d
UDMA_CHMAP2_CH17SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH17SEL_M /;"	d
UDMA_CHMAP2_CH17SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH17SEL_S /;"	d
UDMA_CHMAP2_CH18SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH18SEL_M /;"	d
UDMA_CHMAP2_CH18SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH18SEL_S /;"	d
UDMA_CHMAP2_CH19SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH19SEL_M /;"	d
UDMA_CHMAP2_CH19SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH19SEL_S /;"	d
UDMA_CHMAP2_CH20SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH20SEL_M /;"	d
UDMA_CHMAP2_CH20SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH20SEL_S /;"	d
UDMA_CHMAP2_CH21SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH21SEL_M /;"	d
UDMA_CHMAP2_CH21SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH21SEL_S /;"	d
UDMA_CHMAP2_CH22SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH22SEL_M /;"	d
UDMA_CHMAP2_CH22SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH22SEL_S /;"	d
UDMA_CHMAP2_CH23SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH23SEL_M /;"	d
UDMA_CHMAP2_CH23SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP2_CH23SEL_S /;"	d
UDMA_CHMAP3_CH24SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH24SEL_M /;"	d
UDMA_CHMAP3_CH24SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH24SEL_S /;"	d
UDMA_CHMAP3_CH25SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH25SEL_M /;"	d
UDMA_CHMAP3_CH25SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH25SEL_S /;"	d
UDMA_CHMAP3_CH26SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH26SEL_M /;"	d
UDMA_CHMAP3_CH26SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH26SEL_S /;"	d
UDMA_CHMAP3_CH27SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH27SEL_M /;"	d
UDMA_CHMAP3_CH27SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH27SEL_S /;"	d
UDMA_CHMAP3_CH28SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH28SEL_M /;"	d
UDMA_CHMAP3_CH28SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH28SEL_S /;"	d
UDMA_CHMAP3_CH29SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH29SEL_M /;"	d
UDMA_CHMAP3_CH29SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH29SEL_S /;"	d
UDMA_CHMAP3_CH30SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH30SEL_M /;"	d
UDMA_CHMAP3_CH30SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH30SEL_S /;"	d
UDMA_CHMAP3_CH31SEL_M	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH31SEL_M /;"	d
UDMA_CHMAP3_CH31SEL_S	inc/hw_udma.h	/^#define UDMA_CHMAP3_CH31SEL_S /;"	d
UDMA_CTLBASE_ADDR_M	inc/hw_udma.h	/^#define UDMA_CTLBASE_ADDR_M /;"	d
UDMA_CTLBASE_ADDR_S	inc/hw_udma.h	/^#define UDMA_CTLBASE_ADDR_S /;"	d
UDMA_DSTENDP_ADDR_M	driverlib/udma.h	/^#define UDMA_DSTENDP_ADDR_M /;"	d
UDMA_DSTENDP_ADDR_S	driverlib/udma.h	/^#define UDMA_DSTENDP_ADDR_S /;"	d
UDMA_DST_INC_16	driverlib/udma.h	/^#define UDMA_DST_INC_16 /;"	d
UDMA_DST_INC_32	driverlib/udma.h	/^#define UDMA_DST_INC_32 /;"	d
UDMA_DST_INC_8	driverlib/udma.h	/^#define UDMA_DST_INC_8 /;"	d
UDMA_DST_INC_NONE	driverlib/udma.h	/^#define UDMA_DST_INC_NONE /;"	d
UDMA_ENACLR_CLR_M	inc/hw_udma.h	/^#define UDMA_ENACLR_CLR_M /;"	d
UDMA_ENACLR_CLR_S	inc/hw_udma.h	/^#define UDMA_ENACLR_CLR_S /;"	d
UDMA_ENASET_CHENSET_M	inc/hw_udma.h	/^#define UDMA_ENASET_CHENSET_M /;"	d
UDMA_ENASET_CHENSET_S	inc/hw_udma.h	/^#define UDMA_ENASET_CHENSET_S /;"	d
UDMA_ERRCLR_ERRCLR	inc/hw_udma.h	/^#define UDMA_ERRCLR_ERRCLR /;"	d
UDMA_INT_ERR	driverlib/udma.h	/^#define UDMA_INT_ERR /;"	d
UDMA_INT_SW	driverlib/udma.h	/^#define UDMA_INT_SW /;"	d
UDMA_MODE_ALT_SELECT	driverlib/udma.h	/^#define UDMA_MODE_ALT_SELECT /;"	d
UDMA_MODE_AUTO	driverlib/udma.h	/^#define UDMA_MODE_AUTO /;"	d
UDMA_MODE_BASIC	driverlib/udma.h	/^#define UDMA_MODE_BASIC /;"	d
UDMA_MODE_MEM_SCATTER_GATHER	driverlib/udma.h	/^#define UDMA_MODE_MEM_SCATTER_GATHER /;"	d
UDMA_MODE_PER_SCATTER_GATHER	driverlib/udma.h	/^#define UDMA_MODE_PER_SCATTER_GATHER /;"	d
UDMA_MODE_PINGPONG	driverlib/udma.h	/^#define UDMA_MODE_PINGPONG /;"	d
UDMA_MODE_STOP	driverlib/udma.h	/^#define UDMA_MODE_STOP /;"	d
UDMA_NEXT_USEBURST	driverlib/udma.h	/^#define UDMA_NEXT_USEBURST /;"	d
UDMA_O_ALTBASE	inc/hw_udma.h	/^#define UDMA_O_ALTBASE /;"	d
UDMA_O_ALTCLR	inc/hw_udma.h	/^#define UDMA_O_ALTCLR /;"	d
UDMA_O_ALTSET	inc/hw_udma.h	/^#define UDMA_O_ALTSET /;"	d
UDMA_O_CFG	inc/hw_udma.h	/^#define UDMA_O_CFG /;"	d
UDMA_O_CHASGN	inc/hw_udma.h	/^#define UDMA_O_CHASGN /;"	d
UDMA_O_CHCTL	driverlib/udma.h	/^#define UDMA_O_CHCTL /;"	d
UDMA_O_CHIS	inc/hw_udma.h	/^#define UDMA_O_CHIS /;"	d
UDMA_O_CHMAP0	inc/hw_udma.h	/^#define UDMA_O_CHMAP0 /;"	d
UDMA_O_CHMAP1	inc/hw_udma.h	/^#define UDMA_O_CHMAP1 /;"	d
UDMA_O_CHMAP2	inc/hw_udma.h	/^#define UDMA_O_CHMAP2 /;"	d
UDMA_O_CHMAP3	inc/hw_udma.h	/^#define UDMA_O_CHMAP3 /;"	d
UDMA_O_CTLBASE	inc/hw_udma.h	/^#define UDMA_O_CTLBASE /;"	d
UDMA_O_DSTENDP	driverlib/udma.h	/^#define UDMA_O_DSTENDP /;"	d
UDMA_O_ENACLR	inc/hw_udma.h	/^#define UDMA_O_ENACLR /;"	d
UDMA_O_ENASET	inc/hw_udma.h	/^#define UDMA_O_ENASET /;"	d
UDMA_O_ERRCLR	inc/hw_udma.h	/^#define UDMA_O_ERRCLR /;"	d
UDMA_O_PRIOCLR	inc/hw_udma.h	/^#define UDMA_O_PRIOCLR /;"	d
UDMA_O_PRIOSET	inc/hw_udma.h	/^#define UDMA_O_PRIOSET /;"	d
UDMA_O_PV	inc/hw_udma.h	/^#define UDMA_O_PV /;"	d
UDMA_O_REQMASKCLR	inc/hw_udma.h	/^#define UDMA_O_REQMASKCLR /;"	d
UDMA_O_REQMASKSET	inc/hw_udma.h	/^#define UDMA_O_REQMASKSET /;"	d
UDMA_O_SRCENDP	driverlib/udma.h	/^#define UDMA_O_SRCENDP /;"	d
UDMA_O_STAT	inc/hw_udma.h	/^#define UDMA_O_STAT /;"	d
UDMA_O_SWREQ	inc/hw_udma.h	/^#define UDMA_O_SWREQ /;"	d
UDMA_O_USEBURSTCLR	inc/hw_udma.h	/^#define UDMA_O_USEBURSTCLR /;"	d
UDMA_O_USEBURSTSET	inc/hw_udma.h	/^#define UDMA_O_USEBURSTSET /;"	d
UDMA_O_WAITSTAT	inc/hw_udma.h	/^#define UDMA_O_WAITSTAT /;"	d
UDMA_PRIOCLR_CLR_M	inc/hw_udma.h	/^#define UDMA_PRIOCLR_CLR_M /;"	d
UDMA_PRIOCLR_CLR_S	inc/hw_udma.h	/^#define UDMA_PRIOCLR_CLR_S /;"	d
UDMA_PRIOSET_SET_M	inc/hw_udma.h	/^#define UDMA_PRIOSET_SET_M /;"	d
UDMA_PRIOSET_SET_S	inc/hw_udma.h	/^#define UDMA_PRIOSET_SET_S /;"	d
UDMA_PRI_SELECT	driverlib/udma.h	/^#define UDMA_PRI_SELECT /;"	d
UDMA_PV_MAJOR_M	inc/hw_udma.h	/^#define UDMA_PV_MAJOR_M /;"	d
UDMA_PV_MAJOR_S	inc/hw_udma.h	/^#define UDMA_PV_MAJOR_S /;"	d
UDMA_PV_MINOR_M	inc/hw_udma.h	/^#define UDMA_PV_MINOR_M /;"	d
UDMA_PV_MINOR_S	inc/hw_udma.h	/^#define UDMA_PV_MINOR_S /;"	d
UDMA_REQMASKCLR_CLR_M	inc/hw_udma.h	/^#define UDMA_REQMASKCLR_CLR_M /;"	d
UDMA_REQMASKCLR_CLR_S	inc/hw_udma.h	/^#define UDMA_REQMASKCLR_CLR_S /;"	d
UDMA_REQMASKSET_SET_M	inc/hw_udma.h	/^#define UDMA_REQMASKSET_SET_M /;"	d
UDMA_REQMASKSET_SET_S	inc/hw_udma.h	/^#define UDMA_REQMASKSET_SET_S /;"	d
UDMA_SIZE_16	driverlib/udma.h	/^#define UDMA_SIZE_16 /;"	d
UDMA_SIZE_32	driverlib/udma.h	/^#define UDMA_SIZE_32 /;"	d
UDMA_SIZE_8	driverlib/udma.h	/^#define UDMA_SIZE_8 /;"	d
UDMA_SRCENDP_ADDR_M	driverlib/udma.h	/^#define UDMA_SRCENDP_ADDR_M /;"	d
UDMA_SRCENDP_ADDR_S	driverlib/udma.h	/^#define UDMA_SRCENDP_ADDR_S /;"	d
UDMA_SRC_INC_16	driverlib/udma.h	/^#define UDMA_SRC_INC_16 /;"	d
UDMA_SRC_INC_32	driverlib/udma.h	/^#define UDMA_SRC_INC_32 /;"	d
UDMA_SRC_INC_8	driverlib/udma.h	/^#define UDMA_SRC_INC_8 /;"	d
UDMA_SRC_INC_NONE	driverlib/udma.h	/^#define UDMA_SRC_INC_NONE /;"	d
UDMA_STAT_DMACHANS_M	inc/hw_udma.h	/^#define UDMA_STAT_DMACHANS_M /;"	d
UDMA_STAT_DMACHANS_S	inc/hw_udma.h	/^#define UDMA_STAT_DMACHANS_S /;"	d
UDMA_STAT_MASTEN	inc/hw_udma.h	/^#define UDMA_STAT_MASTEN /;"	d
UDMA_STAT_STATE_M	inc/hw_udma.h	/^#define UDMA_STAT_STATE_M /;"	d
UDMA_STAT_STATE_S	inc/hw_udma.h	/^#define UDMA_STAT_STATE_S /;"	d
UDMA_SWREQ_M	inc/hw_udma.h	/^#define UDMA_SWREQ_M /;"	d
UDMA_SWREQ_S	inc/hw_udma.h	/^#define UDMA_SWREQ_S /;"	d
UDMA_USEBURSTCLR_CLR_M	inc/hw_udma.h	/^#define UDMA_USEBURSTCLR_CLR_M /;"	d
UDMA_USEBURSTCLR_CLR_S	inc/hw_udma.h	/^#define UDMA_USEBURSTCLR_CLR_S /;"	d
UDMA_USEBURSTSET_SET_M	inc/hw_udma.h	/^#define UDMA_USEBURSTSET_SET_M /;"	d
UDMA_USEBURSTSET_SET_S	inc/hw_udma.h	/^#define UDMA_USEBURSTSET_SET_S /;"	d
UDMA_WAITSTAT_WAITREQ_M	inc/hw_udma.h	/^#define UDMA_WAITSTAT_WAITREQ_M /;"	d
UDMA_WAITSTAT_WAITREQ_S	inc/hw_udma.h	/^#define UDMA_WAITSTAT_WAITREQ_S /;"	d
UtilsDelay	driverlib/utils.c	/^UtilsDelay(unsigned long ulCount)$/;"	f
VARIANT	driverlib/Makefile	/^VARIANT=cm4$/;"	m
WDT_BASE	inc/hw_memmap.h	/^#define WDT_BASE /;"	d
WDT_CTL_INTEN	inc/hw_wdt.h	/^#define WDT_CTL_INTEN /;"	d
WDT_CTL_INTTYPE	inc/hw_wdt.h	/^#define WDT_CTL_INTTYPE /;"	d
WDT_CTL_RESEN	inc/hw_wdt.h	/^#define WDT_CTL_RESEN /;"	d
WDT_CTL_WRC	inc/hw_wdt.h	/^#define WDT_CTL_WRC /;"	d
WDT_ICR_M	inc/hw_wdt.h	/^#define WDT_ICR_M /;"	d
WDT_ICR_S	inc/hw_wdt.h	/^#define WDT_ICR_S /;"	d
WDT_INT_TIMEOUT	inc/hw_wdt.h	/^#define WDT_INT_TIMEOUT /;"	d
WDT_LOAD_M	inc/hw_wdt.h	/^#define WDT_LOAD_M /;"	d
WDT_LOAD_S	inc/hw_wdt.h	/^#define WDT_LOAD_S /;"	d
WDT_LOCK_LOCKED	inc/hw_wdt.h	/^#define WDT_LOCK_LOCKED /;"	d
WDT_LOCK_M	inc/hw_wdt.h	/^#define WDT_LOCK_M /;"	d
WDT_LOCK_S	inc/hw_wdt.h	/^#define WDT_LOCK_S /;"	d
WDT_LOCK_UNLOCK	inc/hw_wdt.h	/^#define WDT_LOCK_UNLOCK /;"	d
WDT_LOCK_UNLOCKED	inc/hw_wdt.h	/^#define WDT_LOCK_UNLOCKED /;"	d
WDT_MIS_WDTMIS	inc/hw_wdt.h	/^#define WDT_MIS_WDTMIS /;"	d
WDT_O_CTL	inc/hw_wdt.h	/^#define WDT_O_CTL /;"	d
WDT_O_ICR	inc/hw_wdt.h	/^#define WDT_O_ICR /;"	d
WDT_O_LOAD	inc/hw_wdt.h	/^#define WDT_O_LOAD /;"	d
WDT_O_LOCK	inc/hw_wdt.h	/^#define WDT_O_LOCK /;"	d
WDT_O_MIS	inc/hw_wdt.h	/^#define WDT_O_MIS /;"	d
WDT_O_RIS	inc/hw_wdt.h	/^#define WDT_O_RIS /;"	d
WDT_O_TEST	inc/hw_wdt.h	/^#define WDT_O_TEST /;"	d
WDT_O_VALUE	inc/hw_wdt.h	/^#define WDT_O_VALUE /;"	d
WDT_RIS_WDTRIS	inc/hw_wdt.h	/^#define WDT_RIS_WDTRIS /;"	d
WDT_TEST_STALL	inc/hw_wdt.h	/^#define WDT_TEST_STALL /;"	d
WDT_TEST_STALL_EN_M	inc/hw_wdt.h	/^#define WDT_TEST_STALL_EN_M /;"	d
WDT_TEST_STALL_EN_S	inc/hw_wdt.h	/^#define WDT_TEST_STALL_EN_S /;"	d
WDT_VALUE_M	inc/hw_wdt.h	/^#define WDT_VALUE_M /;"	d
WDT_VALUE_S	inc/hw_wdt.h	/^#define WDT_VALUE_S /;"	d
WatchdogEnable	driverlib/wdt.c	/^WatchdogEnable(unsigned long ulBase)$/;"	f
WatchdogIntClear	driverlib/wdt.c	/^WatchdogIntClear(unsigned long ulBase)$/;"	f
WatchdogIntRegister	driverlib/wdt.c	/^WatchdogIntRegister(unsigned long ulBase, void (*pfnHandler)(void))$/;"	f
WatchdogIntStatus	driverlib/wdt.c	/^WatchdogIntStatus(unsigned long ulBase, tBoolean bMasked)$/;"	f
WatchdogIntUnregister	driverlib/wdt.c	/^WatchdogIntUnregister(unsigned long ulBase)$/;"	f
WatchdogLock	driverlib/wdt.c	/^WatchdogLock(unsigned long ulBase)$/;"	f
WatchdogLockState	driverlib/wdt.c	/^WatchdogLockState(unsigned long ulBase)$/;"	f
WatchdogReloadGet	driverlib/wdt.c	/^WatchdogReloadGet(unsigned long ulBase)$/;"	f
WatchdogReloadSet	driverlib/wdt.c	/^WatchdogReloadSet(unsigned long ulBase, unsigned long ulLoadVal)$/;"	f
WatchdogRunning	driverlib/wdt.c	/^WatchdogRunning(unsigned long ulBase)$/;"	f
WatchdogStallDisable	driverlib/wdt.c	/^WatchdogStallDisable(unsigned long ulBase)$/;"	f
WatchdogStallEnable	driverlib/wdt.c	/^WatchdogStallEnable(unsigned long ulBase)$/;"	f
WatchdogUnlock	driverlib/wdt.c	/^WatchdogUnlock(unsigned long ulBase)$/;"	f
WatchdogValueGet	driverlib/wdt.c	/^WatchdogValueGet(unsigned long ulBase)$/;"	f
WiringPrivate_h	wiring_private.h	/^#define WiringPrivate_h$/;"	d
XTAL_CLK	driverlib/prcm.c	/^#define XTAL_CLK /;"	d	file:
_I2CBaseValid	driverlib/i2c.c	/^_I2CBaseValid(uint32_t ui32Base)$/;"	f	file:
_I2CIntNumberGet	driverlib/i2c.c	/^_I2CIntNumberGet(uint32_t ui32Base)$/;"	f	file:
_ITOA_	itoa.h	/^#define _ITOA_$/;"	d
_PRCM_PeripheralRegs_	driverlib/prcm.h	/^typedef struct _PRCM_PeripheralRegs_$/;"	s
_RTC_HAL_H_	driverlib/rtc_hal.h	/^#define _RTC_HAL_H_$/;"	d
_SFR_BYTE	avr/pgmspace.h	/^#define _SFR_BYTE(/;"	d
__ADC_H__	driverlib/adc.h	/^#define __ADC_H__$/;"	d
__ALIGN__	inc/asmdefs.h	/^#define __ALIGN__ /;"	d
__ASMDEFS_H__	inc/asmdefs.h	/^#define __ASMDEFS_H__$/;"	d
__BSS__	inc/asmdefs.h	/^#define __BSS__ /;"	d
__CAMERA_H__	driverlib/camera.h	/^#define __CAMERA_H__$/;"	d
__CC3200R1M1RGC__	Energia.h	/^#define __CC3200R1M1RGC__$/;"	d
__CPU_H__	driverlib/cpu.h	/^#define __CPU_H__$/;"	d
__DATA__	inc/asmdefs.h	/^#define __DATA__ /;"	d
__DEBUG_H__	driverlib/debug.h	/^#define __DEBUG_H__$/;"	d
__DMA_HAL_H__	driverlib/dma_hal.h	/^#define __DMA_HAL_H__$/;"	d
__DRIVERLIB_AES_H__	driverlib/aes.h	/^#define __DRIVERLIB_AES_H__$/;"	d
__DRIVERLIB_CRC_H__	driverlib/crc.h	/^#define __DRIVERLIB_CRC_H__$/;"	d
__DRIVERLIB_DES_H__	driverlib/des.h	/^#define __DRIVERLIB_DES_H__$/;"	d
__DRIVERLIB_I2C_H__	driverlib/i2c.h	/^#define __DRIVERLIB_I2C_H__$/;"	d
__DRIVERLIB_SHAMD5_H__	driverlib/shamd5.h	/^#define __DRIVERLIB_SHAMD5_H__$/;"	d
__DRIVERLIB_VERSION_H__	driverlib/version.h	/^#define __DRIVERLIB_VERSION_H__$/;"	d
__END__	inc/asmdefs.h	/^#define __END__ /;"	d
__EXPORT__	inc/asmdefs.h	/^#define __EXPORT__ /;"	d
__FLASH_H__	driverlib/flash.h	/^#define __FLASH_H__$/;"	d
__GPIO_HAL_H__	driverlib/gpio_hal.h	/^#define __GPIO_HAL_H__$/;"	d
__GPIO_H__	driverlib/gpio.h	/^#define __GPIO_H__$/;"	d
__HWSPINLOCK_H__	driverlib/hwspinlock.h	/^#define __HWSPINLOCK_H__$/;"	d
__HW_ADC_H__	inc/hw_adc.h	/^#define __HW_ADC_H__$/;"	d
__HW_AES_H__	inc/hw_aes.h	/^#define __HW_AES_H__$/;"	d
__HW_APPS_CONFIG_H__	inc/hw_apps_config.h	/^#define __HW_APPS_CONFIG_H__$/;"	d
__HW_APPS_RCM_H__	inc/hw_apps_rcm.h	/^#define __HW_APPS_RCM_H__$/;"	d
__HW_CAMERA_H__	inc/hw_camera.h	/^#define __HW_CAMERA_H__$/;"	d
__HW_COMMON_REG_H__	inc/hw_common_reg.h	/^#define __HW_COMMON_REG_H__$/;"	d
__HW_DES_H__	inc/hw_des.h	/^#define __HW_DES_H__$/;"	d
__HW_DTHE_H__	inc/hw_dthe.h	/^#define __HW_DTHE_H__$/;"	d
__HW_FLASH_CTRL_H__	inc/hw_flash_ctrl.h	/^#define __HW_FLASH_CTRL_H__$/;"	d
__HW_GPIO_H__	inc/hw_gpio.h	/^#define __HW_GPIO_H__$/;"	d
__HW_GPRCM_H__	inc/hw_gprcm.h	/^#define __HW_GPRCM_H__$/;"	d
__HW_HIB1P2_H__	inc/hw_hib1p2.h	/^#define __HW_HIB1P2_H__$/;"	d
__HW_HIB3P3_H__	inc/hw_hib3p3.h	/^#define __HW_HIB3P3_H__$/;"	d
__HW_I2C_H__	inc/hw_i2c.h	/^#define __HW_I2C_H__$/;"	d
__HW_INTS_H__	inc/hw_ints.h	/^#define __HW_INTS_H__$/;"	d
__HW_MCASP_H__	inc/hw_mcasp.h	/^#define __HW_MCASP_H__$/;"	d
__HW_MCSPI_H__	inc/hw_mcspi.h	/^#define __HW_MCSPI_H__$/;"	d
__HW_MEMMAP_H__	inc/hw_memmap.h	/^#define __HW_MEMMAP_H__$/;"	d
__HW_MMCHS_H__	inc/hw_mmchs.h	/^#define __HW_MMCHS_H__$/;"	d
__HW_NVIC_H__	inc/hw_nvic.h	/^#define __HW_NVIC_H__$/;"	d
__HW_OCP_SHARED_H__	inc/hw_ocp_shared.h	/^#define __HW_OCP_SHARED_H__$/;"	d
__HW_SHAMD5_H__	inc/hw_shamd5.h	/^#define __HW_SHAMD5_H__$/;"	d
__HW_STACK_DIE_CTRL_H__	inc/hw_stack_die_ctrl.h	/^#define __HW_STACK_DIE_CTRL_H__$/;"	d
__HW_TIMER_H__	inc/hw_timer.h	/^#define __HW_TIMER_H__$/;"	d
__HW_TYPES_H__	inc/hw_types.h	/^#define __HW_TYPES_H__$/;"	d
__HW_UART_H__	inc/hw_uart.h	/^#define __HW_UART_H__$/;"	d
__HW_UDMA_H__	inc/hw_udma.h	/^#define __HW_UDMA_H__$/;"	d
__HW_WDT_H__	inc/hw_wdt.h	/^#define __HW_WDT_H__$/;"	d
__I2S_H__	driverlib/i2s.h	/^#define __I2S_H__$/;"	d
__IMPORT__	inc/asmdefs.h	/^#define __IMPORT__ /;"	d
__INLINE_DATA__	inc/asmdefs.h	/^#define __INLINE_DATA__ /;"	d
__INLINE_DATA__	inc/asmdefs.h	/^#define __INLINE_DATA__$/;"	d
__INTERRUPT_H__	driverlib/interrupt.h	/^#define __INTERRUPT_H__$/;"	d
__LABEL__	inc/asmdefs.h	/^#define __LABEL__ /;"	d
__LABEL__	inc/asmdefs.h	/^#define __LABEL__$/;"	d
__LIBRARY__	inc/asmdefs.h	/^#define __LIBRARY__ /;"	d
__PGMSPACE_H_	avr/pgmspace.h	/^#define __PGMSPACE_H_ /;"	d
__PIN_H__	driverlib/pin.h	/^#define __PIN_H__$/;"	d
__PRCM_H__	driverlib/prcm.h	/^#define __PRCM_H__$/;"	d
__ROM_H__	driverlib/rom.h	/^#define __ROM_H__$/;"	d
__ROM_MAP_H__	driverlib/rom_map.h	/^#define __ROM_MAP_H__$/;"	d
__SDHOST_H__	driverlib/sdhost.h	/^#define __SDHOST_H__$/;"	d
__SPI_H__	driverlib/spi.h	/^#define __SPI_H__$/;"	d
__STR__	inc/asmdefs.h	/^#define __STR__ /;"	d
__SYSTICK_H__	driverlib/systick.h	/^#define __SYSTICK_H__$/;"	d
__TEXT_NOROOT__	inc/asmdefs.h	/^#define __TEXT_NOROOT__ /;"	d
__TEXT__	inc/asmdefs.h	/^#define __TEXT__ /;"	d
__THUMB_LABEL__	inc/asmdefs.h	/^#define __THUMB_LABEL__ /;"	d
__THUMB_LABEL__	inc/asmdefs.h	/^#define __THUMB_LABEL__$/;"	d
__TIMER_H__	driverlib/timer.h	/^#define __TIMER_H__$/;"	d
__UART_H__	driverlib/uart.h	/^#define __UART_H__$/;"	d
__UDMA_H__	driverlib/udma.h	/^#define __UDMA_H__$/;"	d
__UDMA_IF_H__	udma_if.h	/^#define __UDMA_IF_H__$/;"	d
__UTILS_H__	driverlib/utils.h	/^#define __UTILS_H__$/;"	d
__WATCHDOG_H__	driverlib/wdt.h	/^#define __WATCHDOG_H__$/;"	d
__WORD__	inc/asmdefs.h	/^#define __WORD__ /;"	d
__cxa_guard_abort	new.cpp	/^void __cxa_guard_abort (__guard *) {}; $/;"	f
__cxa_guard_acquire	new.cpp	/^int __cxa_guard_acquire(__guard *g) {return !*(char *)(g);};$/;"	f
__cxa_guard_release	new.cpp	/^void __cxa_guard_release (__guard *g) {*(char *)g = 1;};$/;"	f
__cxa_pure_virtual	new.cpp	/^void __cxa_pure_virtual(void) {};$/;"	f
__dso_handle	startup_gcc.c	/^    void *__dso_handle = NULL;$/;"	v
__guard	new.h	/^__extension__ typedef int __guard __attribute__((mode (__DI__)));$/;"	t
_address	IPAddress.h	/^    uint8_t _address[4];  \/\/ IPv4 address$/;"	m	class:IPAddress
_address	MACAddress.h	/^    uint8_t _address[6];  \/\/ Ethernet\/WiFi MAC address$/;"	m	class:MACAddress
_close	startup_gcc.c	/^extern int _close( int file )$/;"	f
_fstat	startup_gcc.c	/^extern int _fstat( int file, struct stat *st )$/;"	f
_getpid	startup_gcc.c	/^extern int _getpid ( void )$/;"	f
_init	main.cpp	/^void _init(void)$/;"	f
_isatty	startup_gcc.c	/^extern int _isatty( int file )$/;"	f
_kill	startup_gcc.c	/^extern void _kill( int pid, int sig )$/;"	f
_lseek	startup_gcc.c	/^extern int _lseek( int file, int ptr, int dir )$/;"	f
_read	startup_gcc.c	/^extern int _read(int file, char *ptr, int len)$/;"	f
_sbrk	startup_gcc.c	/^void * _sbrk(unsigned int incr)$/;"	f
_startMillis	Stream.h	/^    unsigned long _startMillis;  \/\/ used for timeout measurement$/;"	m	class:Stream
_timeout	Stream.h	/^    unsigned long _timeout;      \/\/ number of milliseconds to wait for the next char before aborting timed read$/;"	m	class:Stream
_write	startup_gcc.c	/^extern int _write( int file, char *ptr, int len )$/;"	f
alt_cblk	driverlib/dma_hal.h	/^        bool            alt_cblk; \/* Use alternate cntl blk? *\/$/;"	m	struct:cc_dma_chan_cfg
analogRead	wiring_analog.c	/^uint16_t analogRead(uint8_t pin)$/;"	f
analogWrite	wiring_analog.c	/^void analogWrite(uint8_t pin, int val) {$/;"	f
arb_size	driverlib/dma_hal.h	/^        enum dma_arbt   arb_size;$/;"	m	struct:cc_dma_cmd_desc	typeref:enum:cc_dma_cmd_desc::dma_arbt
attachInterrupt	WInterrupts.c	/^void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode)$/;"	f
available	HardwareSerial.cpp	/^int HardwareSerial::available(void)$/;"	f	class:HardwareSerial
base_addr	driverlib/gpio_hal.h	/^        u32 base_addr;          \/* Hardware address of GPIO module  *\/$/;"	m	struct:gpio_port_info
base_addr	driverlib/rtc_hal.c	/^        u32                    base_addr;$/;"	m	struct:hw_rtc64	file:
baudRate	HardwareSerial.h	/^		unsigned long baudRate;$/;"	m	class:HardwareSerial
begin	HardwareSerial.cpp	/^void HardwareSerial::begin(unsigned long baud)$/;"	f	class:HardwareSerial
bit	Energia.h	/^#define bit(/;"	d
bitClear	Energia.h	/^#define bitClear(/;"	d
bitRead	Energia.h	/^#define bitRead(/;"	d
bitSet	Energia.h	/^#define bitSet(/;"	d
bitWrite	Energia.h	/^#define bitWrite(/;"	d
boolean	Energia.h	/^typedef uint8_t boolean;$/;"	t
buf_type	driverlib/dma_hal.h	/^        enum dma_type   buf_type;  \/* Same for both SRC and DST *\/$/;"	m	struct:cc_dma_cmd_desc	typeref:enum:cc_dma_cmd_desc::dma_type
buffer	WString.h	/^	char *buffer;	        \/\/ the actual char array$/;"	m	class:String
byte	Energia.h	/^typedef uint8_t byte;$/;"	t
c_str	WString.h	/^	const char * c_str() const { return buffer; }$/;"	f	class:String
capacity	WString.h	/^	unsigned int capacity;  \/\/ the array length minus one (for the '\\0')$/;"	m	class:String
cbFuncsA0	WInterrupts.c	/^static void (*cbFuncsA0[8])(void);$/;"	v	file:
cbFuncsA1	WInterrupts.c	/^static void (*cbFuncsA1[8])(void);$/;"	v	file:
cbFuncsA2	WInterrupts.c	/^static void (*cbFuncsA2[8])(void);$/;"	v	file:
cbFuncsA3	WInterrupts.c	/^static void (*cbFuncsA3[8])(void);$/;"	v	file:
cb_param	driverlib/rtc_hal.c	/^        cc_hndl                cb_param;$/;"	m	struct:hw_rtc64	file:
cc_dma_alloc	driverlib/dma_hal.c	/^cc_hndl cc_dma_alloc(u8 chan_id, u8 user_id)$/;"	f
cc_dma_buf	driverlib/dma_hal.h	/^struct cc_dma_buf {$/;"	s
cc_dma_cfg	driverlib/dma_hal.h	/^struct cc_dma_cfg {$/;"	s
cc_dma_chan_cfg	driverlib/dma_hal.h	/^struct cc_dma_chan_cfg {$/;"	s
cc_dma_chan_config	driverlib/dma_hal.c	/^i32 cc_dma_chan_config(cc_hndl hndl, const struct cc_dma_chan_cfg *chan_cfg)$/;"	f
cc_dma_cmd_desc	driverlib/dma_hal.h	/^struct cc_dma_cmd_desc {$/;"	s
cc_dma_desc_config	driverlib/dma_hal.c	/^i32 cc_dma_desc_config(cc_hndl hndl, const struct cc_dma_cmd_desc *cmd_desc)$/;"	f
cc_dma_done	driverlib/dma_hal.c	/^i32 cc_dma_done(cc_hndl hndl)$/;"	f
cc_dma_exit	driverlib/dma_hal.c	/^void cc_dma_exit()$/;"	f
cc_dma_free	driverlib/dma_hal.c	/^void cc_dma_free(cc_hndl hndl)$/;"	f
cc_dma_init	driverlib/dma_hal.c	/^i32 cc_dma_init(const struct cc_dma_cfg *dma_cfg)$/;"	f
cc_dma_prep_sg_elem_ctlw	driverlib/dma_hal.c	/^i32 cc_dma_prep_sg_elem_ctlw(const struct cc_dma_cmd_desc *cmd_desc,$/;"	f
cc_dma_submit_endp	driverlib/dma_hal.c	/^i32 cc_dma_submit_endp(cc_hndl hndl, void *src_endp,  void *dst_endp,$/;"	f
cc_dma_submit_pp_endp	driverlib/dma_hal.c	/^i32 cc_dma_submit_pp_endp(cc_hndl hndl, struct cc_dma_buf *buf1,$/;"	f
cc_dma_submit_sg_bvec	driverlib/dma_hal.c	/^i32 cc_dma_submit_sg_bvec(cc_hndl hndl, i32 n_bvec, struct cc_dma_buf *buf_vec,$/;"	f
cc_gpio_close	driverlib/gpio_hal.c	/^i32 cc_gpio_close(cc_hndl gpio_hndl, i32 gpio_num)$/;"	f
cc_gpio_config	driverlib/gpio_hal.h	/^struct cc_gpio_config {$/;"	s
cc_gpio_control	driverlib/gpio_hal.c	/^struct cc_gpio_control {$/;"	s	file:
cc_gpio_disable_notification	driverlib/gpio_hal.c	/^i32 cc_gpio_disable_notification(cc_hndl gpio_hndl, $/;"	f
cc_gpio_enable_notification	driverlib/gpio_hal.c	/^i32 cc_gpio_enable_notification(cc_hndl gpio_hndl, $/;"	f
cc_gpio_get_callback	driverlib/gpio_hal.c	/^notification_cb cc_gpio_get_callback()$/;"	f
cc_gpio_get_spl_purpose	driverlib/gpio_hal.c	/^i32 cc_gpio_get_spl_purpose(u8 *gpio_num,$/;"	f
cc_gpio_init	driverlib/gpio_hal.c	/^i32 cc_gpio_init(const struct cc_gpio_config *gpio_info)$/;"	f
cc_gpio_open	driverlib/gpio_hal.c	/^cc_hndl cc_gpio_open(i32 gpio_num, enum gpio_dir direction)$/;"	f
cc_gpio_read	driverlib/gpio_hal.c	/^i32 cc_gpio_read(cc_hndl gpio_hndl, i32 gpio_num, i8 *gpio_val)$/;"	f
cc_gpio_restore_context	driverlib/gpio_hal.c	/^void cc_gpio_restore_context()$/;"	f
cc_gpio_save_context	driverlib/gpio_hal.c	/^void cc_gpio_save_context()$/;"	f
cc_gpio_toggle	driverlib/gpio_hal.c	/^i32 cc_gpio_toggle(cc_hndl gpio_hndl, i32 gpio_num)$/;"	f
cc_gpio_write	driverlib/gpio_hal.c	/^i32 cc_gpio_write(cc_hndl gpio_hndl, i32 gpio_num, i8 gpio_val)$/;"	f
cc_rtc_clr_alarm	driverlib/rtc_hal.c	/^i32 cc_rtc_clr_alarm(void)$/;"	f
cc_rtc_get	driverlib/rtc_hal.c	/^i32 cc_rtc_get(struct u64_time *rtc_val)$/;"	f
cc_rtc_has_alarm	driverlib/rtc_hal.c	/^bool cc_rtc_has_alarm(void)$/;"	f
cc_rtc_isr	driverlib/rtc_hal.c	/^void cc_rtc_isr(void)$/;"	f
cc_rtc_set	driverlib/rtc_hal.c	/^i32 cc_rtc_set(struct u64_time *rtc_val)$/;"	f
cc_rtc_set_alarm	driverlib/rtc_hal.c	/^i32 cc_rtc_set_alarm(struct u64_time *alarm)$/;"	f
cc_rtc_time_to_alarm	driverlib/rtc_hal.c	/^i32 cc_rtc_time_to_alarm(struct u64_time *tta)$/;"	f
chan_desc	driverlib/dma_hal.c	/^static struct dma_chan_desc chan_desc[32];$/;"	v	typeref:struct:dma_chan_desc	file:
chan_id	driverlib/dma_hal.c	/^        u8    chan_id;  \/* Channel ID: Range 0 to 31 *\/$/;"	m	struct:dma_chan_desc	file:
chan_mux	driverlib/dma_hal.c	/^static const struct chan_mux_desc chan_mux[] = {$/;"	v	typeref:struct:chan_mux_desc	file:
chan_mux_desc	driverlib/dma_hal.c	/^struct chan_mux_desc {$/;"	s	file:
changeBuffer	WString.cpp	/^unsigned char String::changeBuffer(unsigned int maxStrLen)$/;"	f	class:String
charAt	WString.cpp	/^char String::charAt(unsigned int loc) const$/;"	f	class:String
clearWriteError	Print.h	/^    void clearWriteError() { setWriteError(0); }$/;"	f	class:Print
client_h	Client.h	/^#define client_h$/;"	d
clockCyclesPerMicrosecond	Energia.h	/^#define clockCyclesPerMicrosecond(/;"	d
clockCyclesToMicroseconds	Energia.h	/^#define clockCyclesToMicroseconds(/;"	d
clr_alarm	driverlib/rtc_hal.c	/^static i32 clr_alarm(void)$/;"	f	file:
compareTo	WString.cpp	/^int String::compareTo(const String &s) const$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(char c)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(const String &s)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(const __FlashStringHelper * str)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(const char *cstr)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(const char *cstr, unsigned int length)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(double num)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(float num)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(int num)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(long num)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(unsigned char num)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(unsigned int num)$/;"	f	class:String
concat	WString.cpp	/^unsigned char String::concat(unsigned long num)$/;"	f	class:String
constrain	Energia.h	/^#define constrain(/;"	d
copy	WString.cpp	/^String & String::copy(const __FlashStringHelper *pstr, unsigned int length)$/;"	f	class:String
copy	WString.cpp	/^String & String::copy(const char *cstr, unsigned int length)$/;"	f	class:String
ctl_table	driverlib/dma_hal.h	/^        void         *ctl_table;  \/* Must be 1024 byte alligned *\/$/;"	m	struct:cc_dma_cfg
ctl_val	driverlib/dma_hal.c	/^        u32   ctl_val;  \/* HW Channel Control Value  *\/$/;"	m	struct:dma_chan_desc	file:
ctl_word	driverlib/dma_hal.h	/^                u32     ctl_word;  \/* HAL creates HW control word *\/$/;"	m	union:cc_dma_buf::__anon1
curr_port_settings	driverlib/gpio_hal.c	/^        struct gpio_port_settings curr_port_settings;$/;"	m	struct:gpio_port_details	typeref:struct:gpio_port_details::gpio_port_settings	file:
current_pin	Tone.cpp	/^static uint8_t current_pin = 0;$/;"	v	file:
degrees	Energia.h	/^#define degrees(/;"	d
delay	wiring.c	/^void delay(uint32_t millis)$/;"	f
delayMicroseconds	wiring.c	/^void delayMicroseconds(unsigned int us)$/;"	f
detachInterrupt	WInterrupts.c	/^void detachInterrupt(uint8_t interruptNum)$/;"	f
digitalPinToADCIn	Energia.h	/^#define digitalPinToADCIn(/;"	d
digitalPinToBitMask	Energia.h	/^#define digitalPinToBitMask(/;"	d
digitalPinToPinNum	Energia.h	/^#define digitalPinToPinNum(/;"	d
digitalPinToPort	Energia.h	/^#define digitalPinToPort(/;"	d
digitalPinToTimer	Energia.h	/^#define digitalPinToTimer(/;"	d
digitalRead	wiring_digital.c	/^int digitalRead(uint8_t pin)$/;"	f
digitalWrite	wiring_digital.c	/^void digitalWrite(uint8_t pin, uint8_t val)$/;"	f
dma_arbt	driverlib/dma_hal.h	/^enum dma_arbt {$/;"	g
dma_arbt_bitmap	driverlib/dma_hal.c	/^static u32 dma_arbt_bitmap(enum dma_arbt arb_size)$/;"	f	file:
dma_chan_desc	driverlib/dma_hal.c	/^struct dma_chan_desc {$/;"	s	file:
dma_incr	driverlib/dma_hal.h	/^enum dma_incr {$/;"	g
dma_mode	driverlib/dma_hal.h	/^enum dma_mode {$/;"	g
dma_mode_bitmap	driverlib/dma_hal.c	/^static u32 dma_mode_bitmap(enum dma_mode mode_dma)$/;"	f	file:
dma_submit_endp	driverlib/dma_hal.c	/^void dma_submit_endp(struct dma_chan_desc *desc, void *src_endp, void *dst_endp,$/;"	f	file:
dma_type	driverlib/dma_hal.h	/^enum dma_type {$/;"	g
dma_type_bitmap	driverlib/dma_hal.c	/^static u32 dma_type_bitmap(enum dma_type buf_type)$/;"	f	file:
do_burst	driverlib/dma_hal.h	/^        bool            do_burst;$/;"	m	struct:cc_dma_cmd_desc
do_random	random.c	/^do_random(unsigned long *ctx)$/;"	f	file:
drv_notify_cb	driverlib/gpio_hal.c	/^        i32 (*drv_notify_cb)(i32 gpio_num);$/;"	m	struct:cc_gpio_control	file:
drv_notify_cb	driverlib/gpio_hal.h	/^        notification_cb drv_notify_cb;$/;"	m	struct:cc_gpio_config
dsbl_irqc	driverlib/gpio_hal.c	/^        sys_irq_dsbl   dsbl_irqc;$/;"	m	struct:cc_gpio_control	file:
dsbl_irqc	driverlib/gpio_hal.h	/^        sys_irq_dsbl   dsbl_irqc;$/;"	m	struct:cc_gpio_config
dsbl_irqc	driverlib/rtc_hal.c	/^static sys_irq_dsbl dsbl_irqc;$/;"	v	file:
dst_endp	driverlib/dma_hal.h	/^        void           *dst_endp;  \/* Callee: DST Address for DMA *\/$/;"	m	struct:cc_dma_buf
dst_incr	driverlib/dma_hal.h	/^        enum dma_incr   dst_incr;$/;"	m	struct:cc_dma_cmd_desc	typeref:enum:cc_dma_cmd_desc::dma_incr
dst_incr_bitmap	driverlib/dma_hal.c	/^static u32 dst_incr_bitmap(enum dma_incr val_incr)$/;"	f	file:
dtostrf	avr/dtostrf.c	/^char *dtostrf (double val, signed char width, unsigned char prec, char *sout) {$/;"	f
en_burst	driverlib/dma_hal.h	/^        bool            en_burst; \/* Must it use burst xfer? *\/$/;"	m	struct:cc_dma_chan_cfg
en_hwreq	driverlib/dma_hal.h	/^        bool            en_hwreq; \/* Must it trig by signal? *\/$/;"	m	struct:cc_dma_chan_cfg
enbl_irqc	driverlib/gpio_hal.c	/^        sys_irq_enbl   enbl_irqc;$/;"	m	struct:cc_gpio_control	file:
enbl_irqc	driverlib/gpio_hal.h	/^        sys_irq_enbl   enbl_irqc;$/;"	m	struct:cc_gpio_config
enbl_irqc	driverlib/rtc_hal.c	/^static sys_irq_enbl enbl_irqc;$/;"	v	file:
end	HardwareSerial.cpp	/^void HardwareSerial::end()$/;"	f	class:HardwareSerial
endsWith	WString.cpp	/^unsigned char String::endsWith( const String &s2 ) const$/;"	f	class:String
equals	WString.cpp	/^unsigned char String::equals(const String &s2) const$/;"	f	class:String
equals	WString.cpp	/^unsigned char String::equals(const char *cstr) const$/;"	f	class:String
equalsIgnoreCase	WString.cpp	/^unsigned char String::equalsIgnoreCase( const String &s2 ) const$/;"	f	class:String
false	inc/hw_types.h	/^#define false /;"	d
find	Stream.cpp	/^bool  Stream::find(char *target)$/;"	f	class:Stream
find	Stream.cpp	/^bool Stream::find(char *target, size_t length)$/;"	f	class:Stream
findUntil	Stream.cpp	/^bool  Stream::findUntil(char *target, char *terminator)$/;"	f	class:Stream
findUntil	Stream.cpp	/^bool Stream::findUntil(char *target, size_t targetLen, char *terminator, size_t termLen)$/;"	f	class:Stream
flush	HardwareSerial.cpp	/^void HardwareSerial::flush()$/;"	f	class:HardwareSerial
flushAll	HardwareSerial.cpp	/^HardwareSerial::flushAll(void)$/;"	f	class:HardwareSerial
free_ep	driverlib/dma_hal.c	/^        u8    free_ep;  \/* num free endpoint for use *\/ $/;"	m	struct:dma_chan_desc	file:
freq_hz	driverlib/rtc_hal.c	/^        u32                    freq_hz;$/;"	m	struct:hw_rtc64	file:
g_UARTIntHandlers	HardwareSerial.cpp	/^void (*g_UARTIntHandlers[2])(void) =$/;"	v
g_duration	Tone.cpp	/^static long g_duration = 0;$/;"	v	file:
g_i8I2CIntMapRows	driverlib/i2c.c	/^static const int_fast8_t g_i8I2CIntMapRows =$/;"	v	file:
g_pfnVectors	startup_gcc.c	/^void (* const g_pfnVectors[256])(void) =$/;"	v
g_ppui32I2CIntMap	driverlib/i2c.c	/^static const uint32_t g_ppui32I2CIntMap[][2] =$/;"	v	file:
g_ppulSPIIntMap	driverlib/spi.c	/^static const unsigned long g_ppulSPIIntMap[][3] =$/;"	v	file:
g_ppulUARTIntMap	driverlib/uart.c	/^static const unsigned long g_ppulUARTIntMap[][2] =$/;"	v	file:
g_pulDisRegs	driverlib/interrupt.c	/^static const unsigned long g_pulDisRegs[] =$/;"	v	file:
g_pulEnRegs	driverlib/interrupt.c	/^static const unsigned long g_pulEnRegs[] =$/;"	v	file:
g_pulFMPPERegs	driverlib/flash.c	/^static const unsigned long g_pulFMPPERegs[] =$/;"	v	file:
g_pulFMPRERegs	driverlib/flash.c	/^static const unsigned long g_pulFMPRERegs[] =$/;"	v	file:
g_pulPendRegs	driverlib/interrupt.c	/^static const unsigned long g_pulPendRegs[] =$/;"	v	file:
g_pulPriority	driverlib/interrupt.c	/^static const unsigned long g_pulPriority[] =$/;"	v	file:
g_pulRegs	driverlib/interrupt.c	/^static const unsigned long g_pulRegs[] =$/;"	v	file:
g_pulUnpendRegs	driverlib/interrupt.c	/^static const unsigned long g_pulUnpendRegs[] =$/;"	v	file:
g_ulPinToPadMap	driverlib/pin.c	/^static const unsigned long g_ulPinToPadMap[64] =$/;"	v	file:
g_ulSPIDmaMaskMap	driverlib/spi.c	/^static const unsigned long g_ulSPIDmaMaskMap[][2]=$/;"	v	file:
g_ulUARTBase	HardwareSerial.cpp	/^static const unsigned long g_ulUARTBase[2] =$/;"	v	file:
g_ulUARTConfig	HardwareSerial.cpp	/^static const unsigned long g_ulUARTConfig[2][2] =$/;"	v	file:
g_ulUARTInt	HardwareSerial.cpp	/^static const unsigned long g_ulUARTInt[2] =$/;"	v	file:
g_ulUARTPeriph	HardwareSerial.cpp	/^static const unsigned long g_ulUARTPeriph[2] =$/;"	v	file:
g_ulUARTPinmode	HardwareSerial.cpp	/^static const unsigned long g_ulUARTPinmode[2] =$/;"	v	file:
getBytes	WString.cpp	/^void String::getBytes(unsigned char *buf, unsigned int bufsize, unsigned int index) const$/;"	f	class:String
getWriteError	Print.h	/^    int getWriteError() { return write_error; }$/;"	f	class:Print
get_user_mux_mode	driverlib/dma_hal.c	/^static u32 get_user_mux_mode(u8 chan_id, u8 user_id)$/;"	f	file:
get_value	driverlib/rtc_hal.c	/^static i32 get_value(struct u64_time *time_u64)$/;"	f	file:
gfpAppCallbackHndl	udma_if.c	/^tAppCallbackHndl gfpAppCallbackHndl[MAX_NUM_CH];$/;"	v
gpCtlTbl	udma_if.c	/^tDMAControlTable gpCtlTbl[CTL_TBL_SIZE] __attribute__(( aligned(1024)));$/;"	v
gpCtlTbl	udma_if.c	/^tDMAControlTable gpCtlTbl[CTL_TBL_SIZE];$/;"	v
gpio_control	driverlib/gpio_hal.c	/^struct cc_gpio_control gpio_control;$/;"	v	typeref:struct:cc_gpio_control
gpio_dir	driverlib/gpio_hal.h	/^enum gpio_dir {$/;"	g
gpio_int_type	driverlib/gpio_hal.h	/^enum gpio_int_type {$/;"	g
gpio_interrupt_handler	driverlib/gpio_hal.c	/^void gpio_interrupt_handler(void *intr_param)$/;"	f
gpio_port_details	driverlib/gpio_hal.c	/^struct gpio_port_details {$/;"	s	file:
gpio_port_info	driverlib/gpio_hal.h	/^struct gpio_port_info {$/;"	s
gpio_port_settings	driverlib/gpio_hal.c	/^struct gpio_port_settings {$/;"	s	file:
gpio_wake_interrupt_handler	driverlib/gpio_hal.c	/^void gpio_wake_interrupt_handler(void *intr_param)$/;"	f
has_alarm	driverlib/rtc_hal.c	/^        bool                   has_alarm;$/;"	m	struct:hw_rtc64	file:
heap_end	startup_gcc.c	/^static char *heap_end = 0;$/;"	v	file:
highByte	Energia.h	/^#define highByte(/;"	d
hw_rtc64	driverlib/rtc_hal.c	/^struct hw_rtc64 {$/;"	s	file:
hwt64_clear_alarm	driverlib/rtc_hal.c	/^static i32 hwt64_clear_alarm(cc_hndl hndl)$/;"	f	file:
hwt64_create_alarm	driverlib/rtc_hal.c	/^static i32 hwt64_create_alarm(cc_hndl hndl, struct u64_val *expires,$/;"	f	file:
hwt64_get_current	driverlib/rtc_hal.c	/^static i32 hwt64_get_current(cc_hndl hndl, struct u64_val *current)$/;"	f	file:
hwt64_get_frequency	driverlib/rtc_hal.c	/^static u32 hwt64_get_frequency(cc_hndl hndl)$/;"	f	file:
hwt64_get_remaining	driverlib/rtc_hal.c	/^static i32 hwt64_get_remaining(cc_hndl hndl, struct u64_val *remaining)$/;"	f	file:
hwt64_get_rollovers	driverlib/rtc_hal.c	/^static u32 hwt64_get_rollovers(cc_hndl hndl)$/;"	f	file:
hwt64_is_running	driverlib/rtc_hal.c	/^static bool hwt64_is_running(cc_hndl hndl)$/;"	f	file:
hwt64_register_cb	driverlib/rtc_hal.c	/^static i32 hwt64_register_cb(cc_hndl hndl, cc_cb_fn user_cb, cc_hndl cb_param)$/;"	f	file:
hwt64_update_alarm	driverlib/rtc_hal.c	/^static i32 hwt64_update_alarm(cc_hndl hndl, struct u64_val *expires)$/;"	f	file:
i	driverlib/dma_hal.c	/^u32  i;$/;"	v
iDone	udma_if.c	/^unsigned char iDone;$/;"	v
incr_bitmap	driverlib/dma_hal.c	/^static u32 incr_bitmap(enum dma_incr val_incr, bool src)$/;"	f	file:
indexOf	WString.cpp	/^int String::indexOf( char ch, unsigned int fromIndex ) const$/;"	f	class:String
indexOf	WString.cpp	/^int String::indexOf(char c) const$/;"	f	class:String
indexOf	WString.cpp	/^int String::indexOf(const String &s2) const$/;"	f	class:String
indexOf	WString.cpp	/^int String::indexOf(const String &s2, unsigned int fromIndex) const$/;"	f	class:String
init	WString.cpp	/^inline void String::init(void)$/;"	f	class:String
interrupts	Energia.h	/^#define interrupts(/;"	d
invalidate	WString.cpp	/^void String::invalidate(void)$/;"	f	class:String
irqvec_id	driverlib/gpio_hal.h	/^        u8 irqvec_id;         \/* Interrupt number of GPIO module  *\/$/;"	m	struct:gpio_port_info
isAlpha	WCharacter.h	/^inline boolean isAlpha(int c)$/;"	f
isAlphaNumeric	WCharacter.h	/^inline boolean isAlphaNumeric(int c) $/;"	f
isAscii	WCharacter.h	/^inline boolean isAscii(int c)$/;"	f
isControl	WCharacter.h	/^inline boolean isControl(int c)$/;"	f
isDigit	WCharacter.h	/^inline boolean isDigit(int c)$/;"	f
isGraph	WCharacter.h	/^inline boolean isGraph(int c)$/;"	f
isHexadecimalDigit	WCharacter.h	/^inline boolean isHexadecimalDigit(int c)$/;"	f
isLowerCase	WCharacter.h	/^inline boolean isLowerCase(int c)$/;"	f
isPrintable	WCharacter.h	/^inline boolean isPrintable(int c)$/;"	f
isPunct	WCharacter.h	/^inline boolean isPunct(int c)$/;"	f
isSpace	WCharacter.h	/^inline boolean isSpace(int c)$/;"	f
isUpperCase	WCharacter.h	/^inline boolean isUpperCase(int c)$/;"	f
isWhitespace	WCharacter.h	/^inline boolean isWhitespace(int c)$/;"	f
is_user_alloted	driverlib/dma_hal.c	/^static bool is_user_alloted(u8 user_id)$/;"	f	file:
is_valid_alarm	driverlib/rtc_hal.c	/^static bool is_valid_alarm(const struct u64_time *alarm, $/;"	f	file:
itoa	itoa.c	/^extern char* itoa( int value, char *string, int radix )$/;"	f
lastIndexOf	WString.cpp	/^int String::lastIndexOf( char theChar ) const$/;"	f	class:String
lastIndexOf	WString.cpp	/^int String::lastIndexOf(char ch, unsigned int fromIndex) const$/;"	f	class:String
lastIndexOf	WString.cpp	/^int String::lastIndexOf(const String &s2) const$/;"	f	class:String
lastIndexOf	WString.cpp	/^int String::lastIndexOf(const String &s2, unsigned int fromIndex) const$/;"	f	class:String
len	WString.h	/^	unsigned int len;       \/\/ the String length (not counting the '\\0')$/;"	m	class:String
length	WString.h	/^	inline unsigned int length(void) const {return len;}$/;"	f	class:String
link	startup_gcc.c	/^extern int link( char *cOld, char *cNew )$/;"	f
lowByte	Energia.h	/^#define lowByte(/;"	d
ltoa	itoa.c	/^extern char* ltoa( long value, char *string, int radix )$/;"	f
main	main.cpp	/^int main(void)$/;"	f
makeWord	WMath.cpp	/^unsigned int makeWord(unsigned char h, unsigned char l) { return (h << 8) | l; }$/;"	f
makeWord	WMath.cpp	/^unsigned int makeWord(unsigned int w) { return w; }$/;"	f
map	WMath.cpp	/^long map(long x, long in_min, long in_max, long out_min, long out_max)$/;"	f
max	Energia.h	/^#define max(/;"	d
memcpy_P	avr/pgmspace.h	/^#define memcpy_P(/;"	d
micros	wiring.c	/^unsigned long micros(void)$/;"	f
microsecondsToClockCycles	Energia.h	/^#define microsecondsToClockCycles(/;"	d
millis	wiring.c	/^unsigned long millis(void)$/;"	f
milliseconds	wiring.c	/^static unsigned long milliseconds = 0;$/;"	v	file:
min	Energia.h	/^#define min(/;"	d
mode_dma	driverlib/dma_hal.c	/^        enum dma_mode   mode_dma;$/;"	m	struct:dma_chan_desc	typeref:enum:dma_chan_desc::dma_mode	file:
mode_dma	driverlib/dma_hal.h	/^        enum dma_mode   mode_dma;$/;"	m	struct:cc_dma_cmd_desc	typeref:enum:cc_dma_cmd_desc::dma_mode
module_id	driverlib/gpio_hal.h	/^        u32 module_id;     \/* Peripheral identifier of GPIO module  *\/$/;"	m	struct:gpio_port_info
move	WString.cpp	/^void String::move(String &rhs)$/;"	f	class:String
n_ppdma	driverlib/dma_hal.c	/^        u32   n_ppdma;  \/* num of ping-pong dma xfer *\/$/;"	m	struct:dma_chan_desc	file:
next	random.c	/^static unsigned long next = 1;$/;"	v	file:
noInterrupts	Energia.h	/^#define noInterrupts(/;"	d
noTone	Tone.cpp	/^void noTone(uint8_t pin)$/;"	f
notification_cb	driverlib/gpio_hal.h	/^typedef i32 (*notification_cb)(i32);$/;"	t
num_item	driverlib/dma_hal.h	/^                u32     num_item;  \/* Callee: # src to dst xfers  *\/$/;"	m	union:cc_dma_buf::__anon1
operator !=	WString.h	/^	unsigned char operator != (const String &rhs) const {return !equals(rhs);}$/;"	f	class:String
operator !=	WString.h	/^	unsigned char operator != (const char *cstr) const {return !equals(cstr);}$/;"	f	class:String
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, char c)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, const String &rhs)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, const __FlashStringHelper *rhs)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, const char *cstr)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, double num)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, float num)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, int num)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, long num)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, unsigned char num)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, unsigned int num)$/;"	f
operator +	WString.cpp	/^StringSumHelper & operator + (const StringSumHelper &lhs, unsigned long num)$/;"	f
operator +=	WString.h	/^	String & operator += (char c)			{concat(c); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (const String &rhs)	{concat(rhs); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (const __FlashStringHelper *str){concat(str); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (const char *cstr)		{concat(cstr); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (double num)		{concat(num); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (float num)		{concat(num); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (int num)			{concat(num); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (long num)			{concat(num); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (unsigned char num)		{concat(num); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (unsigned int num)		{concat(num); return (*this);}$/;"	f	class:String
operator +=	WString.h	/^	String & operator += (unsigned long num)	{concat(num); return (*this);}$/;"	f	class:String
operator <	WString.cpp	/^unsigned char String::operator<(const String &rhs) const$/;"	f	class:String
operator <=	WString.cpp	/^unsigned char String::operator<=(const String &rhs) const$/;"	f	class:String
operator =	IPAddress.cpp	/^IPAddress& IPAddress::operator=(const uint8_t *address)$/;"	f	class:IPAddress
operator =	IPAddress.cpp	/^IPAddress& IPAddress::operator=(uint32_t address)$/;"	f	class:IPAddress
operator =	MACAddress.cpp	/^MACAddress& MACAddress::operator=(const uint8_t *address)$/;"	f	class:MACAddress
operator =	WString.cpp	/^String & String::operator = (String &&rval)$/;"	f	class:String
operator =	WString.cpp	/^String & String::operator = (StringSumHelper &&rval)$/;"	f	class:String
operator =	WString.cpp	/^String & String::operator = (const String &rhs)$/;"	f	class:String
operator =	WString.cpp	/^String & String::operator = (const __FlashStringHelper *pstr)$/;"	f	class:String
operator =	WString.cpp	/^String & String::operator = (const char *cstr)$/;"	f	class:String
operator ==	IPAddress.cpp	/^bool IPAddress::operator==(const uint8_t* addr)$/;"	f	class:IPAddress
operator ==	IPAddress.h	/^    bool operator==(const IPAddress& addr) { return (*((uint32_t*)_address)) == (*((uint32_t*)addr._address)); };$/;"	f	class:IPAddress
operator ==	MACAddress.cpp	/^bool MACAddress::operator==(const MACAddress& addr)$/;"	f	class:MACAddress
operator ==	MACAddress.cpp	/^bool MACAddress::operator==(const uint8_t* addr)$/;"	f	class:MACAddress
operator ==	WString.h	/^	unsigned char operator == (const String &rhs) const {return equals(rhs);}$/;"	f	class:String
operator ==	WString.h	/^	unsigned char operator == (const char *cstr) const {return equals(cstr);}$/;"	f	class:String
operator >	WString.cpp	/^unsigned char String::operator>(const String &rhs) const$/;"	f	class:String
operator >=	WString.cpp	/^unsigned char String::operator>=(const String &rhs) const$/;"	f	class:String
operator StringIfHelperType	WString.h	/^	operator StringIfHelperType() const { return buffer ? &String::StringIfHelper : 0; }$/;"	f	class:String
operator []	IPAddress.h	/^    uint8_t operator[](int index) const { return _address[index]; };$/;"	f	class:IPAddress
operator []	IPAddress.h	/^    uint8_t& operator[](int index) { return _address[index]; };$/;"	f	class:IPAddress
operator []	MACAddress.h	/^    uint8_t operator[](int index) const { return _address[index]; };$/;"	f	class:MACAddress
operator []	MACAddress.h	/^    uint8_t& operator[](int index) { return _address[index]; };$/;"	f	class:MACAddress
operator []	WString.cpp	/^char & String::operator[](unsigned int index)$/;"	f	class:String
operator []	WString.cpp	/^char String::operator[]( unsigned int index ) const$/;"	f	class:String
operator bool	HardwareSerial.cpp	/^HardwareSerial::operator bool()$/;"	f	class:HardwareSerial
operator delete	new.cpp	/^void operator delete(void * ptr)$/;"	f
operator delete[]	new.cpp	/^void operator delete[](void * ptr)$/;"	f
operator new	new.cpp	/^void * operator new(size_t size)$/;"	f
operator new[]	new.cpp	/^void * operator new[](size_t size)$/;"	f
operator uint32_t	IPAddress.h	/^    operator uint32_t() { return *((uint32_t*)_address); };$/;"	f	class:IPAddress
parseFloat	Stream.cpp	/^float Stream::parseFloat()$/;"	f	class:Stream
parseFloat	Stream.cpp	/^float Stream::parseFloat(char skipChar){$/;"	f	class:Stream
parseInt	Stream.cpp	/^long Stream::parseInt()$/;"	f	class:Stream
parseInt	Stream.cpp	/^long Stream::parseInt(char skipChar)$/;"	f	class:Stream
peek	HardwareSerial.cpp	/^int HardwareSerial::peek(void)$/;"	f	class:HardwareSerial
peekNextDigit	Stream.cpp	/^int Stream::peekNextDigit()$/;"	f	class:Stream
pfnHandler	driverlib/interrupt.h	/^    void (*pfnHandler)(void);$/;"	m	union:__anon3
pgm_read_byte	avr/pgmspace.h	/^#define pgm_read_byte(/;"	d
pgm_read_byte_far	avr/pgmspace.h	/^#define pgm_read_byte_far(/;"	d
pgm_read_byte_near	avr/pgmspace.h	/^#define pgm_read_byte_near(/;"	d
pgm_read_dword	avr/pgmspace.h	/^#define pgm_read_dword(/;"	d
pgm_read_dword_far	avr/pgmspace.h	/^#define pgm_read_dword_far(/;"	d
pgm_read_dword_near	avr/pgmspace.h	/^#define pgm_read_dword_near(/;"	d
pgm_read_float	avr/pgmspace.h	/^#define pgm_read_float(/;"	d
pgm_read_float_far	avr/pgmspace.h	/^#define pgm_read_float_far(/;"	d
pgm_read_float_near	avr/pgmspace.h	/^#define pgm_read_float_near(/;"	d
pgm_read_word	avr/pgmspace.h	/^#define pgm_read_word(/;"	d
pgm_read_word_far	avr/pgmspace.h	/^#define pgm_read_word_far(/;"	d
pgm_read_word_near	avr/pgmspace.h	/^#define pgm_read_word_near(/;"	d
pinMode	wiring_digital.c	/^void pinMode(uint8_t pin, uint8_t mode)$/;"	f
pin_direction	driverlib/gpio_hal.c	/^        u8 pin_direction; \/* Direction of the pin in use *\/$/;"	m	struct:gpio_port_settings	file:
pin_int_en	driverlib/gpio_hal.c	/^        u8 pin_int_en;    \/* Interrupt enabled on the pin *\/$/;"	m	struct:gpio_port_settings	file:
pin_inttype	driverlib/gpio_hal.c	/^        u32 pin_inttype;    \/* Interrupt type *\/$/;"	m	struct:gpio_port_settings	file:
pin_state	driverlib/gpio_hal.c	/^        u8 pin_state;     \/* State of the pin in use *\/$/;"	m	struct:gpio_port_settings	file:
pin_status	driverlib/gpio_hal.c	/^        u8 pin_status;    \/* Pins currently in use *\/$/;"	m	struct:gpio_port_settings	file:
pin_wake_src	driverlib/gpio_hal.c	/^        u8 pin_wake_src;  \/* Is the pin a wake source *\/$/;"	m	struct:gpio_port_settings	file:
portADCCTLRegister	Energia.h	/^#define portADCCTLRegister(/;"	d
portAFSELRegister	Energia.h	/^#define portAFSELRegister(/;"	d
portAMSELRegister	Energia.h	/^#define portAMSELRegister(/;"	d
portBASERegister	Energia.h	/^#define portBASERegister(/;"	d
portCRRegister	Energia.h	/^#define portCRRegister(/;"	d
portCellID0Register	Energia.h	/^#define portCellID0Register(/;"	d
portCellID1Register	Energia.h	/^#define portCellID1Register(/;"	d
portCellID2Register	Energia.h	/^#define portCellID2Register(/;"	d
portCellID3Register	Energia.h	/^#define portCellID3Register(/;"	d
portDATARegister	Energia.h	/^#define portDATARegister(/;"	d
portDENRegister	Energia.h	/^#define portDENRegister(/;"	d
portDIRRegister	Energia.h	/^#define portDIRRegister(/;"	d
portDR2RRegister	Energia.h	/^#define portDR2RRegister(/;"	d
portDR4RRegister	Energia.h	/^#define portDR4RRegister(/;"	d
portDR8RRegister	Energia.h	/^#define portDR8RRegister(/;"	d
portIBERegister	Energia.h	/^#define portIBERegister(/;"	d
portICRRegister	Energia.h	/^#define portICRRegister(/;"	d
portIEVRegister	Energia.h	/^#define portIEVRegister(/;"	d
portIMRegister	Energia.h	/^#define portIMRegister(/;"	d
portLOCKRegister	Energia.h	/^#define portLOCKRegister(/;"	d
portMACTLRegister	Energia.h	/^#define portMACTLRegister(/;"	d
portMISRegister	Energia.h	/^#define portMISRegister(/;"	d
portODRRegister	Energia.h	/^#define portODRRegister(/;"	d
portPCTLRegister	Energia.h	/^#define portPCTLRegister(/;"	d
portPDRRegister	Energia.h	/^#define portPDRRegister(/;"	d
portPURRegister	Energia.h	/^#define portPURRegister(/;"	d
portPeriphID0Register	Energia.h	/^#define portPeriphID0Register(/;"	d
portPeriphID1Register	Energia.h	/^#define portPeriphID1Register(/;"	d
portPeriphID2Register	Energia.h	/^#define portPeriphID2Register(/;"	d
portPeriphID3Register	Energia.h	/^#define portPeriphID3Register(/;"	d
portPeriphID4Register	Energia.h	/^#define portPeriphID4Register(/;"	d
portPeriphID5Register	Energia.h	/^#define portPeriphID5Register(/;"	d
portPeriphID6Register	Energia.h	/^#define portPeriphID6Register(/;"	d
portPeriphID7Register	Energia.h	/^#define portPeriphID7Register(/;"	d
portRISRegister	Energia.h	/^#define portRISRegister(/;"	d
portSLRRegister	Energia.h	/^#define portSLRRegister(/;"	d
port_details	driverlib/gpio_hal.c	/^        struct gpio_port_details port_details[MAX_GPIO_PORTS];$/;"	m	struct:cc_gpio_control	typeref:struct:cc_gpio_control::gpio_port_details	file:
port_info	driverlib/gpio_hal.c	/^        struct gpio_port_info port_info;$/;"	m	struct:gpio_port_details	typeref:struct:gpio_port_details::gpio_port_info	file:
port_info	driverlib/gpio_hal.h	/^        struct gpio_port_info port_info[MAX_GPIO_PORTS];        \/* Port Info *\/$/;"	m	struct:cc_gpio_config	typeref:struct:cc_gpio_config::gpio_port_info
prep_sg_bvec_ctlw	driverlib/dma_hal.c	/^static void prep_sg_bvec_ctlw(struct dma_chan_desc *desc, i32 n_bvec,$/;"	f	file:
primeTransmit	HardwareSerial.cpp	/^HardwareSerial::primeTransmit(unsigned long ulBase)$/;"	f	class:HardwareSerial
print	Print.cpp	/^size_t Print::print(char c)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(const Printable& x)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(const String &s)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(const char str[])$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(double n, int digits)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(float n, int digits)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(int n, int base)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(long n, int base)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(unsigned char b, int base)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(unsigned int n, int base)$/;"	f	class:Print
print	Print.cpp	/^size_t Print::print(unsigned long n, int base)$/;"	f	class:Print
printFloat	Print.cpp	/^size_t Print::printFloat(double number, uint8_t digits) $/;"	f	class:Print
printFloat	Print.cpp	/^size_t Print::printFloat(float number, uint8_t digits)$/;"	f	class:Print
printNumber	Print.cpp	/^size_t Print::printNumber(unsigned long n, uint8_t base) {$/;"	f	class:Print
printTo	IPAddress.cpp	/^size_t IPAddress::printTo(Print& p) const$/;"	f	class:IPAddress
printTo	MACAddress.cpp	/^size_t MACAddress::printTo(Print& p) const$/;"	f	class:MACAddress
println	Print.cpp	/^size_t Print::println(char c)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(const Printable& x)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(const String &s)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(const char c[])$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(double num, int digits)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(float num, int digits)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(int num, int base)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(long num, int base)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(unsigned char b, int base)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(unsigned int num, int base)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(unsigned long num, int base)$/;"	f	class:Print
println	Print.cpp	/^size_t Print::println(void)$/;"	f	class:Print
priority	driverlib/dma_hal.h	/^        bool            priority; \/* Must it get a priority? *\/$/;"	m	struct:cc_dma_chan_cfg
prog_char	avr/pgmspace.h	/^typedef char prog_char;$/;"	t
prog_int16_t	avr/pgmspace.h	/^typedef int16_t prog_int16_t;$/;"	t
prog_int32_t	avr/pgmspace.h	/^typedef int32_t prog_int32_t;$/;"	t
prog_int8_t	avr/pgmspace.h	/^typedef int8_t prog_int8_t;$/;"	t
prog_uchar	avr/pgmspace.h	/^typedef unsigned char prog_uchar;$/;"	t
prog_uint16_t	avr/pgmspace.h	/^typedef uint16_t prog_uint16_t;$/;"	t
prog_uint32_t	avr/pgmspace.h	/^typedef uint32_t prog_uint32_t;$/;"	t
prog_uint8_t	avr/pgmspace.h	/^typedef uint8_t prog_uint8_t;$/;"	t
prog_void	avr/pgmspace.h	/^typedef void prog_void;$/;"	t
pui32Stack	startup_gcc.c	/^static uint32_t pui32Stack[8192];$/;"	v	file:
pulseIn	wiring_pulse.c	/^unsigned long pulseIn(uint8_t pin, uint8_t state, unsigned long timeout)$/;"	f
pvDstEndAddr	driverlib/udma.h	/^    volatile void *pvDstEndAddr;$/;"	m	struct:__anon4
pvSrcEndAddr	driverlib/udma.h	/^    volatile void *pvSrcEndAddr;$/;"	m	struct:__anon4
radians	Energia.h	/^#define radians(/;"	d
random	WMath.cpp	/^long random(long howbig)$/;"	f
random	WMath.cpp	/^long random(long howsmall, long howbig)$/;"	f
random	random.c	/^random(void)$/;"	f
randomSeed	WMath.cpp	/^void randomSeed(unsigned int seed)$/;"	f
random_r	random.c	/^random_r(unsigned long *ctx)$/;"	f
rawIPAddress	Client.h	/^  uint8_t* rawIPAddress(IPAddress& addr) { return addr.raw_address(); };$/;"	f	class:Client
raw_address	IPAddress.h	/^    uint8_t* raw_address() { return _address; };$/;"	f	class:IPAddress
raw_address	MACAddress.h	/^    uint8_t* raw_address() { return _address; };$/;"	f	class:MACAddress
read	HardwareSerial.cpp	/^int HardwareSerial::read(void)$/;"	f	class:HardwareSerial
readBytes	Stream.cpp	/^size_t Stream::readBytes(char *buffer, size_t length)$/;"	f	class:Stream
readBytesUntil	Stream.cpp	/^size_t Stream::readBytesUntil(char terminator, char *buffer, size_t length)$/;"	f	class:Stream
readString	Stream.cpp	/^String Stream::readString()$/;"	f	class:Stream
readStringUntil	Stream.cpp	/^String Stream::readStringUntil(char terminator)$/;"	f	class:Stream
registerSysTickCb	wiring.c	/^void registerSysTickCb(void (*userFunc)(uint32_t))$/;"	f
remove	WString.cpp	/^void String::remove(unsigned int index){$/;"	f	class:String
remove	WString.cpp	/^void String::remove(unsigned int index, unsigned int count){$/;"	f	class:String
replace	WString.cpp	/^void String::replace(char find, char replace)$/;"	f	class:String
replace	WString.cpp	/^void String::replace(const String& find, const String& replace)$/;"	f	class:String
reserve	WString.cpp	/^unsigned char String::reserve(unsigned int size)$/;"	f	class:String
reserved	driverlib/dma_hal.h	/^        u32             reserved;$/;"	m	struct:cc_dma_buf
restore_gpio_port	driverlib/gpio_hal.c	/^void restore_gpio_port(struct gpio_port_settings *curr_port_settings, $/;"	f
round	Energia.h	/^#define round(/;"	d
rtc	driverlib/rtc_hal.c	/^static struct hw_rtc64 rtc64, *rtc = NULL;$/;"	v	typeref:struct:	file:
rtc64	driverlib/rtc_hal.c	/^static struct hw_rtc64 rtc64, *rtc = NULL;$/;"	v	typeref:struct:hw_rtc64	file:
rtc_alarm_rd	driverlib/rtc_hal.c	/^static void rtc_alarm_rd(struct u64_time *alarm)$/;"	f	file:
rtc_alarm_wr	driverlib/rtc_hal.c	/^static inline void rtc_alarm_wr(const struct u64_time *alarm)$/;"	f	file:
rtc_value_rd	driverlib/rtc_hal.c	/^static void rtc_value_rd(struct u64_time *value)$/;"	f	file:
rtc_value_wr	driverlib/rtc_hal.c	/^static inline void rtc_value_wr(const struct u64_time *value)$/;"	f	file:
rxBuffer	HardwareSerial.h	/^		unsigned char rxBuffer[SERIAL_BUFFER_SIZE];$/;"	m	class:HardwareSerial
rxBufferSize	HardwareSerial.h	/^		unsigned long rxBufferSize;$/;"	m	class:HardwareSerial
rxReadIndex	HardwareSerial.h	/^		unsigned long rxReadIndex;$/;"	m	class:HardwareSerial
rxWriteIndex	HardwareSerial.h	/^		unsigned long rxWriteIndex;$/;"	m	class:HardwareSerial
serialEvent	HardwareSerial.cpp	/^void serialEvent() {}$/;"	f
serialEvent1	HardwareSerial.cpp	/^void serialEvent1() {}$/;"	f
serialEventRun	HardwareSerial.cpp	/^void serialEventRun(void)$/;"	f
server_h	Server.h	/^#define server_h$/;"	d
setCharAt	WString.cpp	/^void String::setCharAt(unsigned int loc, char c) $/;"	f	class:String
setModule	HardwareSerial.cpp	/^void HardwareSerial::setModule(unsigned long module)$/;"	f	class:HardwareSerial
setTimeout	Stream.cpp	/^void Stream::setTimeout(unsigned long timeout)  \/\/ sets the maximum number of milliseconds to wait$/;"	f	class:Stream
setWriteError	Print.h	/^    void setWriteError(int err = 1) { write_error = err; }$/;"	f	class:Print
set_alarm	driverlib/rtc_hal.c	/^static i32 set_alarm(struct u64_time *alarm)$/;"	f	file:
set_irq	driverlib/rtc_hal.c	/^        void                   (*set_irq)(void);$/;"	m	struct:hw_rtc64	file:
setup_alarm	driverlib/rtc_hal.c	/^static i32 setup_alarm(struct hw_rtc64 *rtc, struct u64_val *expires)$/;"	f	file:
shiftIn	wiring_shift.c	/^uint8_t shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder) {$/;"	f
shiftOut	wiring_shift.c	/^void shiftOut(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder, uint8_t val)$/;"	f
sleep	wiring.c	/^void sleep(uint32_t ms)$/;"	f
sleepSeconds	wiring.c	/^void sleepSeconds(uint32_t seconds)$/;"	f
special_purpose_mask	driverlib/gpio_hal.h	/^        u8 special_purpose_mask;     \/* Special purpose GPIO pins *\/$/;"	m	struct:gpio_port_info
sprintf_P	avr/pgmspace.h	/^#define sprintf_P(/;"	d
sq	Energia.h	/^#define sq(/;"	d
srandom	random.c	/^srandom(unsigned long seed)$/;"	f
src_endp	driverlib/dma_hal.h	/^        void           *src_endp;  \/* Callee: SRC Address for DMA *\/$/;"	m	struct:cc_dma_buf
src_incr	driverlib/dma_hal.h	/^        enum dma_incr   src_incr;$/;"	m	struct:cc_dma_cmd_desc	typeref:enum:cc_dma_cmd_desc::dma_incr
src_incr_bitmap	driverlib/dma_hal.c	/^static u32 src_incr_bitmap(enum dma_incr val_incr)$/;"	f	file:
startsWith	WString.cpp	/^unsigned char String::startsWith( const String &s2 ) const$/;"	f	class:String
startsWith	WString.cpp	/^unsigned char String::startsWith( const String &s2, unsigned int offset ) const$/;"	f	class:String
stay_asleep	wiring.c	/^volatile boolean stay_asleep = false;$/;"	v
strcat_P	avr/pgmspace.h	/^#define strcat_P(/;"	d
strcmp_P	avr/pgmspace.h	/^#define strcmp_P(/;"	d
strcpy_P	avr/pgmspace.h	/^#define strcpy_P(/;"	d
strlen_P	avr/pgmspace.h	/^#define strlen_P(/;"	d
strstr_P	avr/pgmspace.h	/^#define strstr_P(/;"	d
submit_sg_bvec	driverlib/dma_hal.c	/^static void submit_sg_bvec(struct dma_chan_desc *desc, i32 n_bvec, $/;"	f	file:
substring	WString.cpp	/^String String::substring(unsigned int left, unsigned int right) const$/;"	f	class:String
substring	WString.h	/^	String substring( unsigned int beginIndex ) const { return substring(beginIndex, len); };$/;"	f	class:String
suspend	wiring.c	/^void suspend(void)$/;"	f
tAppCallbackHndl	udma_if.h	/^typedef void (*tAppCallbackHndl)(void);$/;"	t
tBoolean	inc/hw_types.h	/^typedef unsigned char tBoolean;$/;"	t
tDMAControlTable	driverlib/udma.h	/^tDMAControlTable;$/;"	t	typeref:struct:__anon4
tFlashProtection	driverlib/flash.h	/^tFlashProtection;$/;"	t	typeref:enum:__anon2
time_to_alarm	driverlib/rtc_hal.c	/^static i32 time_to_alarm(struct u64_time *tta)$/;"	f	file:
timedPeek	Stream.cpp	/^int Stream::timedPeek()$/;"	f	class:Stream
timedRead	Stream.cpp	/^int Stream::timedRead()$/;"	f	class:Stream
timeout_cb	driverlib/rtc_hal.c	/^        cc_cb_fn               timeout_cb;$/;"	m	struct:hw_rtc64	file:
timerToAB	Energia.h	/^#define timerToAB(/;"	d
timerToOffset	Energia.h	/^#define timerToOffset(/;"	d
timerToPinConfig	Energia.h	/^#define timerToPinConfig(/;"	d
toAscii	WCharacter.h	/^inline int toAscii(int c)$/;"	f
toCharArray	WString.h	/^	void toCharArray(char *buf, unsigned int bufsize, unsigned int index=0) const$/;"	f	class:String
toFloat	WString.cpp	/^float String::toFloat(void) const$/;"	f	class:String
toInt	WString.cpp	/^long String::toInt(void) const$/;"	f	class:String
toLowerCase	WCharacter.h	/^inline int toLowerCase(int c)$/;"	f
toLowerCase	WString.cpp	/^void String::toLowerCase(void)$/;"	f	class:String
toUpperCase	WCharacter.h	/^inline int toUpperCase(int c)$/;"	f
toUpperCase	WString.cpp	/^void String::toUpperCase(void)$/;"	f	class:String
tone	Tone.cpp	/^void tone(uint8_t pin, unsigned int frequency)$/;"	f
tone	Tone.cpp	/^void tone(uint8_t pin, unsigned int frequency, unsigned long duration)$/;"	f
tone_state	Tone.cpp	/^static uint8_t tone_state = 0;$/;"	v	file:
tone_timer	Tone.cpp	/^static uint8_t tone_timer = 0;$/;"	v	file:
trim	WString.cpp	/^void String::trim(void)$/;"	f	class:String
true	inc/hw_types.h	/^#define true /;"	d
txBuffer	HardwareSerial.h	/^		unsigned char txBuffer[SERIAL_BUFFER_SIZE];$/;"	m	class:HardwareSerial
txBufferSize	HardwareSerial.h	/^		unsigned long txBufferSize;$/;"	m	class:HardwareSerial
txReadIndex	HardwareSerial.h	/^		unsigned long txReadIndex;$/;"	m	class:HardwareSerial
txWriteIndex	HardwareSerial.h	/^		unsigned long txWriteIndex;$/;"	m	class:HardwareSerial
u	driverlib/dma_hal.h	/^        } u;$/;"	m	struct:cc_dma_buf	typeref:union:cc_dma_buf::__anon1
uDMAChannelAssign	driverlib/udma.c	/^uDMAChannelAssign(unsigned long ulMapping)$/;"	f
uDMAChannelAttributeDisable	driverlib/udma.c	/^uDMAChannelAttributeDisable(unsigned long ulChannelNum, unsigned long ulAttr)$/;"	f
uDMAChannelAttributeEnable	driverlib/udma.c	/^uDMAChannelAttributeEnable(unsigned long ulChannelNum, unsigned long ulAttr)$/;"	f
uDMAChannelAttributeGet	driverlib/udma.c	/^uDMAChannelAttributeGet(unsigned long ulChannelNum)$/;"	f
uDMAChannelControlSet	driverlib/udma.c	/^uDMAChannelControlSet(unsigned long ulChannelStructIndex,$/;"	f
uDMAChannelDisable	driverlib/udma.c	/^uDMAChannelDisable(unsigned long ulChannelNum)$/;"	f
uDMAChannelEnable	driverlib/udma.c	/^uDMAChannelEnable(unsigned long ulChannelNum)$/;"	f
uDMAChannelIsEnabled	driverlib/udma.c	/^uDMAChannelIsEnabled(unsigned long ulChannelNum)$/;"	f
uDMAChannelModeGet	driverlib/udma.c	/^uDMAChannelModeGet(unsigned long ulChannelStructIndex)$/;"	f
uDMAChannelRequest	driverlib/udma.c	/^uDMAChannelRequest(unsigned long ulChannelNum)$/;"	f
uDMAChannelScatterGatherSet	driverlib/udma.c	/^uDMAChannelScatterGatherSet(unsigned long ulChannelNum, unsigned ulTaskCount,$/;"	f
uDMAChannelSizeGet	driverlib/udma.c	/^uDMAChannelSizeGet(unsigned long ulChannelStructIndex)$/;"	f
uDMAChannelTransferSet	driverlib/udma.c	/^uDMAChannelTransferSet(unsigned long ulChannelStructIndex,$/;"	f
uDMAControlAlternateBaseGet	driverlib/udma.c	/^uDMAControlAlternateBaseGet(void)$/;"	f
uDMAControlBaseGet	driverlib/udma.c	/^uDMAControlBaseGet(void)$/;"	f
uDMAControlBaseSet	driverlib/udma.c	/^uDMAControlBaseSet(void *pControlTable)$/;"	f
uDMADisable	driverlib/udma.c	/^uDMADisable(void)$/;"	f
uDMAEnable	driverlib/udma.c	/^uDMAEnable(void)$/;"	f
uDMAErrorStatusClear	driverlib/udma.c	/^uDMAErrorStatusClear(void)$/;"	f
uDMAErrorStatusGet	driverlib/udma.c	/^uDMAErrorStatusGet(void)$/;"	f
uDMAIntClear	driverlib/udma.c	/^uDMAIntClear(unsigned long ulChanMask)$/;"	f
uDMAIntRegister	driverlib/udma.c	/^uDMAIntRegister(unsigned long ulIntChannel, void (*pfnHandler)(void))$/;"	f
uDMAIntStatus	driverlib/udma.c	/^uDMAIntStatus(void)$/;"	f
uDMAIntUnregister	driverlib/udma.c	/^uDMAIntUnregister(unsigned long ulIntChannel)$/;"	f
uDMATaskStructEntry	driverlib/udma.h	/^#define uDMATaskStructEntry(/;"	d
uVectorEntry	driverlib/interrupt.h	/^uVectorEntry;$/;"	t	typeref:union:__anon3
uartModule	HardwareSerial.h	/^		unsigned long uartModule;$/;"	m	class:HardwareSerial
ulClkReg	driverlib/prcm.h	/^unsigned long ulClkReg;$/;"	m	struct:_PRCM_PeripheralRegs_
ulControl	driverlib/udma.h	/^    volatile unsigned long ulControl;$/;"	m	struct:__anon4
ulPtr	driverlib/interrupt.h	/^    unsigned long ulPtr;$/;"	m	union:__anon3
ulRstReg	driverlib/prcm.h	/^unsigned long ulRstReg;$/;"	m	struct:_PRCM_PeripheralRegs_
ulSpare	driverlib/udma.h	/^    volatile unsigned long ulSpare;$/;"	m	struct:__anon4
ultoa	itoa.c	/^extern char* ultoa( unsigned long value, char *string, int radix )$/;"	f
use_alt	driverlib/dma_hal.c	/^        u8    use_alt;  \/* Use alternate Control BLK *\/$/;"	m	struct:dma_chan_desc	file:
user_id	driverlib/dma_hal.c	/^        u8    user_id;  \/* Allocated user of channel *\/$/;"	m	struct:dma_chan_desc	file:
user_id	driverlib/dma_hal.c	/^        u8 user_id[MAX_CHAN_MUX];$/;"	m	struct:chan_mux_desc	file:
utoa	itoa.c	/^extern char* utoa( unsigned long value, char *string, int radix )$/;"	f
validity_mask	driverlib/gpio_hal.h	/^        u8 validity_mask;              \/* Valid GPIO pins of port *\/$/;"	m	struct:gpio_port_info
voidFuncPtr	wiring_private.h	/^typedef void (*voidFuncPtr)(void);$/;"	t
wakeup	Energia.h	/^#define wakeup(/;"	d
wakeup_irqvec_id	driverlib/gpio_hal.h	/^        u8 wakeup_irqvec_id; \/* Interrupt for GPIO wakeup source  *\/$/;"	m	struct:cc_gpio_config
word	Energia.h	/^#define word(/;"	d
word	Energia.h	/^typedef unsigned int word;$/;"	t
write	HardwareSerial.cpp	/^size_t HardwareSerial::write(uint8_t c)$/;"	f	class:HardwareSerial
write	Print.cpp	/^size_t Print::write(const uint8_t *buffer, size_t size)$/;"	f	class:Print
write	Print.h	/^    size_t write(const char *str) { return write((const uint8_t *)str, strlen(str)); }$/;"	f	class:Print
write_error	Print.h	/^    int write_error;$/;"	m	class:Print
~String	WString.cpp	/^String::~String()$/;"	f	class:String
