Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Sep  7 20:22:02 2019
| Host         : liu-inspiron running 64-bit Ubuntu Eoan Ermine (development branch)
| Command      : report_utilization -hierarchical -file /home/liu/workspace/computer-architecture/computer-architecture/prj01-beginning/scripts/../report/implement/post_route_utilization.rpt
| Design       : led
| Device       : 7a200tfbg676-2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
| Instance | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
| led      |  (top) |          9 |          9 |       0 |    0 |  59 |      0 |      0 |            0 |
+----------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


