Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Applications/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f40ba368be6c450a9d1c19928f02674f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ring_design_behav xil_defaultlib.tb_ring_design xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_ff
Compiling module xil_defaultlib.Dff
Compiling module xil_defaultlib.ring_design
Compiling module xil_defaultlib.tb_ring_design
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ring_design_behav
