$date
	Sat Oct 22 23:49:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1002508
b1100 !
1"
#1002510
b1100 &
b1100 %
1$
#1002511
0"
#1002514
b110 &
b110 %
#1002518
b11 &
b11 %
#1002522
b1010 &
b1010 %
#1002526
b101 &
b101 %
#1002530
b10000 &
b10000 %
#1002534
b1000 &
b1000 %
#1002538
b100 &
b100 %
#1002542
b10 &
b10 %
#1002546
b1 &
b1 %
1#
#1002550
b0 &
0#
b0 %
0$
#2066933
b1101 !
1"
#2066934
b1101 &
b1101 %
1$
#2066935
0"
#2066938
b101000 &
b101000 %
#2066942
b10100 &
b10100 %
#2066946
b1010 &
b1010 %
#2066950
b101 &
b101 %
#2066954
b10000 &
b10000 %
#2066958
b1000 &
b1000 %
#2066962
b100 &
b100 %
#2066966
b10 &
b10 %
#2066970
b1 &
b1 %
1#
#2066974
b0 &
0#
b0 %
0$
#3066158
b11000 &
b11000 %
1$
b11000 !
1"
#3066159
0"
#3066162
b1100 &
b1100 %
#3066166
b110 &
b110 %
#3066170
b11 &
b11 %
#3066174
b1010 &
b1010 %
#3066178
b101 &
b101 %
#3066182
b10000 &
b10000 %
#3066186
b1000 &
b1000 %
#3066190
b100 &
b100 %
#3066194
b10 &
b10 %
#3066198
b1 &
1#
b1 %
#3066202
b0 &
b0 %
0#
0$
#4500012
