Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:19:15 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_5_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.930ns (30.273%)  route 2.142ns (69.727%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 5.677 - 4.000 ) 
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.231ns (routing 0.170ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.155ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5350, routed)        1.231     2.168    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X134Y445       FDCE                                         r  Delay1No7_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y445       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.247 r  Delay1No7_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.399     2.646    Delay1No6_instance/Y_reg[33]_0[9]
    SLICE_X131Y451       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     2.769 r  Delay1No6_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.007     2.776    Sum10_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X131Y451       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.929 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     2.955    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X131Y452       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.970 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.996    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.048 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.302     3.350    Delay1No7_instance/CO[0]
    SLICE_X129Y457       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     3.416 f  Delay1No7_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.278     3.694    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X129Y457       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     3.817 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.150     3.967    Delay1No6_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X128Y457       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     4.018 r  Delay1No6_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.428     4.446    Delay1No7_instance/Y_reg[23]_0
    SLICE_X131Y449       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.535 r  Delay1No7_instance/shiftedFracY_d1[28]_i_2__0/O
                         net (fo=5, routed)           0.214     4.749    Delay1No7_instance/shiftedFracY_d1_reg[38][11]
    SLICE_X132Y449       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.838 r  Delay1No7_instance/shiftedFracY_d1[32]_i_4__0/O
                         net (fo=2, routed)           0.254     5.092    Delay1No6_instance/Y_reg[26]_0[9]
    SLICE_X128Y450       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.182 r  Delay1No6_instance/shiftedFracY_d1[32]_i_1__0/O
                         net (fo=1, routed)           0.058     5.240    Sum10_1_impl_instance/FPAddSubOp_instance/D[21]
    SLICE_X128Y450       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=5350, routed)        1.030     5.677    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y450       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]/C
                         clock pessimism              0.358     6.035    
                         clock uncertainty           -0.035     6.000    
    SLICE_X128Y450       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.025    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[32]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                  0.784    




