bf9d1010936c77e6326f2b9db545799ce6426625
:bug: fix stalling logic --> comb loop solved
diff --git a/rtl/riscv_id_stage.sv b/rtl/riscv_id_stage.sv
index 7f13aee..97c95dc 100644
--- a/rtl/riscv_id_stage.sv
+++ b/rtl/riscv_id_stage.sv
@@ -318,7 +318,7 @@ module riscv_id_stage
 
   logic [5:0]  regfile_waddr_id;
   logic [5:0]  regfile_alu_waddr_id;
-  logic        regfile_alu_we_id;
+  logic        regfile_alu_we_id, regfile_alu_we_dec_id;
 
   logic [31:0] regfile_data_ra_id;
   logic [31:0] regfile_data_rb_id;
@@ -1065,6 +1065,7 @@ module riscv_id_stage
     // Register file control signals
     .regfile_mem_we_o                ( regfile_we_id             ),
     .regfile_alu_we_o                ( regfile_alu_we_id         ),
+    .regfile_alu_we_dec_o            ( regfile_alu_we_dec_id     ),
     .regfile_alu_waddr_sel_o         ( regfile_alu_waddr_mux_sel ),
 
     // CSR control signals
@@ -1201,7 +1202,7 @@ module riscv_id_stage
     .dbg_trap_o                     ( dbg_trap_o             ),
 
     // Write targets from ID
-    .regfile_we_id_i                ( regfile_we_id          ),
+    .regfile_we_id_i                ( regfile_alu_we_dec_id  ),
     .regfile_alu_waddr_id_i         ( regfile_alu_waddr_id   ),
 
     // Forwarding signals from regfile