// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/14/2023 17:50:35"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga80x40_test (
	reset_n,
	clk50MHz,
	R,
	G,
	B,
	hsync,
	vsync,
	vga_sync,
	vga_clk,
	vga_blank);
input 	reset_n;
input 	clk50MHz;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;
output 	hsync;
output 	vsync;
output 	vga_sync;
output 	vga_clk;
output 	vga_blank;

// Design Ports Information
// R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk50MHz	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk50MHz~input_o ;
wire \clk25MHz~0_combout ;
wire \reset_n~input_o ;
wire \clk25MHz~q ;
wire \U_VGA|counters:U_HCTR|Add0~10 ;
wire \U_VGA|counters:U_HCTR|Add0~6 ;
wire \U_VGA|counters:U_HCTR|Add0~1_sumout ;
wire \U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q ;
wire \U_VGA|counters:U_HCTR|Add0~37_sumout ;
wire \U_VGA|counters:U_HCTR|Add0~38 ;
wire \U_VGA|counters:U_HCTR|Add0~33_sumout ;
wire \U_VGA|counters:U_HCTR|c~4_combout ;
wire \U_VGA|counters:U_HCTR|Add0~34 ;
wire \U_VGA|counters:U_HCTR|Add0~29_sumout ;
wire \U_VGA|counters:U_HCTR|Add0~30 ;
wire \U_VGA|counters:U_HCTR|Add0~17_sumout ;
wire \U_VGA|counters:U_HCTR|c~3_combout ;
wire \U_VGA|counters:U_HCTR|c~0_combout ;
wire \U_VGA|Equal1~1_combout ;
wire \U_VGA|counters:U_HCTR|Add0~5_sumout ;
wire \U_VGA|counters:U_HCTR|c~1_combout ;
wire \U_VGA|Equal0~0_combout ;
wire \U_VGA|counters:U_HCTR|Add0~18 ;
wire \U_VGA|counters:U_HCTR|Add0~13_sumout ;
wire \U_VGA|counters:U_HCTR|c~2_combout ;
wire \U_VGA|counters:U_HCTR|Add0~14 ;
wire \U_VGA|counters:U_HCTR|Add0~25_sumout ;
wire \U_VGA|counters:U_HCTR|Add0~26 ;
wire \U_VGA|counters:U_HCTR|Add0~21_sumout ;
wire \U_VGA|counters:U_HCTR|Add0~22 ;
wire \U_VGA|counters:U_HCTR|Add0~9_sumout ;
wire \U_VGA|Equal3~0_combout ;
wire \U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q ;
wire \U_VGA|Equal1~0_combout ;
wire \U_VGA|counters:U_CHRX|c~2_combout ;
wire \U_VGA|counters:U_VCTR|Add0~10 ;
wire \U_VGA|counters:U_VCTR|Add0~1_sumout ;
wire \U_VGA|counters:U_VCTR|c~0_combout ;
wire \U_VGA|Equal1~2_combout ;
wire \U_VGA|Equal2~0_combout ;
wire \U_VGA|counters:U_VCTR|Add0~37_sumout ;
wire \U_VGA|counters:U_VCTR|c~3_combout ;
wire \U_VGA|counters:U_VCTR|Add0~38 ;
wire \U_VGA|counters:U_VCTR|Add0~25_sumout ;
wire \U_VGA|Equal2~1_combout ;
wire \U_VGA|counters:U_VCTR|Add0~26 ;
wire \U_VGA|counters:U_VCTR|Add0~33_sumout ;
wire \U_VGA|counters:U_VCTR|c~2_combout ;
wire \U_VGA|counters:U_VCTR|Add0~34 ;
wire \U_VGA|counters:U_VCTR|Add0~21_sumout ;
wire \U_VGA|counters:U_VCTR|c~1_combout ;
wire \U_VGA|counters:U_VCTR|Add0~22 ;
wire \U_VGA|counters:U_VCTR|Add0~29_sumout ;
wire \U_VGA|counters:U_VCTR|Add0~30 ;
wire \U_VGA|counters:U_VCTR|Add0~5_sumout ;
wire \U_VGA|counters:U_VCTR|Add0~6 ;
wire \U_VGA|counters:U_VCTR|Add0~17_sumout ;
wire \U_VGA|counters:U_VCTR|Add0~18 ;
wire \U_VGA|counters:U_VCTR|Add0~13_sumout ;
wire \U_VGA|counters:U_VCTR|Add0~14 ;
wire \U_VGA|counters:U_VCTR|Add0~9_sumout ;
wire \U_VGA|counters:U_VCTR|c[7]~DUPLICATE_q ;
wire \U_VGA|blank~1_combout ;
wire \U_VGA|blank~0_combout ;
wire \U_VGA|blank~2_combout ;
wire \U_VGA|counters:U_CHRX|c~1_combout ;
wire \U_VGA|counters:U_CHRX|c~0_combout ;
wire \U_VGA|Equal5~0_combout ;
wire \U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q ;
wire \U_VGA|counters:U_SCRX|Add0~9_sumout ;
wire \U_VGA|counters:U_SCRX|c~2_combout ;
wire \U_VGA|counters:U_SCRX|Add0~10 ;
wire \U_VGA|counters:U_SCRX|Add0~5_sumout ;
wire \U_VGA|counters:U_SCRX|c~1_combout ;
wire \U_VGA|counters:U_SCRX|Add0~6 ;
wire \U_VGA|counters:U_SCRX|Add0~1_sumout ;
wire \U_VGA|counters:U_SCRX|c~0_combout ;
wire \U_VGA|Equal4~1_combout ;
wire \U_VGA|Equal4~0_combout ;
wire \U_VGA|counters:U_SCRY|c~5_combout ;
wire \U_VGA|counters:U_CHRY|c~3_combout ;
wire \U_VGA|counters:chry_ce~combout ;
wire \U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q ;
wire \U_VGA|counters:U_CHRY|c~2_combout ;
wire \U_VGA|counters:U_CHRY|c~0_combout ;
wire \U_VGA|counters:U_CHRY|c~1_combout ;
wire \U_VGA|counters:scry_ce~combout ;
wire \U_VGA|counters:U_SCRY|c~4_combout ;
wire \U_VGA|counters:U_SCRY|c~3_combout ;
wire \U_VGA|counters:U_SCRY|c~0_combout ;
wire \U_VGA|counters:U_SCRY|Add0~0_combout ;
wire \U_VGA|counters:U_SCRY|c~2_combout ;
wire \U_VGA|counters:U_SCRY|c~1_combout ;
wire \U_VGA|y~0_combout ;
wire \U_VGA|counters:U_SCRX|Add0~2 ;
wire \U_VGA|counters:U_SCRX|Add0~17_sumout ;
wire \U_VGA|counters:U_SCRX|c~4_combout ;
wire \U_VGA|y~2_combout ;
wire \U_VGA|counters:U_SCRX|Add0~18 ;
wire \U_VGA|counters:U_SCRX|Add0~13_sumout ;
wire \U_VGA|counters:U_SCRX|c~3_combout ;
wire \U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q ;
wire \U_VGA|counters:U_SCRX|Add0~14 ;
wire \U_VGA|counters:U_SCRX|Add0~25_sumout ;
wire \U_VGA|counters:U_SCRX|c~6_combout ;
wire \U_VGA|counters:U_SCRX|Add0~26 ;
wire \U_VGA|counters:U_SCRX|Add0~21_sumout ;
wire \U_VGA|counters:U_SCRX|c~5_combout ;
wire \U_VGA|hw_cursor:counter[22]~q ;
wire \U_VGA|hw_cursor:counter[0]~q ;
wire \U_VGA|hw_cursor:counter[0]~0_combout ;
wire \U_VGA|hw_cursor:counter[0]~DUPLICATE_q ;
wire \U_VGA|Add4~85_sumout ;
wire \U_VGA|hw_cursor:counter[1]~q ;
wire \U_VGA|Add4~86 ;
wire \U_VGA|Add4~81_sumout ;
wire \U_VGA|hw_cursor:counter[2]~q ;
wire \U_VGA|Add4~82 ;
wire \U_VGA|Add4~77_sumout ;
wire \U_VGA|hw_cursor:counter[3]~q ;
wire \U_VGA|Add4~78 ;
wire \U_VGA|Add4~73_sumout ;
wire \U_VGA|hw_cursor:counter[4]~q ;
wire \U_VGA|Add4~74 ;
wire \U_VGA|Add4~69_sumout ;
wire \U_VGA|hw_cursor:counter[5]~q ;
wire \U_VGA|Add4~70 ;
wire \U_VGA|Add4~65_sumout ;
wire \U_VGA|hw_cursor:counter[6]~q ;
wire \U_VGA|Add4~66 ;
wire \U_VGA|Add4~61_sumout ;
wire \U_VGA|hw_cursor:counter[7]~q ;
wire \U_VGA|Add4~62 ;
wire \U_VGA|Add4~57_sumout ;
wire \U_VGA|hw_cursor:counter[8]~q ;
wire \U_VGA|Add4~58 ;
wire \U_VGA|Add4~53_sumout ;
wire \U_VGA|hw_cursor:counter[9]~q ;
wire \U_VGA|Add4~54 ;
wire \U_VGA|Add4~49_sumout ;
wire \U_VGA|hw_cursor:counter[10]~q ;
wire \U_VGA|Add4~50 ;
wire \U_VGA|Add4~45_sumout ;
wire \U_VGA|hw_cursor:counter[11]~q ;
wire \U_VGA|Add4~46 ;
wire \U_VGA|Add4~41_sumout ;
wire \U_VGA|hw_cursor:counter[12]~q ;
wire \U_VGA|Add4~42 ;
wire \U_VGA|Add4~37_sumout ;
wire \U_VGA|hw_cursor:counter[13]~q ;
wire \U_VGA|Add4~38 ;
wire \U_VGA|Add4~33_sumout ;
wire \U_VGA|hw_cursor:counter[14]~q ;
wire \U_VGA|Add4~34 ;
wire \U_VGA|Add4~29_sumout ;
wire \U_VGA|hw_cursor:counter[15]~q ;
wire \U_VGA|Add4~30 ;
wire \U_VGA|Add4~25_sumout ;
wire \U_VGA|hw_cursor:counter[16]~q ;
wire \U_VGA|Add4~26 ;
wire \U_VGA|Add4~21_sumout ;
wire \U_VGA|hw_cursor:counter[17]~q ;
wire \U_VGA|Add4~22 ;
wire \U_VGA|Add4~17_sumout ;
wire \U_VGA|hw_cursor:counter[18]~q ;
wire \U_VGA|Add4~18 ;
wire \U_VGA|Add4~13_sumout ;
wire \U_VGA|hw_cursor:counter[19]~q ;
wire \U_VGA|Add4~14 ;
wire \U_VGA|Add4~9_sumout ;
wire \U_VGA|hw_cursor:counter[20]~q ;
wire \U_VGA|Add4~10 ;
wire \U_VGA|Add4~5_sumout ;
wire \U_VGA|hw_cursor:counter[21]~q ;
wire \U_VGA|Add4~6 ;
wire \U_VGA|Add4~1_sumout ;
wire \U_VGA|hw_cursor:counter[22]~DUPLICATE_q ;
wire \U_VGA|y~1_combout ;
wire \U_VGA|y~3_combout ;
wire \~GND~combout ;
wire \U_VGA|Add1~1_sumout ;
wire \U_VGA|Add1~2 ;
wire \U_VGA|Add1~3 ;
wire \U_VGA|Add1~5_sumout ;
wire \U_VGA|Add1~6 ;
wire \U_VGA|Add1~7 ;
wire \U_VGA|Add1~9_sumout ;
wire \U_VGA|Add1~10 ;
wire \U_VGA|Add1~11 ;
wire \U_VGA|Add1~13_sumout ;
wire \U_VGA|Add1~14 ;
wire \U_VGA|Add1~15 ;
wire \U_VGA|Add1~17_sumout ;
wire \U_VGA|Add1~18 ;
wire \U_VGA|Add1~19 ;
wire \U_VGA|Add1~21_sumout ;
wire \U_VGA|Add1~22 ;
wire \U_VGA|Add1~23 ;
wire \U_VGA|Add1~25_sumout ;
wire \U_VGA|Add1~26 ;
wire \U_VGA|Add1~27 ;
wire \U_VGA|Add1~29_sumout ;
wire \U_VGA|Add2~1_sumout ;
wire \U_VGA|Add2~2 ;
wire \U_VGA|Add2~5_sumout ;
wire \U_VGA|Add2~6 ;
wire \U_VGA|Add2~9_sumout ;
wire \U_VGA|Add2~10 ;
wire \U_VGA|Add2~13_sumout ;
wire \U_VGA|Add2~14 ;
wire \U_VGA|Add2~17_sumout ;
wire \U_VGA|Add2~18 ;
wire \U_VGA|Add2~21_sumout ;
wire \U_VGA|Add3~0_combout ;
wire \U_VGA|Add2~22 ;
wire \U_VGA|Add2~25_sumout ;
wire \U_VGA|Add3~1_combout ;
wire \U_VGA|Add2~26 ;
wire \U_VGA|Add2~29_sumout ;
wire \U_VGA|Add2~30 ;
wire \U_VGA|Add2~33_sumout ;
wire \U_VGA|Add2~34 ;
wire \U_VGA|Add2~37_sumout ;
wire \U_VGA|U_LOSR|data[6]~1_combout ;
wire \U_VGA|U_LOSR|data~8_combout ;
wire \U_VGA|U_LOSR|data~7_combout ;
wire \U_VGA|U_LOSR|data~6_combout ;
wire \U_VGA|U_LOSR|data~5_combout ;
wire \U_VGA|U_LOSR|data~4_combout ;
wire \U_VGA|U_LOSR|data~3_combout ;
wire \U_VGA|U_LOSR|data~2_combout ;
wire \U_VGA|U_LOSR|data~0_combout ;
wire \U_VGA|G_int~combout ;
wire \U_VGA|G~q ;
wire \U_VGA|process_0~1_combout ;
wire \U_VGA|counters:U_HCTR|c[1]~DUPLICATE_q ;
wire \U_VGA|process_0~0_combout ;
wire \U_VGA|process_0~2_combout ;
wire \U_VGA|hsync_int~q ;
wire \U_VGA|process_1~0_combout ;
wire \U_VGA|vsync_int~q ;
wire [9:0] \U_VGA|counters:U_VCTR|c ;
wire [7:0] \U_FONT|altsyncram_component|auto_generated|q_a ;
wire [7:0] \U_TEXT|altsyncram_component|auto_generated|q_a ;
wire [7:0] \U_TEXT|altsyncram_component|auto_generated|q_b ;
wire [6:0] \U_VGA|counters:U_SCRX|c ;
wire [5:0] \U_VGA|counters:U_SCRY|c ;
wire [7:0] \U_VGA|U_LOSR|data ;
wire [3:0] \U_VGA|counters:U_CHRY|c ;
wire [9:0] \U_VGA|counters:U_HCTR|c ;
wire [2:0] \U_VGA|counters:U_CHRX|c ;

wire [1:0] \U_FONT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \U_FONT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \U_FONT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \U_FONT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \U_FONT|altsyncram_component|auto_generated|q_a [6] = \U_FONT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \U_FONT|altsyncram_component|auto_generated|q_a [7] = \U_FONT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_a [0] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_a [1] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_b [0] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_b [1] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_a [2] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_a [3] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_b [2] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_b [3] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_a [4] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_a [5] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_b [4] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_b [5] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_a [6] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_a [7] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \U_TEXT|altsyncram_component|auto_generated|q_b [6] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \U_TEXT|altsyncram_component|auto_generated|q_b [7] = \U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

assign \U_FONT|altsyncram_component|auto_generated|q_a [4] = \U_FONT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \U_FONT|altsyncram_component|auto_generated|q_a [5] = \U_FONT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \U_FONT|altsyncram_component|auto_generated|q_a [2] = \U_FONT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \U_FONT|altsyncram_component|auto_generated|q_a [3] = \U_FONT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \U_FONT|altsyncram_component|auto_generated|q_a [0] = \U_FONT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \U_FONT|altsyncram_component|auto_generated|q_a [1] = \U_FONT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
defparam \R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
defparam \R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
defparam \R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
defparam \R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
defparam \R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
defparam \R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
defparam \R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
defparam \R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G[0]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
defparam \G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G[1]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
defparam \G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G[2]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
defparam \G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G[3]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
defparam \G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G[4]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
defparam \G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G[5]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
defparam \G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G[6]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
defparam \G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G[7]~output (
	.i(\U_VGA|G~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
defparam \G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
defparam \B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
defparam \B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
defparam \B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
defparam \B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
defparam \B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
defparam \B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
defparam \B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
defparam \B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(!\U_VGA|hsync_int~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(!\U_VGA|vsync_int~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \vga_sync~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync),
	.obar());
// synopsys translate_off
defparam \vga_sync~output .bus_hold = "false";
defparam \vga_sync~output .open_drain_output = "false";
defparam \vga_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\clk25MHz~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \vga_blank~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank),
	.obar());
// synopsys translate_off
defparam \vga_blank~output .bus_hold = "false";
defparam \vga_blank~output .open_drain_output = "false";
defparam \vga_blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk50MHz~input (
	.i(clk50MHz),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk50MHz~input_o ));
// synopsys translate_off
defparam \clk50MHz~input .bus_hold = "false";
defparam \clk50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N51
cyclonev_lcell_comb \clk25MHz~0 (
// Equation(s):
// \clk25MHz~0_combout  = ( !\clk25MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk25MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk25MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk25MHz~0 .extended_lut = "off";
defparam \clk25MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk25MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y57_N50
dffeas clk25MHz(
	.clk(\clk50MHz~input_o ),
	.d(gnd),
	.asdata(\clk25MHz~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk25MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk25MHz.is_wysiwyg = "true";
defparam clk25MHz.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N51
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~9 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~9_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [7] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~22  ))
// \U_VGA|counters:U_HCTR|Add0~10  = CARRY(( \U_VGA|counters:U_HCTR|c [7] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_HCTR|c [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~9_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~9 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_HCTR|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N54
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~5 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~5_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [8] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~10  ))
// \U_VGA|counters:U_HCTR|Add0~6  = CARRY(( \U_VGA|counters:U_HCTR|c [8] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_HCTR|c [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~5_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~5 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_HCTR|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N57
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~1 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~1_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [9] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_HCTR|c [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~1 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_HCTR|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N2
dffeas \U_VGA|counters:U_HCTR|c[3]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[3]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N30
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~37 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~37_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [0] ) + ( VCC ) + ( !VCC ))
// \U_VGA|counters:U_HCTR|Add0~38  = CARRY(( \U_VGA|counters:U_HCTR|c [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_HCTR|c [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~37_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~37 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \U_VGA|counters:U_HCTR|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N44
dffeas \U_VGA|counters:U_HCTR|c[0] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_HCTR|Add0~37_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[0] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N33
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~33 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~33_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [1] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~38  ))
// \U_VGA|counters:U_HCTR|Add0~34  = CARRY(( \U_VGA|counters:U_HCTR|c [1] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_HCTR|c [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~33_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~33 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \U_VGA|counters:U_HCTR|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N12
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|c~4 (
// Equation(s):
// \U_VGA|counters:U_HCTR|c~4_combout  = ( \U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|counters:U_HCTR|Add0~33_sumout  & ((!\U_VGA|Equal0~0_combout ) # ((!\U_VGA|Equal1~1_combout ) # (\U_VGA|counters:U_HCTR|c [7])))) ) ) # ( !\U_VGA|counters:U_HCTR|c [3] & ( 
// \U_VGA|counters:U_HCTR|Add0~33_sumout  ) )

	.dataa(!\U_VGA|Equal0~0_combout ),
	.datab(!\U_VGA|Equal1~1_combout ),
	.datac(!\U_VGA|counters:U_HCTR|Add0~33_sumout ),
	.datad(!\U_VGA|counters:U_HCTR|c [7]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_HCTR|c~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c~4 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|c~4 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \U_VGA|counters:U_HCTR|c~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N14
dffeas \U_VGA|counters:U_HCTR|c[1] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[1] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N36
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~29 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~29_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [2] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~34  ))
// \U_VGA|counters:U_HCTR|Add0~30  = CARRY(( \U_VGA|counters:U_HCTR|c [2] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~34  ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_HCTR|c [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~29_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~29 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|counters:U_HCTR|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N32
dffeas \U_VGA|counters:U_HCTR|c[2] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_HCTR|Add0~29_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[2] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N39
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~17 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~17_sumout  = SUM(( \U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q  ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~30  ))
// \U_VGA|counters:U_HCTR|Add0~18  = CARRY(( \U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q  ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~17_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~17 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \U_VGA|counters:U_HCTR|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N0
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|c~3 (
// Equation(s):
// \U_VGA|counters:U_HCTR|c~3_combout  = ( \U_VGA|Equal1~1_combout  & ( (\U_VGA|counters:U_HCTR|Add0~17_sumout  & ((!\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q ) # ((!\U_VGA|Equal0~0_combout ) # (\U_VGA|counters:U_HCTR|c [7])))) ) ) # ( !\U_VGA|Equal1~1_combout 
//  & ( \U_VGA|counters:U_HCTR|Add0~17_sumout  ) )

	.dataa(!\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q ),
	.datab(!\U_VGA|counters:U_HCTR|c [7]),
	.datac(!\U_VGA|Equal0~0_combout ),
	.datad(!\U_VGA|counters:U_HCTR|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\U_VGA|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_HCTR|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c~3 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|c~3 .lut_mask = 64'h00FF00FF00FB00FB;
defparam \U_VGA|counters:U_HCTR|c~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N1
dffeas \U_VGA|counters:U_HCTR|c[3] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[3] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N15
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|c~0 (
// Equation(s):
// \U_VGA|counters:U_HCTR|c~0_combout  = ( \U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|counters:U_HCTR|Add0~1_sumout  & ((!\U_VGA|Equal0~0_combout ) # ((!\U_VGA|Equal1~1_combout ) # (\U_VGA|counters:U_HCTR|c [7])))) ) ) # ( !\U_VGA|counters:U_HCTR|c [3] & ( 
// \U_VGA|counters:U_HCTR|Add0~1_sumout  ) )

	.dataa(!\U_VGA|Equal0~0_combout ),
	.datab(!\U_VGA|Equal1~1_combout ),
	.datac(!\U_VGA|counters:U_HCTR|Add0~1_sumout ),
	.datad(!\U_VGA|counters:U_HCTR|c [7]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_HCTR|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c~0 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|c~0 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \U_VGA|counters:U_HCTR|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N16
dffeas \U_VGA|counters:U_HCTR|c[9] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[9] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N9
cyclonev_lcell_comb \U_VGA|Equal1~1 (
// Equation(s):
// \U_VGA|Equal1~1_combout  = ( \U_VGA|counters:U_HCTR|c [0] & ( (\U_VGA|counters:U_HCTR|c [9] & \U_VGA|counters:U_HCTR|c [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_HCTR|c [9]),
	.datad(!\U_VGA|counters:U_HCTR|c [4]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal1~1 .extended_lut = "off";
defparam \U_VGA|Equal1~1 .lut_mask = 64'h00000000000F000F;
defparam \U_VGA|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N18
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|c~1 (
// Equation(s):
// \U_VGA|counters:U_HCTR|c~1_combout  = ( \U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|counters:U_HCTR|Add0~5_sumout  & ((!\U_VGA|Equal0~0_combout ) # ((!\U_VGA|Equal1~1_combout ) # (\U_VGA|counters:U_HCTR|c [7])))) ) ) # ( !\U_VGA|counters:U_HCTR|c [3] & ( 
// \U_VGA|counters:U_HCTR|Add0~5_sumout  ) )

	.dataa(!\U_VGA|Equal0~0_combout ),
	.datab(!\U_VGA|Equal1~1_combout ),
	.datac(!\U_VGA|counters:U_HCTR|Add0~5_sumout ),
	.datad(!\U_VGA|counters:U_HCTR|c [7]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_HCTR|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c~1 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|c~1 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \U_VGA|counters:U_HCTR|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N20
dffeas \U_VGA|counters:U_HCTR|c[8] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[8] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N6
cyclonev_lcell_comb \U_VGA|Equal0~0 (
// Equation(s):
// \U_VGA|Equal0~0_combout  = ( !\U_VGA|counters:U_HCTR|c [2] & ( (\U_VGA|counters:U_HCTR|c [8] & (!\U_VGA|counters:U_HCTR|c [1] & (!\U_VGA|counters:U_HCTR|c [5] & !\U_VGA|counters:U_HCTR|c [6]))) ) )

	.dataa(!\U_VGA|counters:U_HCTR|c [8]),
	.datab(!\U_VGA|counters:U_HCTR|c [1]),
	.datac(!\U_VGA|counters:U_HCTR|c [5]),
	.datad(!\U_VGA|counters:U_HCTR|c [6]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal0~0 .extended_lut = "off";
defparam \U_VGA|Equal0~0 .lut_mask = 64'h4000400000000000;
defparam \U_VGA|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N42
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~13 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~13_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [4] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~18  ))
// \U_VGA|counters:U_HCTR|Add0~14  = CARRY(( \U_VGA|counters:U_HCTR|c [4] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~18  ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_HCTR|c [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~13_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~13 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|counters:U_HCTR|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N21
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|c~2 (
// Equation(s):
// \U_VGA|counters:U_HCTR|c~2_combout  = ( \U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|counters:U_HCTR|Add0~13_sumout  & ((!\U_VGA|Equal0~0_combout ) # ((!\U_VGA|Equal1~1_combout ) # (\U_VGA|counters:U_HCTR|c [7])))) ) ) # ( !\U_VGA|counters:U_HCTR|c [3] & ( 
// \U_VGA|counters:U_HCTR|Add0~13_sumout  ) )

	.dataa(!\U_VGA|Equal0~0_combout ),
	.datab(!\U_VGA|Equal1~1_combout ),
	.datac(!\U_VGA|counters:U_HCTR|Add0~13_sumout ),
	.datad(!\U_VGA|counters:U_HCTR|c [7]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_HCTR|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c~2 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|c~2 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \U_VGA|counters:U_HCTR|c~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N22
dffeas \U_VGA|counters:U_HCTR|c[4] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[4] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N45
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~25 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~25_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [5] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~14  ))
// \U_VGA|counters:U_HCTR|Add0~26  = CARRY(( \U_VGA|counters:U_HCTR|c [5] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_HCTR|c [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~25_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~25 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \U_VGA|counters:U_HCTR|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N5
dffeas \U_VGA|counters:U_HCTR|c[5] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_HCTR|Add0~25_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[5] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N48
cyclonev_lcell_comb \U_VGA|counters:U_HCTR|Add0~21 (
// Equation(s):
// \U_VGA|counters:U_HCTR|Add0~21_sumout  = SUM(( \U_VGA|counters:U_HCTR|c [6] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~26  ))
// \U_VGA|counters:U_HCTR|Add0~22  = CARRY(( \U_VGA|counters:U_HCTR|c [6] ) + ( GND ) + ( \U_VGA|counters:U_HCTR|Add0~26  ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_HCTR|c [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_HCTR|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_HCTR|Add0~21_sumout ),
	.cout(\U_VGA|counters:U_HCTR|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|Add0~21 .extended_lut = "off";
defparam \U_VGA|counters:U_HCTR|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|counters:U_HCTR|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N8
dffeas \U_VGA|counters:U_HCTR|c[6] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_HCTR|Add0~21_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[6] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y56_N35
dffeas \U_VGA|counters:U_HCTR|c[7] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_HCTR|Add0~9_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[7] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N24
cyclonev_lcell_comb \U_VGA|Equal3~0 (
// Equation(s):
// \U_VGA|Equal3~0_combout  = ( \U_VGA|counters:U_HCTR|c [5] & ( (!\U_VGA|counters:U_HCTR|c [7] & (\U_VGA|counters:U_HCTR|c [3] & \U_VGA|counters:U_HCTR|c [6])) ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_HCTR|c [7]),
	.datac(!\U_VGA|counters:U_HCTR|c [3]),
	.datad(!\U_VGA|counters:U_HCTR|c [6]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal3~0 .extended_lut = "off";
defparam \U_VGA|Equal3~0 .lut_mask = 64'h00000000000C000C;
defparam \U_VGA|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N19
dffeas \U_VGA|counters:U_HCTR|c[8]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[8]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N57
cyclonev_lcell_comb \U_VGA|Equal1~0 (
// Equation(s):
// \U_VGA|Equal1~0_combout  = ( \U_VGA|counters:U_HCTR|c [4] & ( !\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q  & ( (\U_VGA|counters:U_HCTR|c [2] & (\U_VGA|counters:U_HCTR|c [0] & (\U_VGA|counters:U_HCTR|c [9] & \U_VGA|counters:U_HCTR|c [1]))) ) ) )

	.dataa(!\U_VGA|counters:U_HCTR|c [2]),
	.datab(!\U_VGA|counters:U_HCTR|c [0]),
	.datac(!\U_VGA|counters:U_HCTR|c [9]),
	.datad(!\U_VGA|counters:U_HCTR|c [1]),
	.datae(!\U_VGA|counters:U_HCTR|c [4]),
	.dataf(!\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal1~0 .extended_lut = "off";
defparam \U_VGA|Equal1~0 .lut_mask = 64'h0000000100000000;
defparam \U_VGA|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N39
cyclonev_lcell_comb \U_VGA|counters:U_CHRX|c~2 (
// Equation(s):
// \U_VGA|counters:U_CHRX|c~2_combout  = ( \U_VGA|Equal3~0_combout  & ( (!\U_VGA|Equal1~0_combout  & !\U_VGA|counters:U_CHRX|c [0]) ) ) # ( !\U_VGA|Equal3~0_combout  & ( !\U_VGA|counters:U_CHRX|c [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|Equal1~0_combout ),
	.datad(!\U_VGA|counters:U_CHRX|c [0]),
	.datae(gnd),
	.dataf(!\U_VGA|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_CHRX|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_CHRX|c~2 .extended_lut = "off";
defparam \U_VGA|counters:U_CHRX|c~2 .lut_mask = 64'hFF00FF00F000F000;
defparam \U_VGA|counters:U_CHRX|c~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N24
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~9 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~9_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [8] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~14  ))
// \U_VGA|counters:U_VCTR|Add0~10  = CARRY(( \U_VGA|counters:U_VCTR|c [8] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_VCTR|c [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~9_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~9 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \U_VGA|counters:U_VCTR|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N27
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~1 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~1_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [9] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~10  ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_VCTR|c [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~1 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|counters:U_VCTR|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N57
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|c~0 (
// Equation(s):
// \U_VGA|counters:U_VCTR|c~0_combout  = ( \U_VGA|counters:U_VCTR|c [2] & ( (\U_VGA|counters:U_VCTR|Add0~1_sumout  & ((!\U_VGA|Equal2~1_combout ) # ((!\U_VGA|Equal2~0_combout ) # (\U_VGA|counters:U_VCTR|c [4])))) ) ) # ( !\U_VGA|counters:U_VCTR|c [2] & ( 
// \U_VGA|counters:U_VCTR|Add0~1_sumout  ) )

	.dataa(!\U_VGA|Equal2~1_combout ),
	.datab(!\U_VGA|Equal2~0_combout ),
	.datac(!\U_VGA|counters:U_VCTR|c [4]),
	.datad(!\U_VGA|counters:U_VCTR|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_VCTR|c [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_VCTR|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c~0 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|c~0 .lut_mask = 64'h00FF00FF00EF00EF;
defparam \U_VGA|counters:U_VCTR|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N3
cyclonev_lcell_comb \U_VGA|Equal1~2 (
// Equation(s):
// \U_VGA|Equal1~2_combout  = ( !\U_VGA|counters:U_HCTR|c [6] & ( (!\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q  & (\U_VGA|counters:U_HCTR|c [7] & (\U_VGA|Equal1~0_combout  & !\U_VGA|counters:U_HCTR|c [5]))) ) )

	.dataa(!\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q ),
	.datab(!\U_VGA|counters:U_HCTR|c [7]),
	.datac(!\U_VGA|Equal1~0_combout ),
	.datad(!\U_VGA|counters:U_HCTR|c [5]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal1~2 .extended_lut = "off";
defparam \U_VGA|Equal1~2 .lut_mask = 64'h0200020000000000;
defparam \U_VGA|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N59
dffeas \U_VGA|counters:U_VCTR|c[9] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_VCTR|c~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[9] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N45
cyclonev_lcell_comb \U_VGA|Equal2~0 (
// Equation(s):
// \U_VGA|Equal2~0_combout  = ( !\U_VGA|counters:U_VCTR|c [7] & ( (!\U_VGA|counters:U_VCTR|c [6] & (\U_VGA|counters:U_VCTR|c [9] & !\U_VGA|counters:U_VCTR|c [8])) ) )

	.dataa(!\U_VGA|counters:U_VCTR|c [6]),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_VCTR|c [9]),
	.datad(!\U_VGA|counters:U_VCTR|c [8]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_VCTR|c [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal2~0 .extended_lut = "off";
defparam \U_VGA|Equal2~0 .lut_mask = 64'h0A000A0000000000;
defparam \U_VGA|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N0
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~37 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~37_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [0] ) + ( VCC ) + ( !VCC ))
// \U_VGA|counters:U_VCTR|Add0~38  = CARRY(( \U_VGA|counters:U_VCTR|c [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_VCTR|c [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~37_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~37 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \U_VGA|counters:U_VCTR|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N21
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|c~3 (
// Equation(s):
// \U_VGA|counters:U_VCTR|c~3_combout  = ( \U_VGA|counters:U_VCTR|Add0~37_sumout  & ( \U_VGA|Equal2~1_combout  & ( ((!\U_VGA|counters:U_VCTR|c [2]) # (!\U_VGA|Equal2~0_combout )) # (\U_VGA|counters:U_VCTR|c [4]) ) ) ) # ( 
// \U_VGA|counters:U_VCTR|Add0~37_sumout  & ( !\U_VGA|Equal2~1_combout  ) )

	.dataa(!\U_VGA|counters:U_VCTR|c [4]),
	.datab(!\U_VGA|counters:U_VCTR|c [2]),
	.datac(!\U_VGA|Equal2~0_combout ),
	.datad(gnd),
	.datae(!\U_VGA|counters:U_VCTR|Add0~37_sumout ),
	.dataf(!\U_VGA|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_VCTR|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c~3 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|c~3 .lut_mask = 64'h0000FFFF0000FDFD;
defparam \U_VGA|counters:U_VCTR|c~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N22
dffeas \U_VGA|counters:U_VCTR|c[0] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_VCTR|c~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[0] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N3
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~25 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~25_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [1] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~38  ))
// \U_VGA|counters:U_VCTR|Add0~26  = CARRY(( \U_VGA|counters:U_VCTR|c [1] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_VCTR|c [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~25_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~25 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_VCTR|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N32
dffeas \U_VGA|counters:U_VCTR|c[1] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|Add0~25_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[1] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N42
cyclonev_lcell_comb \U_VGA|Equal2~1 (
// Equation(s):
// \U_VGA|Equal2~1_combout  = ( !\U_VGA|counters:U_VCTR|c [0] & ( (!\U_VGA|counters:U_VCTR|c [1] & (!\U_VGA|counters:U_VCTR|c [5] & \U_VGA|counters:U_VCTR|c [3])) ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_VCTR|c [1]),
	.datac(!\U_VGA|counters:U_VCTR|c [5]),
	.datad(!\U_VGA|counters:U_VCTR|c [3]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_VCTR|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal2~1 .extended_lut = "off";
defparam \U_VGA|Equal2~1 .lut_mask = 64'h00C000C000000000;
defparam \U_VGA|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N6
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~33 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~33_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [2] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~26  ))
// \U_VGA|counters:U_VCTR|Add0~34  = CARRY(( \U_VGA|counters:U_VCTR|c [2] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_VCTR|c [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~33_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~33 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_VCTR|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N54
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|c~2 (
// Equation(s):
// \U_VGA|counters:U_VCTR|c~2_combout  = ( \U_VGA|counters:U_VCTR|Add0~33_sumout  & ( (!\U_VGA|Equal2~1_combout ) # ((!\U_VGA|Equal2~0_combout ) # ((!\U_VGA|counters:U_VCTR|c [2]) # (\U_VGA|counters:U_VCTR|c [4]))) ) )

	.dataa(!\U_VGA|Equal2~1_combout ),
	.datab(!\U_VGA|Equal2~0_combout ),
	.datac(!\U_VGA|counters:U_VCTR|c [2]),
	.datad(!\U_VGA|counters:U_VCTR|c [4]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_VCTR|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_VCTR|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c~2 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|c~2 .lut_mask = 64'h00000000FEFFFEFF;
defparam \U_VGA|counters:U_VCTR|c~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N35
dffeas \U_VGA|counters:U_VCTR|c[2] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|c~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[2] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N9
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~21 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~21_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [3] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~34  ))
// \U_VGA|counters:U_VCTR|Add0~22  = CARRY(( \U_VGA|counters:U_VCTR|c [3] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_VCTR|c [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~21_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~21 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_VCTR|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N0
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|c~1 (
// Equation(s):
// \U_VGA|counters:U_VCTR|c~1_combout  = ( \U_VGA|counters:U_VCTR|Add0~21_sumout  & ( ((!\U_VGA|counters:U_VCTR|c [2]) # ((!\U_VGA|Equal2~1_combout ) # (!\U_VGA|Equal2~0_combout ))) # (\U_VGA|counters:U_VCTR|c [4]) ) )

	.dataa(!\U_VGA|counters:U_VCTR|c [4]),
	.datab(!\U_VGA|counters:U_VCTR|c [2]),
	.datac(!\U_VGA|Equal2~1_combout ),
	.datad(!\U_VGA|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_VCTR|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_VCTR|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c~1 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|c~1 .lut_mask = 64'h00000000FFFDFFFD;
defparam \U_VGA|counters:U_VCTR|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N1
dffeas \U_VGA|counters:U_VCTR|c[3] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_VCTR|c~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[3] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N12
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~29 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~29_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [4] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~22  ))
// \U_VGA|counters:U_VCTR|Add0~30  = CARRY(( \U_VGA|counters:U_VCTR|c [4] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~22  ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_VCTR|c [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~29_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~29 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|counters:U_VCTR|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N40
dffeas \U_VGA|counters:U_VCTR|c[4] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|Add0~29_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[4] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N15
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~5 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~5_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [5] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~30  ))
// \U_VGA|counters:U_VCTR|Add0~6  = CARRY(( \U_VGA|counters:U_VCTR|c [5] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~30  ))

	.dataa(!\U_VGA|counters:U_VCTR|c [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~5_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~5 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|counters:U_VCTR|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N50
dffeas \U_VGA|counters:U_VCTR|c[5] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|Add0~5_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[5] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N18
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~17 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~17_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [6] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~6  ))
// \U_VGA|counters:U_VCTR|Add0~18  = CARRY(( \U_VGA|counters:U_VCTR|c [6] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_VCTR|c [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~17_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~17 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_VCTR|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N38
dffeas \U_VGA|counters:U_VCTR|c[6] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|Add0~17_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[6] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N21
cyclonev_lcell_comb \U_VGA|counters:U_VCTR|Add0~13 (
// Equation(s):
// \U_VGA|counters:U_VCTR|Add0~13_sumout  = SUM(( \U_VGA|counters:U_VCTR|c [7] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~18  ))
// \U_VGA|counters:U_VCTR|Add0~14  = CARRY(( \U_VGA|counters:U_VCTR|c [7] ) + ( GND ) + ( \U_VGA|counters:U_VCTR|Add0~18  ))

	.dataa(!\U_VGA|counters:U_VCTR|c [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_VCTR|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_VCTR|Add0~13_sumout ),
	.cout(\U_VGA|counters:U_VCTR|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|Add0~13 .extended_lut = "off";
defparam \U_VGA|counters:U_VCTR|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|counters:U_VCTR|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y55_N52
dffeas \U_VGA|counters:U_VCTR|c[7] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|Add0~13_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[7] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y55_N47
dffeas \U_VGA|counters:U_VCTR|c[8] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|Add0~9_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[8] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y55_N53
dffeas \U_VGA|counters:U_VCTR|c[7]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_VCTR|Add0~13_sumout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_VCTR|c[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_VCTR|c[7]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|counters:U_VCTR|c[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N27
cyclonev_lcell_comb \U_VGA|blank~1 (
// Equation(s):
// \U_VGA|blank~1_combout  = ( !\U_VGA|counters:U_VCTR|c [9] & ( \U_VGA|counters:U_VCTR|c[7]~DUPLICATE_q  & ( (!\U_VGA|counters:U_VCTR|c [8]) # ((!\U_VGA|counters:U_VCTR|c [5]) # (!\U_VGA|counters:U_VCTR|c [6])) ) ) ) # ( !\U_VGA|counters:U_VCTR|c [9] & ( 
// !\U_VGA|counters:U_VCTR|c[7]~DUPLICATE_q  ) )

	.dataa(!\U_VGA|counters:U_VCTR|c [8]),
	.datab(!\U_VGA|counters:U_VCTR|c [5]),
	.datac(!\U_VGA|counters:U_VCTR|c [6]),
	.datad(gnd),
	.datae(!\U_VGA|counters:U_VCTR|c [9]),
	.dataf(!\U_VGA|counters:U_VCTR|c[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|blank~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|blank~1 .extended_lut = "off";
defparam \U_VGA|blank~1 .lut_mask = 64'hFFFF0000FEFE0000;
defparam \U_VGA|blank~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N27
cyclonev_lcell_comb \U_VGA|blank~0 (
// Equation(s):
// \U_VGA|blank~0_combout  = ( !\U_VGA|counters:U_HCTR|c [4] & ( (!\U_VGA|counters:U_HCTR|c [5] & (!\U_VGA|counters:U_HCTR|c [6] & !\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q )) ) )

	.dataa(!\U_VGA|counters:U_HCTR|c [5]),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_HCTR|c [6]),
	.datad(!\U_VGA|counters:U_HCTR|c[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|blank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|blank~0 .extended_lut = "off";
defparam \U_VGA|blank~0 .lut_mask = 64'hA000A00000000000;
defparam \U_VGA|blank~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N12
cyclonev_lcell_comb \U_VGA|blank~2 (
// Equation(s):
// \U_VGA|blank~2_combout  = ( \U_VGA|blank~0_combout  & ( \U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q  & ( (\U_VGA|blank~1_combout  & !\U_VGA|counters:U_HCTR|c [9]) ) ) ) # ( !\U_VGA|blank~0_combout  & ( \U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q  & ( 
// (\U_VGA|blank~1_combout  & !\U_VGA|counters:U_HCTR|c [9]) ) ) ) # ( \U_VGA|blank~0_combout  & ( !\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q  & ( (\U_VGA|blank~1_combout  & ((\U_VGA|counters:U_HCTR|c [9]) # (\U_VGA|counters:U_HCTR|c [7]))) ) ) ) # ( 
// !\U_VGA|blank~0_combout  & ( !\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q  & ( (\U_VGA|blank~1_combout  & ((!\U_VGA|counters:U_HCTR|c [7]) # (!\U_VGA|counters:U_HCTR|c [9]))) ) ) )

	.dataa(gnd),
	.datab(!\U_VGA|blank~1_combout ),
	.datac(!\U_VGA|counters:U_HCTR|c [7]),
	.datad(!\U_VGA|counters:U_HCTR|c [9]),
	.datae(!\U_VGA|blank~0_combout ),
	.dataf(!\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|blank~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|blank~2 .extended_lut = "off";
defparam \U_VGA|blank~2 .lut_mask = 64'h3330033333003300;
defparam \U_VGA|blank~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N59
dffeas \U_VGA|counters:U_CHRX|c[0] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRX|c~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|blank~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRX|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRX|c[0] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRX|c[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N51
cyclonev_lcell_comb \U_VGA|counters:U_CHRX|c~1 (
// Equation(s):
// \U_VGA|counters:U_CHRX|c~1_combout  = ( \U_VGA|Equal3~0_combout  & ( (!\U_VGA|Equal1~0_combout  & (!\U_VGA|counters:U_CHRX|c [0] $ (!\U_VGA|counters:U_CHRX|c [1]))) ) ) # ( !\U_VGA|Equal3~0_combout  & ( !\U_VGA|counters:U_CHRX|c [0] $ 
// (!\U_VGA|counters:U_CHRX|c [1]) ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [0]),
	.datab(gnd),
	.datac(!\U_VGA|Equal1~0_combout ),
	.datad(!\U_VGA|counters:U_CHRX|c [1]),
	.datae(gnd),
	.dataf(!\U_VGA|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_CHRX|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_CHRX|c~1 .extended_lut = "off";
defparam \U_VGA|counters:U_CHRX|c~1 .lut_mask = 64'h55AA55AA50A050A0;
defparam \U_VGA|counters:U_CHRX|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N50
dffeas \U_VGA|counters:U_CHRX|c[1] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRX|c~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|blank~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRX|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRX|c[1] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRX|c[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N48
cyclonev_lcell_comb \U_VGA|counters:U_CHRX|c~0 (
// Equation(s):
// \U_VGA|counters:U_CHRX|c~0_combout  = ( \U_VGA|counters:U_CHRX|c [2] & ( (!\U_VGA|counters:U_CHRX|c [0] & ((!\U_VGA|Equal1~0_combout ) # ((!\U_VGA|Equal3~0_combout )))) # (\U_VGA|counters:U_CHRX|c [0] & (!\U_VGA|counters:U_CHRX|c [1] & 
// ((!\U_VGA|Equal1~0_combout ) # (!\U_VGA|Equal3~0_combout )))) ) ) # ( !\U_VGA|counters:U_CHRX|c [2] & ( (\U_VGA|counters:U_CHRX|c [0] & (\U_VGA|counters:U_CHRX|c [1] & ((!\U_VGA|Equal1~0_combout ) # (!\U_VGA|Equal3~0_combout )))) ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [0]),
	.datab(!\U_VGA|Equal1~0_combout ),
	.datac(!\U_VGA|Equal3~0_combout ),
	.datad(!\U_VGA|counters:U_CHRX|c [1]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRX|c [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_CHRX|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_CHRX|c~0 .extended_lut = "off";
defparam \U_VGA|counters:U_CHRX|c~0 .lut_mask = 64'h00540054FCA8FCA8;
defparam \U_VGA|counters:U_CHRX|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N22
dffeas \U_VGA|counters:U_CHRX|c[2] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRX|c~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|blank~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRX|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRX|c[2] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRX|c[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N27
cyclonev_lcell_comb \U_VGA|Equal5~0 (
// Equation(s):
// \U_VGA|Equal5~0_combout  = ( \U_VGA|counters:U_CHRX|c [1] & ( \U_VGA|counters:U_CHRX|c [2] & ( \U_VGA|counters:U_CHRX|c [0] ) ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U_VGA|counters:U_CHRX|c [1]),
	.dataf(!\U_VGA|counters:U_CHRX|c [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal5~0 .extended_lut = "off";
defparam \U_VGA|Equal5~0 .lut_mask = 64'h0000000000005555;
defparam \U_VGA|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N46
dffeas \U_VGA|counters:U_SCRX|c[1]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_SCRX|c~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N0
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|Add0~9 (
// Equation(s):
// \U_VGA|counters:U_SCRX|Add0~9_sumout  = SUM(( \U_VGA|counters:U_SCRX|c [0] ) + ( VCC ) + ( !VCC ))
// \U_VGA|counters:U_SCRX|Add0~10  = CARRY(( \U_VGA|counters:U_SCRX|c [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_SCRX|c [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_SCRX|Add0~9_sumout ),
	.cout(\U_VGA|counters:U_SCRX|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|Add0~9 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \U_VGA|counters:U_SCRX|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N36
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|c~2 (
// Equation(s):
// \U_VGA|counters:U_SCRX|c~2_combout  = ( \U_VGA|counters:U_SCRX|Add0~9_sumout  & ( (!\U_VGA|Equal3~0_combout ) # (!\U_VGA|Equal1~0_combout ) ) )

	.dataa(!\U_VGA|Equal3~0_combout ),
	.datab(!\U_VGA|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_SCRX|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRX|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c~2 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|c~2 .lut_mask = 64'h00000000EEEEEEEE;
defparam \U_VGA|counters:U_SCRX|c~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N38
dffeas \U_VGA|counters:U_SCRX|c[0] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_SCRX|c~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[0] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N3
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|Add0~5 (
// Equation(s):
// \U_VGA|counters:U_SCRX|Add0~5_sumout  = SUM(( \U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q  ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~10  ))
// \U_VGA|counters:U_SCRX|Add0~6  = CARRY(( \U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q  ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_SCRX|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_SCRX|Add0~5_sumout ),
	.cout(\U_VGA|counters:U_SCRX|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|Add0~5 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_SCRX|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N45
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|c~1 (
// Equation(s):
// \U_VGA|counters:U_SCRX|c~1_combout  = ( \U_VGA|counters:U_SCRX|Add0~5_sumout  & ( (!\U_VGA|Equal3~0_combout ) # (!\U_VGA|Equal1~0_combout ) ) )

	.dataa(!\U_VGA|Equal3~0_combout ),
	.datab(!\U_VGA|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_SCRX|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRX|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c~1 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|c~1 .lut_mask = 64'h00000000EEEEEEEE;
defparam \U_VGA|counters:U_SCRX|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N47
dffeas \U_VGA|counters:U_SCRX|c[1] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_SCRX|c~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[1] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N6
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|Add0~1 (
// Equation(s):
// \U_VGA|counters:U_SCRX|Add0~1_sumout  = SUM(( \U_VGA|counters:U_SCRX|c [2] ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~6  ))
// \U_VGA|counters:U_SCRX|Add0~2  = CARRY(( \U_VGA|counters:U_SCRX|c [2] ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~6  ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_SCRX|c [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_SCRX|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_SCRX|Add0~1_sumout ),
	.cout(\U_VGA|counters:U_SCRX|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|Add0~1 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|counters:U_SCRX|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N42
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|c~0 (
// Equation(s):
// \U_VGA|counters:U_SCRX|c~0_combout  = (\U_VGA|counters:U_SCRX|Add0~1_sumout  & ((!\U_VGA|Equal3~0_combout ) # (!\U_VGA|Equal1~0_combout )))

	.dataa(!\U_VGA|Equal3~0_combout ),
	.datab(!\U_VGA|Equal1~0_combout ),
	.datac(!\U_VGA|counters:U_SCRX|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRX|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c~0 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|c~0 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \U_VGA|counters:U_SCRX|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N44
dffeas \U_VGA|counters:U_SCRX|c[2] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_SCRX|c~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[2] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N30
cyclonev_lcell_comb \U_VGA|Equal4~1 (
// Equation(s):
// \U_VGA|Equal4~1_combout  = ( \U_VGA|counters:U_VCTR|c [1] & ( !\U_VGA|counters:U_VCTR|c [5] & ( (\U_VGA|counters:U_VCTR|c [3] & \U_VGA|counters:U_VCTR|c [0]) ) ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_VCTR|c [3]),
	.datac(!\U_VGA|counters:U_VCTR|c [0]),
	.datad(gnd),
	.datae(!\U_VGA|counters:U_VCTR|c [1]),
	.dataf(!\U_VGA|counters:U_VCTR|c [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal4~1 .extended_lut = "off";
defparam \U_VGA|Equal4~1 .lut_mask = 64'h0000030300000000;
defparam \U_VGA|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N36
cyclonev_lcell_comb \U_VGA|Equal4~0 (
// Equation(s):
// \U_VGA|Equal4~0_combout  = ( \U_VGA|counters:U_VCTR|c [6] & ( \U_VGA|counters:U_VCTR|c[7]~DUPLICATE_q  & ( (\U_VGA|counters:U_VCTR|c [4] & (\U_VGA|counters:U_VCTR|c [8] & (\U_VGA|counters:U_VCTR|c [2] & !\U_VGA|counters:U_VCTR|c [9]))) ) ) )

	.dataa(!\U_VGA|counters:U_VCTR|c [4]),
	.datab(!\U_VGA|counters:U_VCTR|c [8]),
	.datac(!\U_VGA|counters:U_VCTR|c [2]),
	.datad(!\U_VGA|counters:U_VCTR|c [9]),
	.datae(!\U_VGA|counters:U_VCTR|c [6]),
	.dataf(!\U_VGA|counters:U_VCTR|c[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Equal4~0 .extended_lut = "off";
defparam \U_VGA|Equal4~0 .lut_mask = 64'h0000000000000100;
defparam \U_VGA|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N18
cyclonev_lcell_comb \U_VGA|counters:U_SCRY|c~5 (
// Equation(s):
// \U_VGA|counters:U_SCRY|c~5_combout  = ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|counters:U_SCRY|c [0] & !\U_VGA|Equal4~1_combout ) ) ) # ( !\U_VGA|Equal4~0_combout  & ( !\U_VGA|counters:U_SCRY|c [0] ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_SCRY|c [0]),
	.datac(!\U_VGA|Equal4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRY|c~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c~5 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRY|c~5 .lut_mask = 64'hCCCCCCCCC0C0C0C0;
defparam \U_VGA|counters:U_SCRY|c~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y55_N42
cyclonev_lcell_comb \U_VGA|counters:U_CHRY|c~3 (
// Equation(s):
// \U_VGA|counters:U_CHRY|c~3_combout  = ( !\U_VGA|Equal4~1_combout  & ( \U_VGA|Equal4~0_combout  & ( !\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q  ) ) ) # ( \U_VGA|Equal4~1_combout  & ( !\U_VGA|Equal4~0_combout  & ( !\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q  ) ) 
// ) # ( !\U_VGA|Equal4~1_combout  & ( !\U_VGA|Equal4~0_combout  & ( !\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\U_VGA|Equal4~1_combout ),
	.dataf(!\U_VGA|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_CHRY|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c~3 .extended_lut = "off";
defparam \U_VGA|counters:U_CHRY|c~3 .lut_mask = 64'hF0F0F0F0F0F00000;
defparam \U_VGA|counters:U_CHRY|c~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N45
cyclonev_lcell_comb \U_VGA|counters:chry_ce (
// Equation(s):
// \U_VGA|counters:chry_ce~combout  = ( \U_VGA|blank~2_combout  & ( (\U_VGA|Equal3~0_combout  & \U_VGA|Equal1~0_combout ) ) )

	.dataa(!\U_VGA|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\U_VGA|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|blank~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:chry_ce~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:chry_ce .extended_lut = "off";
defparam \U_VGA|counters:chry_ce .lut_mask = 64'h0000000005050505;
defparam \U_VGA|counters:chry_ce .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y57_N46
dffeas \U_VGA|counters:U_CHRY|c[0]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRY|c~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:chry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRY|c[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y55_N3
cyclonev_lcell_comb \U_VGA|counters:U_CHRY|c~2 (
// Equation(s):
// \U_VGA|counters:U_CHRY|c~2_combout  = ( \U_VGA|counters:U_CHRY|c [1] & ( (!\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q  & ((!\U_VGA|Equal4~0_combout ) # (!\U_VGA|Equal4~1_combout ))) ) ) # ( !\U_VGA|counters:U_CHRY|c [1] & ( 
// (\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q  & ((!\U_VGA|Equal4~0_combout ) # (!\U_VGA|Equal4~1_combout ))) ) )

	.dataa(!\U_VGA|Equal4~0_combout ),
	.datab(gnd),
	.datac(!\U_VGA|Equal4~1_combout ),
	.datad(!\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRY|c [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_CHRY|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c~2 .extended_lut = "off";
defparam \U_VGA|counters:U_CHRY|c~2 .lut_mask = 64'h00FA00FAFA00FA00;
defparam \U_VGA|counters:U_CHRY|c~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y57_N2
dffeas \U_VGA|counters:U_CHRY|c[1] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRY|c~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:chry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRY|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c[1] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRY|c[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y57_N47
dffeas \U_VGA|counters:U_CHRY|c[0] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRY|c~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:chry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRY|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c[0] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRY|c[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N54
cyclonev_lcell_comb \U_VGA|counters:U_CHRY|c~0 (
// Equation(s):
// \U_VGA|counters:U_CHRY|c~0_combout  = ( \U_VGA|counters:U_CHRY|c [0] & ( \U_VGA|Equal4~1_combout  & ( (!\U_VGA|Equal4~0_combout  & ((!\U_VGA|counters:U_CHRY|c [3] & (\U_VGA|counters:U_CHRY|c [1] & \U_VGA|counters:U_CHRY|c [2])) # (\U_VGA|counters:U_CHRY|c 
// [3] & (!\U_VGA|counters:U_CHRY|c [1])))) ) ) ) # ( !\U_VGA|counters:U_CHRY|c [0] & ( \U_VGA|Equal4~1_combout  & ( (!\U_VGA|Equal4~0_combout  & \U_VGA|counters:U_CHRY|c [3]) ) ) ) # ( \U_VGA|counters:U_CHRY|c [0] & ( !\U_VGA|Equal4~1_combout  & ( 
// (!\U_VGA|counters:U_CHRY|c [3] & (\U_VGA|counters:U_CHRY|c [1] & \U_VGA|counters:U_CHRY|c [2])) # (\U_VGA|counters:U_CHRY|c [3] & (!\U_VGA|counters:U_CHRY|c [1])) ) ) ) # ( !\U_VGA|counters:U_CHRY|c [0] & ( !\U_VGA|Equal4~1_combout  & ( 
// \U_VGA|counters:U_CHRY|c [3] ) ) )

	.dataa(!\U_VGA|Equal4~0_combout ),
	.datab(!\U_VGA|counters:U_CHRY|c [3]),
	.datac(!\U_VGA|counters:U_CHRY|c [1]),
	.datad(!\U_VGA|counters:U_CHRY|c [2]),
	.datae(!\U_VGA|counters:U_CHRY|c [0]),
	.dataf(!\U_VGA|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_CHRY|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c~0 .extended_lut = "off";
defparam \U_VGA|counters:U_CHRY|c~0 .lut_mask = 64'h3333303C22222028;
defparam \U_VGA|counters:U_CHRY|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y57_N53
dffeas \U_VGA|counters:U_CHRY|c[3] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRY|c~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:chry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRY|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c[3] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRY|c[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N51
cyclonev_lcell_comb \U_VGA|counters:U_CHRY|c~1 (
// Equation(s):
// \U_VGA|counters:U_CHRY|c~1_combout  = ( \U_VGA|counters:U_CHRY|c [3] & ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|Equal4~1_combout  & (\U_VGA|counters:U_CHRY|c [2] & ((!\U_VGA|counters:U_CHRY|c [0]) # (!\U_VGA|counters:U_CHRY|c [1])))) ) ) ) # ( 
// !\U_VGA|counters:U_CHRY|c [3] & ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|Equal4~1_combout  & (!\U_VGA|counters:U_CHRY|c [2] $ (((!\U_VGA|counters:U_CHRY|c [0]) # (!\U_VGA|counters:U_CHRY|c [1]))))) ) ) ) # ( \U_VGA|counters:U_CHRY|c [3] & ( 
// !\U_VGA|Equal4~0_combout  & ( (\U_VGA|counters:U_CHRY|c [2] & ((!\U_VGA|counters:U_CHRY|c [0]) # (!\U_VGA|counters:U_CHRY|c [1]))) ) ) ) # ( !\U_VGA|counters:U_CHRY|c [3] & ( !\U_VGA|Equal4~0_combout  & ( !\U_VGA|counters:U_CHRY|c [2] $ 
// (((!\U_VGA|counters:U_CHRY|c [0]) # (!\U_VGA|counters:U_CHRY|c [1]))) ) ) )

	.dataa(!\U_VGA|Equal4~1_combout ),
	.datab(!\U_VGA|counters:U_CHRY|c [0]),
	.datac(!\U_VGA|counters:U_CHRY|c [2]),
	.datad(!\U_VGA|counters:U_CHRY|c [1]),
	.datae(!\U_VGA|counters:U_CHRY|c [3]),
	.dataf(!\U_VGA|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_CHRY|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c~1 .extended_lut = "off";
defparam \U_VGA|counters:U_CHRY|c~1 .lut_mask = 64'h0F3C0F0C0A280A08;
defparam \U_VGA|counters:U_CHRY|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y57_N49
dffeas \U_VGA|counters:U_CHRY|c[2] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_CHRY|c~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:chry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_CHRY|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_CHRY|c[2] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_CHRY|c[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N42
cyclonev_lcell_comb \U_VGA|counters:scry_ce (
// Equation(s):
// \U_VGA|counters:scry_ce~combout  = ( !\U_VGA|counters:U_CHRY|c [2] & ( \U_VGA|counters:U_CHRY|c [3] & ( (\U_VGA|counters:U_CHRY|c [1] & (\U_VGA|Equal3~0_combout  & (\U_VGA|Equal1~0_combout  & \U_VGA|counters:U_CHRY|c [0]))) ) ) )

	.dataa(!\U_VGA|counters:U_CHRY|c [1]),
	.datab(!\U_VGA|Equal3~0_combout ),
	.datac(!\U_VGA|Equal1~0_combout ),
	.datad(!\U_VGA|counters:U_CHRY|c [0]),
	.datae(!\U_VGA|counters:U_CHRY|c [2]),
	.dataf(!\U_VGA|counters:U_CHRY|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:scry_ce~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:scry_ce .extended_lut = "off";
defparam \U_VGA|counters:scry_ce .lut_mask = 64'h0000000000010000;
defparam \U_VGA|counters:scry_ce .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y57_N32
dffeas \U_VGA|counters:U_SCRY|c[0] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRY|c~5_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:scry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRY|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c[0] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRY|c[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N3
cyclonev_lcell_comb \U_VGA|counters:U_SCRY|c~4 (
// Equation(s):
// \U_VGA|counters:U_SCRY|c~4_combout  = ( \U_VGA|Equal4~1_combout  & ( (!\U_VGA|Equal4~0_combout  & (!\U_VGA|counters:U_SCRY|c [0] $ (!\U_VGA|counters:U_SCRY|c [1]))) ) ) # ( !\U_VGA|Equal4~1_combout  & ( !\U_VGA|counters:U_SCRY|c [0] $ 
// (!\U_VGA|counters:U_SCRY|c [1]) ) )

	.dataa(!\U_VGA|counters:U_SCRY|c [0]),
	.datab(!\U_VGA|counters:U_SCRY|c [1]),
	.datac(gnd),
	.datad(!\U_VGA|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\U_VGA|Equal4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRY|c~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c~4 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRY|c~4 .lut_mask = 64'h6666666666006600;
defparam \U_VGA|counters:U_SCRY|c~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y57_N35
dffeas \U_VGA|counters:U_SCRY|c[1] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRY|c~4_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:scry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRY|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c[1] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRY|c[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N12
cyclonev_lcell_comb \U_VGA|counters:U_SCRY|c~3 (
// Equation(s):
// \U_VGA|counters:U_SCRY|c~3_combout  = ( \U_VGA|counters:U_SCRY|c [2] & ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|Equal4~1_combout  & ((!\U_VGA|counters:U_SCRY|c [1]) # (!\U_VGA|counters:U_SCRY|c [0]))) ) ) ) # ( !\U_VGA|counters:U_SCRY|c [2] & ( 
// \U_VGA|Equal4~0_combout  & ( (\U_VGA|counters:U_SCRY|c [1] & (\U_VGA|counters:U_SCRY|c [0] & !\U_VGA|Equal4~1_combout )) ) ) ) # ( \U_VGA|counters:U_SCRY|c [2] & ( !\U_VGA|Equal4~0_combout  & ( (!\U_VGA|counters:U_SCRY|c [1]) # (!\U_VGA|counters:U_SCRY|c 
// [0]) ) ) ) # ( !\U_VGA|counters:U_SCRY|c [2] & ( !\U_VGA|Equal4~0_combout  & ( (\U_VGA|counters:U_SCRY|c [1] & \U_VGA|counters:U_SCRY|c [0]) ) ) )

	.dataa(!\U_VGA|counters:U_SCRY|c [1]),
	.datab(!\U_VGA|counters:U_SCRY|c [0]),
	.datac(!\U_VGA|Equal4~1_combout ),
	.datad(gnd),
	.datae(!\U_VGA|counters:U_SCRY|c [2]),
	.dataf(!\U_VGA|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRY|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c~3 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRY|c~3 .lut_mask = 64'h1111EEEE1010E0E0;
defparam \U_VGA|counters:U_SCRY|c~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y57_N38
dffeas \U_VGA|counters:U_SCRY|c[2] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRY|c~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:scry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRY|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c[2] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRY|c[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N0
cyclonev_lcell_comb \U_VGA|counters:U_SCRY|c~0 (
// Equation(s):
// \U_VGA|counters:U_SCRY|c~0_combout  = ( \U_VGA|counters:U_SCRY|c [2] & ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|Equal4~1_combout  & (!\U_VGA|counters:U_SCRY|c [3] $ (((!\U_VGA|counters:U_SCRY|c [1]) # (!\U_VGA|counters:U_SCRY|c [0]))))) ) ) ) # ( 
// !\U_VGA|counters:U_SCRY|c [2] & ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|Equal4~1_combout  & \U_VGA|counters:U_SCRY|c [3]) ) ) ) # ( \U_VGA|counters:U_SCRY|c [2] & ( !\U_VGA|Equal4~0_combout  & ( !\U_VGA|counters:U_SCRY|c [3] $ (((!\U_VGA|counters:U_SCRY|c 
// [1]) # (!\U_VGA|counters:U_SCRY|c [0]))) ) ) ) # ( !\U_VGA|counters:U_SCRY|c [2] & ( !\U_VGA|Equal4~0_combout  & ( \U_VGA|counters:U_SCRY|c [3] ) ) )

	.dataa(!\U_VGA|counters:U_SCRY|c [1]),
	.datab(!\U_VGA|counters:U_SCRY|c [0]),
	.datac(!\U_VGA|Equal4~1_combout ),
	.datad(!\U_VGA|counters:U_SCRY|c [3]),
	.datae(!\U_VGA|counters:U_SCRY|c [2]),
	.dataf(!\U_VGA|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRY|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c~0 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRY|c~0 .lut_mask = 64'h00FF11EE00F010E0;
defparam \U_VGA|counters:U_SCRY|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y57_N41
dffeas \U_VGA|counters:U_SCRY|c[3] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRY|c~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:scry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRY|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c[3] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRY|c[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N0
cyclonev_lcell_comb \U_VGA|counters:U_SCRY|Add0~0 (
// Equation(s):
// \U_VGA|counters:U_SCRY|Add0~0_combout  = (\U_VGA|counters:U_SCRY|c [0] & (\U_VGA|counters:U_SCRY|c [1] & (\U_VGA|counters:U_SCRY|c [3] & \U_VGA|counters:U_SCRY|c [2])))

	.dataa(!\U_VGA|counters:U_SCRY|c [0]),
	.datab(!\U_VGA|counters:U_SCRY|c [1]),
	.datac(!\U_VGA|counters:U_SCRY|c [3]),
	.datad(!\U_VGA|counters:U_SCRY|c [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRY|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|Add0~0 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRY|Add0~0 .lut_mask = 64'h0001000100010001;
defparam \U_VGA|counters:U_SCRY|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N9
cyclonev_lcell_comb \U_VGA|counters:U_SCRY|c~2 (
// Equation(s):
// \U_VGA|counters:U_SCRY|c~2_combout  = ( \U_VGA|counters:U_SCRY|Add0~0_combout  & ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|Equal4~1_combout  & !\U_VGA|counters:U_SCRY|c [4]) ) ) ) # ( !\U_VGA|counters:U_SCRY|Add0~0_combout  & ( \U_VGA|Equal4~0_combout  & ( 
// (!\U_VGA|Equal4~1_combout  & \U_VGA|counters:U_SCRY|c [4]) ) ) ) # ( \U_VGA|counters:U_SCRY|Add0~0_combout  & ( !\U_VGA|Equal4~0_combout  & ( !\U_VGA|counters:U_SCRY|c [4] ) ) ) # ( !\U_VGA|counters:U_SCRY|Add0~0_combout  & ( !\U_VGA|Equal4~0_combout  & ( 
// \U_VGA|counters:U_SCRY|c [4] ) ) )

	.dataa(!\U_VGA|Equal4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_SCRY|c [4]),
	.datae(!\U_VGA|counters:U_SCRY|Add0~0_combout ),
	.dataf(!\U_VGA|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRY|c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c~2 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRY|c~2 .lut_mask = 64'h00FFFF0000AAAA00;
defparam \U_VGA|counters:U_SCRY|c~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y57_N44
dffeas \U_VGA|counters:U_SCRY|c[4] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRY|c~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:scry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRY|c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c[4] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRY|c[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N24
cyclonev_lcell_comb \U_VGA|counters:U_SCRY|c~1 (
// Equation(s):
// \U_VGA|counters:U_SCRY|c~1_combout  = ( \U_VGA|counters:U_SCRY|Add0~0_combout  & ( \U_VGA|counters:U_SCRY|c [4] & ( (!\U_VGA|counters:U_SCRY|c [5] & ((!\U_VGA|Equal4~0_combout ) # (!\U_VGA|Equal4~1_combout ))) ) ) ) # ( 
// !\U_VGA|counters:U_SCRY|Add0~0_combout  & ( \U_VGA|counters:U_SCRY|c [4] & ( (\U_VGA|counters:U_SCRY|c [5] & ((!\U_VGA|Equal4~0_combout ) # (!\U_VGA|Equal4~1_combout ))) ) ) ) # ( \U_VGA|counters:U_SCRY|Add0~0_combout  & ( !\U_VGA|counters:U_SCRY|c [4] & 
// ( (\U_VGA|counters:U_SCRY|c [5] & ((!\U_VGA|Equal4~0_combout ) # (!\U_VGA|Equal4~1_combout ))) ) ) ) # ( !\U_VGA|counters:U_SCRY|Add0~0_combout  & ( !\U_VGA|counters:U_SCRY|c [4] & ( (\U_VGA|counters:U_SCRY|c [5] & ((!\U_VGA|Equal4~0_combout ) # 
// (!\U_VGA|Equal4~1_combout ))) ) ) )

	.dataa(!\U_VGA|Equal4~0_combout ),
	.datab(!\U_VGA|counters:U_SCRY|c [5]),
	.datac(!\U_VGA|Equal4~1_combout ),
	.datad(gnd),
	.datae(!\U_VGA|counters:U_SCRY|Add0~0_combout ),
	.dataf(!\U_VGA|counters:U_SCRY|c [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRY|c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c~1 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRY|c~1 .lut_mask = 64'h323232323232C8C8;
defparam \U_VGA|counters:U_SCRY|c~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y57_N47
dffeas \U_VGA|counters:U_SCRY|c[5] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRY|c~1_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|counters:scry_ce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRY|c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRY|c[5] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRY|c[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N54
cyclonev_lcell_comb \U_VGA|y~0 (
// Equation(s):
// \U_VGA|y~0_combout  = ( !\U_VGA|counters:U_SCRY|c [5] & ( (!\U_VGA|counters:U_SCRX|c [1] & (!\U_VGA|counters:U_SCRX|c [2] & (!\U_VGA|counters:U_SCRX|c [0] & \U_VGA|counters:U_SCRY|c [4]))) ) )

	.dataa(!\U_VGA|counters:U_SCRX|c [1]),
	.datab(!\U_VGA|counters:U_SCRX|c [2]),
	.datac(!\U_VGA|counters:U_SCRX|c [0]),
	.datad(!\U_VGA|counters:U_SCRY|c [4]),
	.datae(!\U_VGA|counters:U_SCRY|c [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|y~0 .extended_lut = "off";
defparam \U_VGA|y~0 .lut_mask = 64'h0080000000800000;
defparam \U_VGA|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N9
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|Add0~17 (
// Equation(s):
// \U_VGA|counters:U_SCRX|Add0~17_sumout  = SUM(( \U_VGA|counters:U_SCRX|c [3] ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~2  ))
// \U_VGA|counters:U_SCRX|Add0~18  = CARRY(( \U_VGA|counters:U_SCRX|c [3] ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~2  ))

	.dataa(!\U_VGA|counters:U_SCRX|c [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_SCRX|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_SCRX|Add0~17_sumout ),
	.cout(\U_VGA|counters:U_SCRX|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|Add0~17 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|counters:U_SCRX|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N39
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|c~4 (
// Equation(s):
// \U_VGA|counters:U_SCRX|c~4_combout  = ( \U_VGA|counters:U_SCRX|Add0~17_sumout  & ( (!\U_VGA|Equal3~0_combout ) # (!\U_VGA|Equal1~0_combout ) ) )

	.dataa(!\U_VGA|Equal3~0_combout ),
	.datab(!\U_VGA|Equal1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_SCRX|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRX|c~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c~4 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|c~4 .lut_mask = 64'h00000000EEEEEEEE;
defparam \U_VGA|counters:U_SCRX|c~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N41
dffeas \U_VGA|counters:U_SCRX|c[3] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_SCRX|c~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[3] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N54
cyclonev_lcell_comb \U_VGA|y~2 (
// Equation(s):
// \U_VGA|y~2_combout  = ( \U_VGA|counters:U_SCRY|c [2] & ( \U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q  & ( (!\U_VGA|counters:U_SCRY|c [1] & !\U_VGA|counters:U_SCRY|c [0]) ) ) ) # ( \U_VGA|counters:U_SCRY|c [2] & ( !\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q  & ( 
// (!\U_VGA|counters:U_SCRY|c [1] & (!\U_VGA|counters:U_SCRY|c [0] & ((\U_VGA|counters:U_CHRY|c [1]) # (\U_VGA|counters:U_CHRY|c [2])))) ) ) )

	.dataa(!\U_VGA|counters:U_SCRY|c [1]),
	.datab(!\U_VGA|counters:U_CHRY|c [2]),
	.datac(!\U_VGA|counters:U_CHRY|c [1]),
	.datad(!\U_VGA|counters:U_SCRY|c [0]),
	.datae(!\U_VGA|counters:U_SCRY|c [2]),
	.dataf(!\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|y~2 .extended_lut = "off";
defparam \U_VGA|y~2 .lut_mask = 64'h00002A000000AA00;
defparam \U_VGA|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N12
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|Add0~13 (
// Equation(s):
// \U_VGA|counters:U_SCRX|Add0~13_sumout  = SUM(( \U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q  ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~18  ))
// \U_VGA|counters:U_SCRX|Add0~14  = CARRY(( \U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q  ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_SCRX|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_SCRX|Add0~13_sumout ),
	.cout(\U_VGA|counters:U_SCRX|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|Add0~13 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \U_VGA|counters:U_SCRX|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N42
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|c~3 (
// Equation(s):
// \U_VGA|counters:U_SCRX|c~3_combout  = ( \U_VGA|counters:U_SCRX|Add0~13_sumout  & ( (!\U_VGA|Equal1~0_combout ) # (!\U_VGA|Equal3~0_combout ) ) )

	.dataa(gnd),
	.datab(!\U_VGA|Equal1~0_combout ),
	.datac(!\U_VGA|Equal3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_SCRX|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRX|c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c~3 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|c~3 .lut_mask = 64'h00000000FCFCFCFC;
defparam \U_VGA|counters:U_SCRX|c~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y57_N31
dffeas \U_VGA|counters:U_SCRX|c[4]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRX|c~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[4]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N15
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|Add0~25 (
// Equation(s):
// \U_VGA|counters:U_SCRX|Add0~25_sumout  = SUM(( \U_VGA|counters:U_SCRX|c [5] ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~14  ))
// \U_VGA|counters:U_SCRX|Add0~26  = CARRY(( \U_VGA|counters:U_SCRX|c [5] ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_SCRX|c [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_SCRX|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_SCRX|Add0~25_sumout ),
	.cout(\U_VGA|counters:U_SCRX|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|Add0~25 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_SCRX|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N57
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|c~6 (
// Equation(s):
// \U_VGA|counters:U_SCRX|c~6_combout  = ( \U_VGA|counters:U_SCRX|Add0~25_sumout  & ( (!\U_VGA|Equal3~0_combout ) # (!\U_VGA|Equal1~0_combout ) ) )

	.dataa(!\U_VGA|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\U_VGA|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_SCRX|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRX|c~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c~6 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|c~6 .lut_mask = 64'h00000000FAFAFAFA;
defparam \U_VGA|counters:U_SCRX|c~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N58
dffeas \U_VGA|counters:U_SCRX|c[5] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_SCRX|c~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[5] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N18
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|Add0~21 (
// Equation(s):
// \U_VGA|counters:U_SCRX|Add0~21_sumout  = SUM(( \U_VGA|counters:U_SCRX|c [6] ) + ( GND ) + ( \U_VGA|counters:U_SCRX|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_SCRX|c [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|counters:U_SCRX|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|counters:U_SCRX|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|Add0~21 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|counters:U_SCRX|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N54
cyclonev_lcell_comb \U_VGA|counters:U_SCRX|c~5 (
// Equation(s):
// \U_VGA|counters:U_SCRX|c~5_combout  = ( \U_VGA|Equal3~0_combout  & ( (\U_VGA|counters:U_SCRX|Add0~21_sumout  & !\U_VGA|Equal1~0_combout ) ) ) # ( !\U_VGA|Equal3~0_combout  & ( \U_VGA|counters:U_SCRX|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_SCRX|Add0~21_sumout ),
	.datac(!\U_VGA|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|counters:U_SCRX|c~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c~5 .extended_lut = "off";
defparam \U_VGA|counters:U_SCRX|c~5 .lut_mask = 64'h3333333330303030;
defparam \U_VGA|counters:U_SCRX|c~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N55
dffeas \U_VGA|counters:U_SCRX|c[6] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_SCRX|c~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[6] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y57_N35
dffeas \U_VGA|hw_cursor:counter[22] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[22] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y58_N14
dffeas \U_VGA|hw_cursor:counter[0] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|hw_cursor:counter[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[0] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N9
cyclonev_lcell_comb \U_VGA|hw_cursor:counter[0]~0 (
// Equation(s):
// \U_VGA|hw_cursor:counter[0]~0_combout  = ( !\U_VGA|hw_cursor:counter[0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|hw_cursor:counter[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|hw_cursor:counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[0]~0 .extended_lut = "off";
defparam \U_VGA|hw_cursor:counter[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \U_VGA|hw_cursor:counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N13
dffeas \U_VGA|hw_cursor:counter[0]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|hw_cursor:counter[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N30
cyclonev_lcell_comb \U_VGA|Add4~85 (
// Equation(s):
// \U_VGA|Add4~85_sumout  = SUM(( \U_VGA|hw_cursor:counter[1]~q  ) + ( \U_VGA|hw_cursor:counter[0]~DUPLICATE_q  ) + ( !VCC ))
// \U_VGA|Add4~86  = CARRY(( \U_VGA|hw_cursor:counter[1]~q  ) + ( \U_VGA|hw_cursor:counter[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\U_VGA|hw_cursor:counter[1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~85_sumout ),
	.cout(\U_VGA|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~85 .extended_lut = "off";
defparam \U_VGA|Add4~85 .lut_mask = 64'h0000CCCC000000FF;
defparam \U_VGA|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N7
dffeas \U_VGA|hw_cursor:counter[1] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|Add4~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[1] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N33
cyclonev_lcell_comb \U_VGA|Add4~81 (
// Equation(s):
// \U_VGA|Add4~81_sumout  = SUM(( \U_VGA|hw_cursor:counter[2]~q  ) + ( GND ) + ( \U_VGA|Add4~86  ))
// \U_VGA|Add4~82  = CARRY(( \U_VGA|hw_cursor:counter[2]~q  ) + ( GND ) + ( \U_VGA|Add4~86  ))

	.dataa(!\U_VGA|hw_cursor:counter[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~81_sumout ),
	.cout(\U_VGA|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~81 .extended_lut = "off";
defparam \U_VGA|Add4~81 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N35
dffeas \U_VGA|hw_cursor:counter[2] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[2] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N36
cyclonev_lcell_comb \U_VGA|Add4~77 (
// Equation(s):
// \U_VGA|Add4~77_sumout  = SUM(( \U_VGA|hw_cursor:counter[3]~q  ) + ( GND ) + ( \U_VGA|Add4~82  ))
// \U_VGA|Add4~78  = CARRY(( \U_VGA|hw_cursor:counter[3]~q  ) + ( GND ) + ( \U_VGA|Add4~82  ))

	.dataa(!\U_VGA|hw_cursor:counter[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~77_sumout ),
	.cout(\U_VGA|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~77 .extended_lut = "off";
defparam \U_VGA|Add4~77 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N38
dffeas \U_VGA|hw_cursor:counter[3] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[3] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N39
cyclonev_lcell_comb \U_VGA|Add4~73 (
// Equation(s):
// \U_VGA|Add4~73_sumout  = SUM(( \U_VGA|hw_cursor:counter[4]~q  ) + ( GND ) + ( \U_VGA|Add4~78  ))
// \U_VGA|Add4~74  = CARRY(( \U_VGA|hw_cursor:counter[4]~q  ) + ( GND ) + ( \U_VGA|Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|hw_cursor:counter[4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~73_sumout ),
	.cout(\U_VGA|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~73 .extended_lut = "off";
defparam \U_VGA|Add4~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N40
dffeas \U_VGA|hw_cursor:counter[4] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[4] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N42
cyclonev_lcell_comb \U_VGA|Add4~69 (
// Equation(s):
// \U_VGA|Add4~69_sumout  = SUM(( \U_VGA|hw_cursor:counter[5]~q  ) + ( GND ) + ( \U_VGA|Add4~74  ))
// \U_VGA|Add4~70  = CARRY(( \U_VGA|hw_cursor:counter[5]~q  ) + ( GND ) + ( \U_VGA|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|hw_cursor:counter[5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~69_sumout ),
	.cout(\U_VGA|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~69 .extended_lut = "off";
defparam \U_VGA|Add4~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N43
dffeas \U_VGA|hw_cursor:counter[5] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[5] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N45
cyclonev_lcell_comb \U_VGA|Add4~65 (
// Equation(s):
// \U_VGA|Add4~65_sumout  = SUM(( \U_VGA|hw_cursor:counter[6]~q  ) + ( GND ) + ( \U_VGA|Add4~70  ))
// \U_VGA|Add4~66  = CARRY(( \U_VGA|hw_cursor:counter[6]~q  ) + ( GND ) + ( \U_VGA|Add4~70  ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~65_sumout ),
	.cout(\U_VGA|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~65 .extended_lut = "off";
defparam \U_VGA|Add4~65 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N47
dffeas \U_VGA|hw_cursor:counter[6] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[6] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N48
cyclonev_lcell_comb \U_VGA|Add4~61 (
// Equation(s):
// \U_VGA|Add4~61_sumout  = SUM(( \U_VGA|hw_cursor:counter[7]~q  ) + ( GND ) + ( \U_VGA|Add4~66  ))
// \U_VGA|Add4~62  = CARRY(( \U_VGA|hw_cursor:counter[7]~q  ) + ( GND ) + ( \U_VGA|Add4~66  ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[7]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~61_sumout ),
	.cout(\U_VGA|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~61 .extended_lut = "off";
defparam \U_VGA|Add4~61 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N49
dffeas \U_VGA|hw_cursor:counter[7] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[7] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N51
cyclonev_lcell_comb \U_VGA|Add4~57 (
// Equation(s):
// \U_VGA|Add4~57_sumout  = SUM(( \U_VGA|hw_cursor:counter[8]~q  ) + ( GND ) + ( \U_VGA|Add4~62  ))
// \U_VGA|Add4~58  = CARRY(( \U_VGA|hw_cursor:counter[8]~q  ) + ( GND ) + ( \U_VGA|Add4~62  ))

	.dataa(!\U_VGA|hw_cursor:counter[8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~57_sumout ),
	.cout(\U_VGA|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~57 .extended_lut = "off";
defparam \U_VGA|Add4~57 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N52
dffeas \U_VGA|hw_cursor:counter[8] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[8] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N54
cyclonev_lcell_comb \U_VGA|Add4~53 (
// Equation(s):
// \U_VGA|Add4~53_sumout  = SUM(( \U_VGA|hw_cursor:counter[9]~q  ) + ( GND ) + ( \U_VGA|Add4~58  ))
// \U_VGA|Add4~54  = CARRY(( \U_VGA|hw_cursor:counter[9]~q  ) + ( GND ) + ( \U_VGA|Add4~58  ))

	.dataa(!\U_VGA|hw_cursor:counter[9]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~53_sumout ),
	.cout(\U_VGA|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~53 .extended_lut = "off";
defparam \U_VGA|Add4~53 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N55
dffeas \U_VGA|hw_cursor:counter[9] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[9] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y58_N57
cyclonev_lcell_comb \U_VGA|Add4~49 (
// Equation(s):
// \U_VGA|Add4~49_sumout  = SUM(( \U_VGA|hw_cursor:counter[10]~q  ) + ( GND ) + ( \U_VGA|Add4~54  ))
// \U_VGA|Add4~50  = CARRY(( \U_VGA|hw_cursor:counter[10]~q  ) + ( GND ) + ( \U_VGA|Add4~54  ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~49_sumout ),
	.cout(\U_VGA|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~49 .extended_lut = "off";
defparam \U_VGA|Add4~49 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y58_N59
dffeas \U_VGA|hw_cursor:counter[10] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[10] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N0
cyclonev_lcell_comb \U_VGA|Add4~45 (
// Equation(s):
// \U_VGA|Add4~45_sumout  = SUM(( \U_VGA|hw_cursor:counter[11]~q  ) + ( GND ) + ( \U_VGA|Add4~50  ))
// \U_VGA|Add4~46  = CARRY(( \U_VGA|hw_cursor:counter[11]~q  ) + ( GND ) + ( \U_VGA|Add4~50  ))

	.dataa(!\U_VGA|hw_cursor:counter[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~45_sumout ),
	.cout(\U_VGA|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~45 .extended_lut = "off";
defparam \U_VGA|Add4~45 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N1
dffeas \U_VGA|hw_cursor:counter[11] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[11] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N3
cyclonev_lcell_comb \U_VGA|Add4~41 (
// Equation(s):
// \U_VGA|Add4~41_sumout  = SUM(( \U_VGA|hw_cursor:counter[12]~q  ) + ( GND ) + ( \U_VGA|Add4~46  ))
// \U_VGA|Add4~42  = CARRY(( \U_VGA|hw_cursor:counter[12]~q  ) + ( GND ) + ( \U_VGA|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|hw_cursor:counter[12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~41_sumout ),
	.cout(\U_VGA|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~41 .extended_lut = "off";
defparam \U_VGA|Add4~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N4
dffeas \U_VGA|hw_cursor:counter[12] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[12] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N6
cyclonev_lcell_comb \U_VGA|Add4~37 (
// Equation(s):
// \U_VGA|Add4~37_sumout  = SUM(( \U_VGA|hw_cursor:counter[13]~q  ) + ( GND ) + ( \U_VGA|Add4~42  ))
// \U_VGA|Add4~38  = CARRY(( \U_VGA|hw_cursor:counter[13]~q  ) + ( GND ) + ( \U_VGA|Add4~42  ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[13]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~37_sumout ),
	.cout(\U_VGA|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~37 .extended_lut = "off";
defparam \U_VGA|Add4~37 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N7
dffeas \U_VGA|hw_cursor:counter[13] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[13] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N9
cyclonev_lcell_comb \U_VGA|Add4~33 (
// Equation(s):
// \U_VGA|Add4~33_sumout  = SUM(( \U_VGA|hw_cursor:counter[14]~q  ) + ( GND ) + ( \U_VGA|Add4~38  ))
// \U_VGA|Add4~34  = CARRY(( \U_VGA|hw_cursor:counter[14]~q  ) + ( GND ) + ( \U_VGA|Add4~38  ))

	.dataa(!\U_VGA|hw_cursor:counter[14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~33_sumout ),
	.cout(\U_VGA|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~33 .extended_lut = "off";
defparam \U_VGA|Add4~33 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N10
dffeas \U_VGA|hw_cursor:counter[14] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[14] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N12
cyclonev_lcell_comb \U_VGA|Add4~29 (
// Equation(s):
// \U_VGA|Add4~29_sumout  = SUM(( \U_VGA|hw_cursor:counter[15]~q  ) + ( GND ) + ( \U_VGA|Add4~34  ))
// \U_VGA|Add4~30  = CARRY(( \U_VGA|hw_cursor:counter[15]~q  ) + ( GND ) + ( \U_VGA|Add4~34  ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[15]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~29_sumout ),
	.cout(\U_VGA|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~29 .extended_lut = "off";
defparam \U_VGA|Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N13
dffeas \U_VGA|hw_cursor:counter[15] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[15] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N15
cyclonev_lcell_comb \U_VGA|Add4~25 (
// Equation(s):
// \U_VGA|Add4~25_sumout  = SUM(( \U_VGA|hw_cursor:counter[16]~q  ) + ( GND ) + ( \U_VGA|Add4~30  ))
// \U_VGA|Add4~26  = CARRY(( \U_VGA|hw_cursor:counter[16]~q  ) + ( GND ) + ( \U_VGA|Add4~30  ))

	.dataa(!\U_VGA|hw_cursor:counter[16]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~25_sumout ),
	.cout(\U_VGA|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~25 .extended_lut = "off";
defparam \U_VGA|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N16
dffeas \U_VGA|hw_cursor:counter[16] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[16] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N18
cyclonev_lcell_comb \U_VGA|Add4~21 (
// Equation(s):
// \U_VGA|Add4~21_sumout  = SUM(( \U_VGA|hw_cursor:counter[17]~q  ) + ( GND ) + ( \U_VGA|Add4~26  ))
// \U_VGA|Add4~22  = CARRY(( \U_VGA|hw_cursor:counter[17]~q  ) + ( GND ) + ( \U_VGA|Add4~26  ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[17]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~21_sumout ),
	.cout(\U_VGA|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~21 .extended_lut = "off";
defparam \U_VGA|Add4~21 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N19
dffeas \U_VGA|hw_cursor:counter[17] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[17] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N21
cyclonev_lcell_comb \U_VGA|Add4~17 (
// Equation(s):
// \U_VGA|Add4~17_sumout  = SUM(( \U_VGA|hw_cursor:counter[18]~q  ) + ( GND ) + ( \U_VGA|Add4~22  ))
// \U_VGA|Add4~18  = CARRY(( \U_VGA|hw_cursor:counter[18]~q  ) + ( GND ) + ( \U_VGA|Add4~22  ))

	.dataa(!\U_VGA|hw_cursor:counter[18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~17_sumout ),
	.cout(\U_VGA|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~17 .extended_lut = "off";
defparam \U_VGA|Add4~17 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N22
dffeas \U_VGA|hw_cursor:counter[18] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[18] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N24
cyclonev_lcell_comb \U_VGA|Add4~13 (
// Equation(s):
// \U_VGA|Add4~13_sumout  = SUM(( \U_VGA|hw_cursor:counter[19]~q  ) + ( GND ) + ( \U_VGA|Add4~18  ))
// \U_VGA|Add4~14  = CARRY(( \U_VGA|hw_cursor:counter[19]~q  ) + ( GND ) + ( \U_VGA|Add4~18  ))

	.dataa(gnd),
	.datab(!\U_VGA|hw_cursor:counter[19]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~13_sumout ),
	.cout(\U_VGA|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~13 .extended_lut = "off";
defparam \U_VGA|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \U_VGA|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N25
dffeas \U_VGA|hw_cursor:counter[19] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[19] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N27
cyclonev_lcell_comb \U_VGA|Add4~9 (
// Equation(s):
// \U_VGA|Add4~9_sumout  = SUM(( \U_VGA|hw_cursor:counter[20]~q  ) + ( GND ) + ( \U_VGA|Add4~14  ))
// \U_VGA|Add4~10  = CARRY(( \U_VGA|hw_cursor:counter[20]~q  ) + ( GND ) + ( \U_VGA|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|hw_cursor:counter[20]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~9_sumout ),
	.cout(\U_VGA|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~9 .extended_lut = "off";
defparam \U_VGA|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N29
dffeas \U_VGA|hw_cursor:counter[20] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[20] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N30
cyclonev_lcell_comb \U_VGA|Add4~5 (
// Equation(s):
// \U_VGA|Add4~5_sumout  = SUM(( \U_VGA|hw_cursor:counter[21]~q  ) + ( GND ) + ( \U_VGA|Add4~10  ))
// \U_VGA|Add4~6  = CARRY(( \U_VGA|hw_cursor:counter[21]~q  ) + ( GND ) + ( \U_VGA|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|hw_cursor:counter[21]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~5_sumout ),
	.cout(\U_VGA|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~5 .extended_lut = "off";
defparam \U_VGA|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \U_VGA|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N31
dffeas \U_VGA|hw_cursor:counter[21] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[21] .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N33
cyclonev_lcell_comb \U_VGA|Add4~1 (
// Equation(s):
// \U_VGA|Add4~1_sumout  = SUM(( \U_VGA|hw_cursor:counter[22]~q  ) + ( GND ) + ( \U_VGA|Add4~6  ))

	.dataa(!\U_VGA|hw_cursor:counter[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add4~1 .extended_lut = "off";
defparam \U_VGA|Add4~1 .lut_mask = 64'h0000FFFF00005555;
defparam \U_VGA|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y57_N34
dffeas \U_VGA|hw_cursor:counter[22]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hw_cursor:counter[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hw_cursor:counter[22]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|hw_cursor:counter[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N39
cyclonev_lcell_comb \U_VGA|y~1 (
// Equation(s):
// \U_VGA|y~1_combout  = ( \U_VGA|counters:U_CHRY|c [3] & ( (!\U_VGA|counters:U_SCRX|c [6] & (\U_VGA|hw_cursor:counter[22]~DUPLICATE_q  & \U_VGA|counters:U_SCRX|c [5])) ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_SCRX|c [6]),
	.datac(!\U_VGA|hw_cursor:counter[22]~DUPLICATE_q ),
	.datad(!\U_VGA|counters:U_SCRX|c [5]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRY|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|y~1 .extended_lut = "off";
defparam \U_VGA|y~1 .lut_mask = 64'h00000000000C000C;
defparam \U_VGA|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y57_N32
dffeas \U_VGA|counters:U_SCRX|c[4] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|counters:U_SCRX|c~3_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_SCRX|c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_SCRX|c[4] .is_wysiwyg = "true";
defparam \U_VGA|counters:U_SCRX|c[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N33
cyclonev_lcell_comb \U_VGA|y~3 (
// Equation(s):
// \U_VGA|y~3_combout  = ( !\U_VGA|counters:U_SCRX|c [4] & ( (\U_VGA|counters:U_SCRX|c [3] & (\U_VGA|y~2_combout  & \U_VGA|y~1_combout )) ) )

	.dataa(!\U_VGA|counters:U_SCRX|c [3]),
	.datab(!\U_VGA|y~2_combout ),
	.datac(!\U_VGA|y~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_SCRX|c [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|y~3 .extended_lut = "off";
defparam \U_VGA|y~3 .lut_mask = 64'h0101010100000000;
defparam \U_VGA|y~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y60_N51
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N30
cyclonev_lcell_comb \U_VGA|Add1~1 (
// Equation(s):
// \U_VGA|Add1~1_sumout  = SUM(( !\U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q  $ (!\U_VGA|counters:U_SCRY|c [0]) ) + ( !VCC ) + ( !VCC ))
// \U_VGA|Add1~2  = CARRY(( !\U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q  $ (!\U_VGA|counters:U_SCRY|c [0]) ) + ( !VCC ) + ( !VCC ))
// \U_VGA|Add1~3  = SHARE((\U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q  & \U_VGA|counters:U_SCRY|c [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_SCRX|c[4]~DUPLICATE_q ),
	.datad(!\U_VGA|counters:U_SCRY|c [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add1~1_sumout ),
	.cout(\U_VGA|Add1~2 ),
	.shareout(\U_VGA|Add1~3 ));
// synopsys translate_off
defparam \U_VGA|Add1~1 .extended_lut = "off";
defparam \U_VGA|Add1~1 .lut_mask = 64'h0000000F00000FF0;
defparam \U_VGA|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N33
cyclonev_lcell_comb \U_VGA|Add1~5 (
// Equation(s):
// \U_VGA|Add1~5_sumout  = SUM(( !\U_VGA|counters:U_SCRX|c [5] $ (!\U_VGA|counters:U_SCRY|c [1]) ) + ( \U_VGA|Add1~3  ) + ( \U_VGA|Add1~2  ))
// \U_VGA|Add1~6  = CARRY(( !\U_VGA|counters:U_SCRX|c [5] $ (!\U_VGA|counters:U_SCRY|c [1]) ) + ( \U_VGA|Add1~3  ) + ( \U_VGA|Add1~2  ))
// \U_VGA|Add1~7  = SHARE((\U_VGA|counters:U_SCRX|c [5] & \U_VGA|counters:U_SCRY|c [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_SCRX|c [5]),
	.datad(!\U_VGA|counters:U_SCRY|c [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add1~2 ),
	.sharein(\U_VGA|Add1~3 ),
	.combout(),
	.sumout(\U_VGA|Add1~5_sumout ),
	.cout(\U_VGA|Add1~6 ),
	.shareout(\U_VGA|Add1~7 ));
// synopsys translate_off
defparam \U_VGA|Add1~5 .extended_lut = "off";
defparam \U_VGA|Add1~5 .lut_mask = 64'h0000000F00000FF0;
defparam \U_VGA|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N36
cyclonev_lcell_comb \U_VGA|Add1~9 (
// Equation(s):
// \U_VGA|Add1~9_sumout  = SUM(( !\U_VGA|counters:U_SCRY|c [0] $ (!\U_VGA|counters:U_SCRX|c [6] $ (\U_VGA|counters:U_SCRY|c [2])) ) + ( \U_VGA|Add1~7  ) + ( \U_VGA|Add1~6  ))
// \U_VGA|Add1~10  = CARRY(( !\U_VGA|counters:U_SCRY|c [0] $ (!\U_VGA|counters:U_SCRX|c [6] $ (\U_VGA|counters:U_SCRY|c [2])) ) + ( \U_VGA|Add1~7  ) + ( \U_VGA|Add1~6  ))
// \U_VGA|Add1~11  = SHARE((!\U_VGA|counters:U_SCRY|c [0] & (\U_VGA|counters:U_SCRX|c [6] & \U_VGA|counters:U_SCRY|c [2])) # (\U_VGA|counters:U_SCRY|c [0] & ((\U_VGA|counters:U_SCRY|c [2]) # (\U_VGA|counters:U_SCRX|c [6]))))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_SCRY|c [0]),
	.datac(!\U_VGA|counters:U_SCRX|c [6]),
	.datad(!\U_VGA|counters:U_SCRY|c [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add1~6 ),
	.sharein(\U_VGA|Add1~7 ),
	.combout(),
	.sumout(\U_VGA|Add1~9_sumout ),
	.cout(\U_VGA|Add1~10 ),
	.shareout(\U_VGA|Add1~11 ));
// synopsys translate_off
defparam \U_VGA|Add1~9 .extended_lut = "off";
defparam \U_VGA|Add1~9 .lut_mask = 64'h0000033F00003CC3;
defparam \U_VGA|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N39
cyclonev_lcell_comb \U_VGA|Add1~13 (
// Equation(s):
// \U_VGA|Add1~13_sumout  = SUM(( !\U_VGA|counters:U_SCRY|c [1] $ (!\U_VGA|counters:U_SCRY|c [3]) ) + ( \U_VGA|Add1~11  ) + ( \U_VGA|Add1~10  ))
// \U_VGA|Add1~14  = CARRY(( !\U_VGA|counters:U_SCRY|c [1] $ (!\U_VGA|counters:U_SCRY|c [3]) ) + ( \U_VGA|Add1~11  ) + ( \U_VGA|Add1~10  ))
// \U_VGA|Add1~15  = SHARE((\U_VGA|counters:U_SCRY|c [1] & \U_VGA|counters:U_SCRY|c [3]))

	.dataa(!\U_VGA|counters:U_SCRY|c [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_SCRY|c [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add1~10 ),
	.sharein(\U_VGA|Add1~11 ),
	.combout(),
	.sumout(\U_VGA|Add1~13_sumout ),
	.cout(\U_VGA|Add1~14 ),
	.shareout(\U_VGA|Add1~15 ));
// synopsys translate_off
defparam \U_VGA|Add1~13 .extended_lut = "off";
defparam \U_VGA|Add1~13 .lut_mask = 64'h00000055000055AA;
defparam \U_VGA|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N42
cyclonev_lcell_comb \U_VGA|Add1~17 (
// Equation(s):
// \U_VGA|Add1~17_sumout  = SUM(( !\U_VGA|counters:U_SCRY|c [2] $ (!\U_VGA|counters:U_SCRY|c [4]) ) + ( \U_VGA|Add1~15  ) + ( \U_VGA|Add1~14  ))
// \U_VGA|Add1~18  = CARRY(( !\U_VGA|counters:U_SCRY|c [2] $ (!\U_VGA|counters:U_SCRY|c [4]) ) + ( \U_VGA|Add1~15  ) + ( \U_VGA|Add1~14  ))
// \U_VGA|Add1~19  = SHARE((\U_VGA|counters:U_SCRY|c [2] & \U_VGA|counters:U_SCRY|c [4]))

	.dataa(!\U_VGA|counters:U_SCRY|c [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_SCRY|c [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add1~14 ),
	.sharein(\U_VGA|Add1~15 ),
	.combout(),
	.sumout(\U_VGA|Add1~17_sumout ),
	.cout(\U_VGA|Add1~18 ),
	.shareout(\U_VGA|Add1~19 ));
// synopsys translate_off
defparam \U_VGA|Add1~17 .extended_lut = "off";
defparam \U_VGA|Add1~17 .lut_mask = 64'h00000055000055AA;
defparam \U_VGA|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N45
cyclonev_lcell_comb \U_VGA|Add1~21 (
// Equation(s):
// \U_VGA|Add1~21_sumout  = SUM(( !\U_VGA|counters:U_SCRY|c [3] $ (!\U_VGA|counters:U_SCRY|c [5]) ) + ( \U_VGA|Add1~19  ) + ( \U_VGA|Add1~18  ))
// \U_VGA|Add1~22  = CARRY(( !\U_VGA|counters:U_SCRY|c [3] $ (!\U_VGA|counters:U_SCRY|c [5]) ) + ( \U_VGA|Add1~19  ) + ( \U_VGA|Add1~18  ))
// \U_VGA|Add1~23  = SHARE((\U_VGA|counters:U_SCRY|c [3] & \U_VGA|counters:U_SCRY|c [5]))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_SCRY|c [3]),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_SCRY|c [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add1~18 ),
	.sharein(\U_VGA|Add1~19 ),
	.combout(),
	.sumout(\U_VGA|Add1~21_sumout ),
	.cout(\U_VGA|Add1~22 ),
	.shareout(\U_VGA|Add1~23 ));
// synopsys translate_off
defparam \U_VGA|Add1~21 .extended_lut = "off";
defparam \U_VGA|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \U_VGA|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N48
cyclonev_lcell_comb \U_VGA|Add1~25 (
// Equation(s):
// \U_VGA|Add1~25_sumout  = SUM(( \U_VGA|counters:U_SCRY|c [4] ) + ( \U_VGA|Add1~23  ) + ( \U_VGA|Add1~22  ))
// \U_VGA|Add1~26  = CARRY(( \U_VGA|counters:U_SCRY|c [4] ) + ( \U_VGA|Add1~23  ) + ( \U_VGA|Add1~22  ))
// \U_VGA|Add1~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_SCRY|c [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add1~22 ),
	.sharein(\U_VGA|Add1~23 ),
	.combout(),
	.sumout(\U_VGA|Add1~25_sumout ),
	.cout(\U_VGA|Add1~26 ),
	.shareout(\U_VGA|Add1~27 ));
// synopsys translate_off
defparam \U_VGA|Add1~25 .extended_lut = "off";
defparam \U_VGA|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \U_VGA|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N51
cyclonev_lcell_comb \U_VGA|Add1~29 (
// Equation(s):
// \U_VGA|Add1~29_sumout  = SUM(( \U_VGA|counters:U_SCRY|c [5] ) + ( \U_VGA|Add1~27  ) + ( \U_VGA|Add1~26  ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_SCRY|c [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add1~26 ),
	.sharein(\U_VGA|Add1~27 ),
	.combout(),
	.sumout(\U_VGA|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add1~29 .extended_lut = "off";
defparam \U_VGA|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \U_VGA|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\U_VGA|Add1~29_sumout ,\U_VGA|Add1~25_sumout ,\U_VGA|Add1~21_sumout ,\U_VGA|Add1~17_sumout ,\U_VGA|Add1~13_sumout ,\U_VGA|Add1~9_sumout ,\U_VGA|Add1~5_sumout ,\U_VGA|Add1~1_sumout ,\U_VGA|counters:U_SCRX|c [3],\U_VGA|counters:U_SCRX|c [2],
\U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q ,\U_VGA|counters:U_SCRX|c [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_test_ram:U_TEXT|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated|ALTSYNCRAM";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E44E4E44E4E44E4E44E4E44E4E44E4E44E4E44E4E4";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N0
cyclonev_lcell_comb \U_VGA|Add2~1 (
// Equation(s):
// \U_VGA|Add2~1_sumout  = SUM(( \U_TEXT|altsyncram_component|auto_generated|q_b [0] ) + ( \U_VGA|counters:U_CHRY|c [2] ) + ( !VCC ))
// \U_VGA|Add2~2  = CARRY(( \U_TEXT|altsyncram_component|auto_generated|q_b [0] ) + ( \U_VGA|counters:U_CHRY|c [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_CHRY|c [2]),
	.datac(gnd),
	.datad(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~1_sumout ),
	.cout(\U_VGA|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~1 .extended_lut = "off";
defparam \U_VGA|Add2~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \U_VGA|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N3
cyclonev_lcell_comb \U_VGA|Add2~5 (
// Equation(s):
// \U_VGA|Add2~5_sumout  = SUM(( \U_TEXT|altsyncram_component|auto_generated|q_b [1] ) + ( !\U_VGA|counters:U_CHRY|c [3] $ (!\U_TEXT|altsyncram_component|auto_generated|q_b [0]) ) + ( \U_VGA|Add2~2  ))
// \U_VGA|Add2~6  = CARRY(( \U_TEXT|altsyncram_component|auto_generated|q_b [1] ) + ( !\U_VGA|counters:U_CHRY|c [3] $ (!\U_TEXT|altsyncram_component|auto_generated|q_b [0]) ) + ( \U_VGA|Add2~2  ))

	.dataa(!\U_VGA|counters:U_CHRY|c [3]),
	.datab(gnd),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datad(!\U_TEXT|altsyncram_component|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~5_sumout ),
	.cout(\U_VGA|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~5 .extended_lut = "off";
defparam \U_VGA|Add2~5 .lut_mask = 64'h0000A5A5000000FF;
defparam \U_VGA|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\U_VGA|Add1~29_sumout ,\U_VGA|Add1~25_sumout ,\U_VGA|Add1~21_sumout ,\U_VGA|Add1~17_sumout ,\U_VGA|Add1~13_sumout ,\U_VGA|Add1~9_sumout ,\U_VGA|Add1~5_sumout ,\U_VGA|Add1~1_sumout ,\U_VGA|counters:U_SCRX|c [3],\U_VGA|counters:U_SCRX|c [2],
\U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q ,\U_VGA|counters:U_SCRX|c [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .init_file = "ram.mif";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_test_ram:U_TEXT|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated|ALTSYNCRAM";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500A5500A5500A5500A5500A5500A5500A5500A5500";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N6
cyclonev_lcell_comb \U_VGA|Add2~9 (
// Equation(s):
// \U_VGA|Add2~9_sumout  = SUM(( \U_TEXT|altsyncram_component|auto_generated|q_b [1] ) + ( !\U_TEXT|altsyncram_component|auto_generated|q_b [2] $ (((!\U_VGA|counters:U_CHRY|c [3]) # (!\U_TEXT|altsyncram_component|auto_generated|q_b [0]))) ) + ( \U_VGA|Add2~6 
//  ))
// \U_VGA|Add2~10  = CARRY(( \U_TEXT|altsyncram_component|auto_generated|q_b [1] ) + ( !\U_TEXT|altsyncram_component|auto_generated|q_b [2] $ (((!\U_VGA|counters:U_CHRY|c [3]) # (!\U_TEXT|altsyncram_component|auto_generated|q_b [0]))) ) + ( \U_VGA|Add2~6  ))

	.dataa(!\U_VGA|counters:U_CHRY|c [3]),
	.datab(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U_TEXT|altsyncram_component|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~9_sumout ),
	.cout(\U_VGA|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~9 .extended_lut = "off";
defparam \U_VGA|Add2~9 .lut_mask = 64'h0000E1E1000000FF;
defparam \U_VGA|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N9
cyclonev_lcell_comb \U_VGA|Add2~13 (
// Equation(s):
// \U_VGA|Add2~13_sumout  = SUM(( \U_TEXT|altsyncram_component|auto_generated|q_b [3] ) + ( (\U_TEXT|altsyncram_component|auto_generated|q_b [2] & ((!\U_VGA|counters:U_CHRY|c [3]) # (!\U_TEXT|altsyncram_component|auto_generated|q_b [0]))) ) + ( 
// \U_VGA|Add2~10  ))
// \U_VGA|Add2~14  = CARRY(( \U_TEXT|altsyncram_component|auto_generated|q_b [3] ) + ( (\U_TEXT|altsyncram_component|auto_generated|q_b [2] & ((!\U_VGA|counters:U_CHRY|c [3]) # (!\U_TEXT|altsyncram_component|auto_generated|q_b [0]))) ) + ( \U_VGA|Add2~10  ))

	.dataa(!\U_VGA|counters:U_CHRY|c [3]),
	.datab(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U_TEXT|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~13_sumout ),
	.cout(\U_VGA|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~13 .extended_lut = "off";
defparam \U_VGA|Add2~13 .lut_mask = 64'h0000F1F1000000FF;
defparam \U_VGA|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\U_VGA|Add1~29_sumout ,\U_VGA|Add1~25_sumout ,\U_VGA|Add1~21_sumout ,\U_VGA|Add1~17_sumout ,\U_VGA|Add1~13_sumout ,\U_VGA|Add1~9_sumout ,\U_VGA|Add1~5_sumout ,\U_VGA|Add1~1_sumout ,\U_VGA|counters:U_SCRX|c [3],\U_VGA|counters:U_SCRX|c [2],
\U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q ,\U_VGA|counters:U_SCRX|c [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .init_file = "ram.mif";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_test_ram:U_TEXT|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated|ALTSYNCRAM";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N12
cyclonev_lcell_comb \U_VGA|Add2~17 (
// Equation(s):
// \U_VGA|Add2~17_sumout  = SUM(( \U_TEXT|altsyncram_component|auto_generated|q_b [3] ) + ( !\U_TEXT|altsyncram_component|auto_generated|q_b [4] $ (((!\U_TEXT|altsyncram_component|auto_generated|q_b [0]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b 
// [2]) # (!\U_VGA|counters:U_CHRY|c [3])))) ) + ( \U_VGA|Add2~14  ))
// \U_VGA|Add2~18  = CARRY(( \U_TEXT|altsyncram_component|auto_generated|q_b [3] ) + ( !\U_TEXT|altsyncram_component|auto_generated|q_b [4] $ (((!\U_TEXT|altsyncram_component|auto_generated|q_b [0]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b [2]) # 
// (!\U_VGA|counters:U_CHRY|c [3])))) ) + ( \U_VGA|Add2~14  ))

	.dataa(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\U_TEXT|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U_TEXT|altsyncram_component|auto_generated|q_b [3]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRY|c [3]),
	.datag(gnd),
	.cin(\U_VGA|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~17_sumout ),
	.cout(\U_VGA|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~17 .extended_lut = "off";
defparam \U_VGA|Add2~17 .lut_mask = 64'h0000CCC9000000FF;
defparam \U_VGA|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N15
cyclonev_lcell_comb \U_VGA|Add2~21 (
// Equation(s):
// \U_VGA|Add2~21_sumout  = SUM(( (\U_TEXT|altsyncram_component|auto_generated|q_b [4] & ((!\U_TEXT|altsyncram_component|auto_generated|q_b [0]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b [2]) # (!\U_VGA|counters:U_CHRY|c [3])))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [5] ) + ( \U_VGA|Add2~18  ))
// \U_VGA|Add2~22  = CARRY(( (\U_TEXT|altsyncram_component|auto_generated|q_b [4] & ((!\U_TEXT|altsyncram_component|auto_generated|q_b [0]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b [2]) # (!\U_VGA|counters:U_CHRY|c [3])))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [5] ) + ( \U_VGA|Add2~18  ))

	.dataa(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datab(!\U_TEXT|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U_VGA|counters:U_CHRY|c [3]),
	.datae(gnd),
	.dataf(!\U_TEXT|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(\U_VGA|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~21_sumout ),
	.cout(\U_VGA|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~21 .extended_lut = "off";
defparam \U_VGA|Add2~21 .lut_mask = 64'h0000FF0000003332;
defparam \U_VGA|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout }),
	.portbaddr({\U_VGA|Add1~29_sumout ,\U_VGA|Add1~25_sumout ,\U_VGA|Add1~21_sumout ,\U_VGA|Add1~17_sumout ,\U_VGA|Add1~13_sumout ,\U_VGA|Add1~9_sumout ,\U_VGA|Add1~5_sumout ,\U_VGA|Add1~1_sumout ,\U_VGA|counters:U_SCRX|c [3],\U_VGA|counters:U_SCRX|c [2],
\U_VGA|counters:U_SCRX|c[1]~DUPLICATE_q ,\U_VGA|counters:U_SCRX|c [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\U_TEXT|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .init_file = "ram.mif";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_test_ram:U_TEXT|altsyncram:altsyncram_component|altsyncram_hh34:auto_generated|ALTSYNCRAM";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 4096;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_TEXT|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y57_N21
cyclonev_lcell_comb \U_VGA|Add3~0 (
// Equation(s):
// \U_VGA|Add3~0_combout  = ( \U_TEXT|altsyncram_component|auto_generated|q_b [0] & ( \U_VGA|counters:U_CHRY|c [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_CHRY|c [3]),
	.datae(gnd),
	.dataf(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add3~0 .extended_lut = "off";
defparam \U_VGA|Add3~0 .lut_mask = 64'h0000000000FF00FF;
defparam \U_VGA|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N18
cyclonev_lcell_comb \U_VGA|Add2~25 (
// Equation(s):
// \U_VGA|Add2~25_sumout  = SUM(( !\U_TEXT|altsyncram_component|auto_generated|q_b [6] $ (((!\U_TEXT|altsyncram_component|auto_generated|q_b [4]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b [2]) # (!\U_VGA|Add3~0_combout )))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [5] ) + ( \U_VGA|Add2~22  ))
// \U_VGA|Add2~26  = CARRY(( !\U_TEXT|altsyncram_component|auto_generated|q_b [6] $ (((!\U_TEXT|altsyncram_component|auto_generated|q_b [4]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b [2]) # (!\U_VGA|Add3~0_combout )))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [5] ) + ( \U_VGA|Add2~22  ))

	.dataa(!\U_TEXT|altsyncram_component|auto_generated|q_b [6]),
	.datab(!\U_TEXT|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U_VGA|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\U_TEXT|altsyncram_component|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(\U_VGA|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~25_sumout ),
	.cout(\U_VGA|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~25 .extended_lut = "off";
defparam \U_VGA|Add2~25 .lut_mask = 64'h0000FF0000005556;
defparam \U_VGA|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N36
cyclonev_lcell_comb \U_VGA|Add3~1 (
// Equation(s):
// \U_VGA|Add3~1_combout  = ( \U_TEXT|altsyncram_component|auto_generated|q_b [2] & ( (\U_VGA|counters:U_CHRY|c [3] & \U_TEXT|altsyncram_component|auto_generated|q_b [0]) ) )

	.dataa(!\U_VGA|counters:U_CHRY|c [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_TEXT|altsyncram_component|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add3~1 .extended_lut = "off";
defparam \U_VGA|Add3~1 .lut_mask = 64'h0000000000550055;
defparam \U_VGA|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N21
cyclonev_lcell_comb \U_VGA|Add2~29 (
// Equation(s):
// \U_VGA|Add2~29_sumout  = SUM(( (\U_TEXT|altsyncram_component|auto_generated|q_b [6] & ((!\U_TEXT|altsyncram_component|auto_generated|q_b [4]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b [2]) # (!\U_VGA|Add3~1_combout )))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [7] ) + ( \U_VGA|Add2~26  ))
// \U_VGA|Add2~30  = CARRY(( (\U_TEXT|altsyncram_component|auto_generated|q_b [6] & ((!\U_TEXT|altsyncram_component|auto_generated|q_b [4]) # ((!\U_TEXT|altsyncram_component|auto_generated|q_b [2]) # (!\U_VGA|Add3~1_combout )))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [7] ) + ( \U_VGA|Add2~26  ))

	.dataa(!\U_TEXT|altsyncram_component|auto_generated|q_b [6]),
	.datab(!\U_TEXT|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datad(!\U_VGA|Add3~1_combout ),
	.datae(gnd),
	.dataf(!\U_TEXT|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(\U_VGA|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~29_sumout ),
	.cout(\U_VGA|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~29 .extended_lut = "off";
defparam \U_VGA|Add2~29 .lut_mask = 64'h0000FF0000005554;
defparam \U_VGA|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N24
cyclonev_lcell_comb \U_VGA|Add2~33 (
// Equation(s):
// \U_VGA|Add2~33_sumout  = SUM(( (\U_TEXT|altsyncram_component|auto_generated|q_b [2] & (\U_TEXT|altsyncram_component|auto_generated|q_b [4] & (\U_TEXT|altsyncram_component|auto_generated|q_b [6] & \U_VGA|Add3~1_combout ))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [7] ) + ( \U_VGA|Add2~30  ))
// \U_VGA|Add2~34  = CARRY(( (\U_TEXT|altsyncram_component|auto_generated|q_b [2] & (\U_TEXT|altsyncram_component|auto_generated|q_b [4] & (\U_TEXT|altsyncram_component|auto_generated|q_b [6] & \U_VGA|Add3~1_combout ))) ) + ( 
// \U_TEXT|altsyncram_component|auto_generated|q_b [7] ) + ( \U_VGA|Add2~30  ))

	.dataa(!\U_TEXT|altsyncram_component|auto_generated|q_b [2]),
	.datab(!\U_TEXT|altsyncram_component|auto_generated|q_b [4]),
	.datac(!\U_TEXT|altsyncram_component|auto_generated|q_b [6]),
	.datad(!\U_VGA|Add3~1_combout ),
	.datae(gnd),
	.dataf(!\U_TEXT|altsyncram_component|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(\U_VGA|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~33_sumout ),
	.cout(\U_VGA|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~33 .extended_lut = "off";
defparam \U_VGA|Add2~33 .lut_mask = 64'h0000FF0000000001;
defparam \U_VGA|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N27
cyclonev_lcell_comb \U_VGA|Add2~37 (
// Equation(s):
// \U_VGA|Add2~37_sumout  = SUM(( GND ) + ( GND ) + ( \U_VGA|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\U_VGA|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U_VGA|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|Add2~37 .extended_lut = "off";
defparam \U_VGA|Add2~37 .lut_mask = 64'h0000FFFF00000000;
defparam \U_VGA|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \U_FONT|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\U_VGA|Add2~37_sumout ,\U_VGA|Add2~33_sumout ,\U_VGA|Add2~29_sumout ,\U_VGA|Add2~25_sumout ,\U_VGA|Add2~21_sumout ,\U_VGA|Add2~17_sumout ,\U_VGA|Add2~13_sumout ,\U_VGA|Add2~9_sumout ,\U_VGA|Add2~5_sumout ,\U_VGA|Add2~1_sumout ,\U_VGA|counters:U_CHRY|c [1],
\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_FONT|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .init_file = "lat0-12.mif";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_test_rom:U_FONT|altsyncram:altsyncram_component|altsyncram_q224:auto_generated|ALTSYNCRAM";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "C30000EBABACC300340C00000C000F0C00340C00380ED300014C500C03280C031C0C032D0C03340C031E0AA91C0C033F0D57280D572D0D57340D571E0C33280C332D0C33340C3307E700C00D75C00D333B0D33280D331C0D330F0D332D0D331EAAA2AAAAA300AAA2AAAAA3000032AA0033000032AA003300AAAAAAAAAB00AAAAAAAAAB00003AAA003F00003AAA00C000555D55555C00555D55555C00000D55000C00000D55000C00555555555400555555555400000555000400000555000030C2F3C00D5E8A095600095558006E40000CEB000FFC0ED338001400055D5C0C00000CB0CE000E6C000F6C0C5D400000EC0000030CAEB3000C00000C0000E6C000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "0CEB0C6A930C7338C0C3830C30CE05DDE80EBBAC0BAEAC0755D07F514030000005000C0EEAEC0D7A840C000A0C000B0C000D0C00070CB50C00BE000C00CA0C00C70C00CB0C00CD0C00C7001E070EAEAC0D55CA0D55CB0D55CD0D55C10EBACA0EBACB0EBACD0EBAC1C7802C055D5700C33B00C2CA00C2C700C33B00C2CD00C2C70D7A8A00001C0D515C055554015D500ED300C3000002F8000B50000780000C000007FFFC0C73000EA900430300EBA9000C03000AA900005E0007FFFC0ABAA8C004000D57140AAEA8C303000FFFF40C33000C03040C03000EABA80D3300000015C000000000B40C000C001E000EAAAC0C2D0C0D5EA800BF8000B5400780000C00";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "000D555C0C0E0C0ABEAC0D000C0EAEAC0C000C001E800057800EAAAC001F400D555C0D555C000C000C000C0EAEAC0EAEAC0EAAAC0E002C0EAEAC00302C0C550C05140C0B407800330001E2D01000000000000C0C0C0C0C0C0FFD0C0C0C0C0C0C0C0032D00C0C0C0CB40C0D55740C040C00B400050000000C00100000005D4000BF800D001C01FFD00000450C3FEC02D280075F740BAB8000007C0517F400000002AB0000EEC000AE8007D5F400EEC0004C4007D5540555F402FFE000FFC000BF000331E0033D000032503AA060000000FFFFFF000FFFFFF000FFFFFFEEEEEE9999992222222BB3002BB3032BB02300303001FFD00955800955560071C03AEB53";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \U_FONT|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\U_VGA|Add2~37_sumout ,\U_VGA|Add2~33_sumout ,\U_VGA|Add2~29_sumout ,\U_VGA|Add2~25_sumout ,\U_VGA|Add2~21_sumout ,\U_VGA|Add2~17_sumout ,\U_VGA|Add2~13_sumout ,\U_VGA|Add2~9_sumout ,\U_VGA|Add2~5_sumout ,\U_VGA|Add2~1_sumout ,\U_VGA|counters:U_CHRY|c [1],
\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_FONT|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .init_file = "lat0-12.mif";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_test_rom:U_FONT|altsyncram:altsyncram_component|altsyncram_q224:auto_generated|ALTSYNCRAM";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "D5D51402FE00D5D50B07FF3C07FF3807FF0B07FF000D7F00028CA00D573C0D57340D57380D570B0D57200557340D57E20EAA3C0EAA1E0EAA0B0EAA200D373C0D37380D370B0D3738BB41C00EBAC007FE2E07FE3C07FE3407FE3807FE0207FE20FFF3FFFFF300FFFFFFFFFF000033FF003300003FFF003F00FFF3FFFFF300FFFFFFFFFF000033FF003300003FFF00C000AAAEAAAAAC00AAAAAAAAA800000EAA000C00000AAA000800AAAEAAAAAC00AAAAAAAAA800000EAA000C00000AAA000030D400000EAD450EBB000FABAC00B780000CBE0008000C2F2C0028000AAAAC07FF000D2DCB000BB8000CB80CAE800000B80000030C5963000C00015C00007B4000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "0CFF0C90630DC72CD7D7170D71CB0AEED40C220C0D40380341C0BFA2803000000D5D5C00D5C00EB54B0D554F0D554E0D55420D55480D57DC00EB000D55CF0D55CD0D55CE0D55C20D55C805F54D0B55780EAAC50EAAC70EAAC20EAACE0D31CF0D31CE0D31C20D31CEBB501C0EAEAB05D72E05D78F05D78D05D72E05D78205D7880EB54500003402AEA00AAAA80EA2AC0C2F00D5D50007AD000F550002D50007FF000D03000DC700000700FFFD000357000D5700055700055F0009000005ED00BFFCF00EAA28055700D75D00080C1C0D37000FFFFC0D07000D570007FE000000EFC000000000780FFFFC01E0000C000C0D02DC0EAD5405EAD405F55402D5540D55";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "540EAAAC0D781C05ED5C1D555C000D5C0D555C07F5540557D40D000005E0B402AAAC0EAAAC055D540D705C000C1C0D0C1C0B55780D001C0D5D5C0575780CFF5C0A2B5C00B7800033000E002C2FC3C003C3C00D5D5C0D5D5C0002DC0D5C1C0D5C0C0FFFFC0D5D5C0D0B5C0EAAA80D555C000B400A0000000C002FC00000AE8000EEC002FFE00E002C0000BF07F2B8052D000378700FFFC00000540A2BF800000003FF00000D5400BF800BEAF8000C0000BF800BEAA80AAAF8003F0003FFF0003BD0033E000332D02AB00A3002AAFFFFFF000000000FFFFFF000FFFFFFBBBBBB9999998888880232000732020230022AB2AA00BF800EBAC00EAEAB00D34035D4A3";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \U_FONT|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\U_VGA|Add2~37_sumout ,\U_VGA|Add2~33_sumout ,\U_VGA|Add2~29_sumout ,\U_VGA|Add2~25_sumout ,\U_VGA|Add2~21_sumout ,\U_VGA|Add2~17_sumout ,\U_VGA|Add2~13_sumout ,\U_VGA|Add2~9_sumout ,\U_VGA|Add2~5_sumout ,\U_VGA|Add2~1_sumout ,\U_VGA|counters:U_CHRY|c [1],
\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_FONT|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lat0-12.mif";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_test_rom:U_FONT|altsyncram:altsyncram_component|altsyncram_q224:auto_generated|ALTSYNCRAM";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "2AAA280000002AAA0008000008000008000008000002AA0000080002A80002A80802A80002A80002A8000AA80802AA000000000000200000000000000228000228000228000228000082000B3F8008000008000008000808000008000008000000330000330000000000000000330000330000000000000000330000330000000000000000330000330000000000C000000C00000C00000000000000000C00000C00000000000000000C00000C00000000000000000C00000C0000000000003028000000028A0228000B43F80008000000000000000A02000000000FFFFC0800000A828000000000000008080000000000000309555600080002A80000808000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "088009555602080028282802820000082802002002800000820000000028000002A2A0002A00000A8002AA8002AA8002AA8002AA8002AAA800000002AA0002AA0202AA0002AA0002AA000AAA8200AA8000000A0000080000000000000A02800A02800A02800A028000A0200808020AA8000AA8000AA8020AA8000AA8000AA800000A8A0000080008000000000800080A02002AAA0008020002AA00002A0008000002000002080000080080020000A80002A8000AA8000AA8000000000A02000000000000000AA8002AAA0000002002280008000002080002A800080000000000C000000000800000000200000000000A80280002A80A00280AAAA8002AA802AA";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "A80000280280200A02A022AAA00002A002AAA00AAAA80AAAA80A80000A00080000000000000AAAA802A0A00000280A002800AA8002002002A2A00AAA80082AA00000A000080000220000000000000000000002AAA002A2A000002802A02002A00800200002A2A00A00A008000002AAA00000800000000008000000000008000008000000000000000000000828000A0280008080020200000028000000000000000800000AA80008000080800008000008000080000000800008000AAAA8002220022000022020002000200000FFFFFF000000000FFFFFF000FFFFFFEEEEEE9999992222220020002280000020000020000008000B3F800808020020802FFF5E";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N6
cyclonev_lcell_comb \U_VGA|U_LOSR|data[6]~1 (
// Equation(s):
// \U_VGA|U_LOSR|data[6]~1_combout  = ( \U_VGA|Equal5~0_combout  & ( \U_VGA|counters:U_HCTR|c [9] ) ) # ( !\U_VGA|Equal5~0_combout  & ( \U_VGA|counters:U_HCTR|c [9] & ( (\U_VGA|blank~1_combout  & (!\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q  & 
// ((!\U_VGA|counters:U_HCTR|c [7]) # (\U_VGA|blank~0_combout )))) ) ) ) # ( \U_VGA|Equal5~0_combout  & ( !\U_VGA|counters:U_HCTR|c [9] ) ) # ( !\U_VGA|Equal5~0_combout  & ( !\U_VGA|counters:U_HCTR|c [9] & ( (\U_VGA|blank~1_combout  & 
// ((!\U_VGA|blank~0_combout ) # ((\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q ) # (\U_VGA|counters:U_HCTR|c [7])))) ) ) )

	.dataa(!\U_VGA|blank~0_combout ),
	.datab(!\U_VGA|blank~1_combout ),
	.datac(!\U_VGA|counters:U_HCTR|c [7]),
	.datad(!\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q ),
	.datae(!\U_VGA|Equal5~0_combout ),
	.dataf(!\U_VGA|counters:U_HCTR|c [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[6]~1 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data[6]~1 .lut_mask = 64'h2333FFFF3100FFFF;
defparam \U_VGA|U_LOSR|data[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N45
cyclonev_lcell_comb \U_VGA|U_LOSR|data~8 (
// Equation(s):
// \U_VGA|U_LOSR|data~8_combout  = ( \U_FONT|altsyncram_component|auto_generated|q_a [0] & ( \U_VGA|U_LOSR|data[6]~1_combout  & ( \U_VGA|Equal5~0_combout  ) ) ) # ( \U_FONT|altsyncram_component|auto_generated|q_a [0] & ( !\U_VGA|U_LOSR|data[6]~1_combout  & ( 
// (\U_VGA|U_LOSR|data [0]) # (\U_VGA|Equal5~0_combout ) ) ) ) # ( !\U_FONT|altsyncram_component|auto_generated|q_a [0] & ( !\U_VGA|U_LOSR|data[6]~1_combout  & ( \U_VGA|U_LOSR|data [0] ) ) )

	.dataa(!\U_VGA|Equal5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U_VGA|U_LOSR|data [0]),
	.datae(!\U_FONT|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\U_VGA|U_LOSR|data[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~8 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~8 .lut_mask = 64'h00FF55FF00005555;
defparam \U_VGA|U_LOSR|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N43
dffeas \U_VGA|U_LOSR|data[0] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|U_LOSR|data~8_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[0] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N39
cyclonev_lcell_comb \U_VGA|U_LOSR|data~7 (
// Equation(s):
// \U_VGA|U_LOSR|data~7_combout  = ( \U_VGA|U_LOSR|data [0] & ( \U_FONT|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\U_VGA|U_LOSR|data [0] & ( \U_FONT|altsyncram_component|auto_generated|q_a [1] & ( (\U_VGA|counters:U_CHRX|c [2] & 
// (\U_VGA|counters:U_CHRX|c [0] & \U_VGA|counters:U_CHRX|c [1])) ) ) ) # ( \U_VGA|U_LOSR|data [0] & ( !\U_FONT|altsyncram_component|auto_generated|q_a [1] & ( (!\U_VGA|counters:U_CHRX|c [2]) # ((!\U_VGA|counters:U_CHRX|c [0]) # (!\U_VGA|counters:U_CHRX|c 
// [1])) ) ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [2]),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_CHRX|c [0]),
	.datad(!\U_VGA|counters:U_CHRX|c [1]),
	.datae(!\U_VGA|U_LOSR|data [0]),
	.dataf(!\U_FONT|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~7 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~7 .lut_mask = 64'h0000FFFA0005FFFF;
defparam \U_VGA|U_LOSR|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N40
dffeas \U_VGA|U_LOSR|data[1] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|U_LOSR|data~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|U_LOSR|data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[1] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N21
cyclonev_lcell_comb \U_VGA|U_LOSR|data~6 (
// Equation(s):
// \U_VGA|U_LOSR|data~6_combout  = ( \U_VGA|U_LOSR|data [1] & ( (!\U_VGA|counters:U_CHRX|c [1]) # ((!\U_VGA|counters:U_CHRX|c [2]) # ((!\U_VGA|counters:U_CHRX|c [0]) # (\U_FONT|altsyncram_component|auto_generated|q_a [2]))) ) ) # ( !\U_VGA|U_LOSR|data [1] & 
// ( (\U_VGA|counters:U_CHRX|c [1] & (\U_VGA|counters:U_CHRX|c [2] & (\U_VGA|counters:U_CHRX|c [0] & \U_FONT|altsyncram_component|auto_generated|q_a [2]))) ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [1]),
	.datab(!\U_VGA|counters:U_CHRX|c [2]),
	.datac(!\U_VGA|counters:U_CHRX|c [0]),
	.datad(!\U_FONT|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\U_VGA|U_LOSR|data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~6 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~6 .lut_mask = 64'h00010001FEFFFEFF;
defparam \U_VGA|U_LOSR|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N23
dffeas \U_VGA|U_LOSR|data[2] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|U_LOSR|data~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|U_LOSR|data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[2] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N18
cyclonev_lcell_comb \U_VGA|U_LOSR|data~5 (
// Equation(s):
// \U_VGA|U_LOSR|data~5_combout  = ( \U_FONT|altsyncram_component|auto_generated|q_a [3] & ( ((\U_VGA|counters:U_CHRX|c [1] & (\U_VGA|counters:U_CHRX|c [2] & \U_VGA|counters:U_CHRX|c [0]))) # (\U_VGA|U_LOSR|data [2]) ) ) # ( 
// !\U_FONT|altsyncram_component|auto_generated|q_a [3] & ( (\U_VGA|U_LOSR|data [2] & ((!\U_VGA|counters:U_CHRX|c [1]) # ((!\U_VGA|counters:U_CHRX|c [2]) # (!\U_VGA|counters:U_CHRX|c [0])))) ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [1]),
	.datab(!\U_VGA|counters:U_CHRX|c [2]),
	.datac(!\U_VGA|U_LOSR|data [2]),
	.datad(!\U_VGA|counters:U_CHRX|c [0]),
	.datae(gnd),
	.dataf(!\U_FONT|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~5 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~5 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \U_VGA|U_LOSR|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N10
dffeas \U_VGA|U_LOSR|data[3] (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|U_LOSR|data~5_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_VGA|U_LOSR|data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[3] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N33
cyclonev_lcell_comb \U_VGA|U_LOSR|data~4 (
// Equation(s):
// \U_VGA|U_LOSR|data~4_combout  = ( \U_VGA|counters:U_CHRX|c [0] & ( (!\U_VGA|counters:U_CHRX|c [1] & (((\U_VGA|U_LOSR|data [3])))) # (\U_VGA|counters:U_CHRX|c [1] & ((!\U_VGA|counters:U_CHRX|c [2] & ((\U_VGA|U_LOSR|data [3]))) # (\U_VGA|counters:U_CHRX|c 
// [2] & (\U_FONT|altsyncram_component|auto_generated|q_a [4])))) ) ) # ( !\U_VGA|counters:U_CHRX|c [0] & ( \U_VGA|U_LOSR|data [3] ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [1]),
	.datab(!\U_VGA|counters:U_CHRX|c [2]),
	.datac(!\U_FONT|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\U_VGA|U_LOSR|data [3]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRX|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~4 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~4 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \U_VGA|U_LOSR|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N35
dffeas \U_VGA|U_LOSR|data[4] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|U_LOSR|data~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|U_LOSR|data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[4] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N30
cyclonev_lcell_comb \U_VGA|U_LOSR|data~3 (
// Equation(s):
// \U_VGA|U_LOSR|data~3_combout  = ( \U_VGA|counters:U_CHRX|c [0] & ( (!\U_VGA|counters:U_CHRX|c [1] & (((\U_VGA|U_LOSR|data [4])))) # (\U_VGA|counters:U_CHRX|c [1] & ((!\U_VGA|counters:U_CHRX|c [2] & (\U_VGA|U_LOSR|data [4])) # (\U_VGA|counters:U_CHRX|c [2] 
// & ((\U_FONT|altsyncram_component|auto_generated|q_a [5]))))) ) ) # ( !\U_VGA|counters:U_CHRX|c [0] & ( \U_VGA|U_LOSR|data [4] ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [1]),
	.datab(!\U_VGA|counters:U_CHRX|c [2]),
	.datac(!\U_VGA|U_LOSR|data [4]),
	.datad(!\U_FONT|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRX|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~3 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~3 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \U_VGA|U_LOSR|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N31
dffeas \U_VGA|U_LOSR|data[5] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|U_LOSR|data~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|U_LOSR|data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[5] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \U_FONT|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk25MHz~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\U_VGA|Add2~37_sumout ,\U_VGA|Add2~33_sumout ,\U_VGA|Add2~29_sumout ,\U_VGA|Add2~25_sumout ,\U_VGA|Add2~21_sumout ,\U_VGA|Add2~17_sumout ,\U_VGA|Add2~13_sumout ,\U_VGA|Add2~9_sumout ,\U_VGA|Add2~5_sumout ,\U_VGA|Add2~1_sumout ,\U_VGA|counters:U_CHRY|c [1],
\U_VGA|counters:U_CHRY|c[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U_FONT|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .init_file = "lat0-12.mif";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_test_rom:U_FONT|altsyncram:altsyncram_component|altsyncram_q224:auto_generated|ALTSYNCRAM";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "71FF3CD5555C71FF0007FF3C07FF3407FF0007FF070FFD0000040007FD1407FD3407FD1007FD0007FD0105573407FD1100001400001000000000000107FD1407FD1007FD0007FD0011FF4007D34007D10407D11407D13407D13407D11007D10155735555730055735555730000335500330000335500330055555555550055555555550000155500000000155500C000000C00000C00000C00000C00000C00000C00000C00000C000000000000000000000000000000000000000000000000307D000000014507FD0007FFF400D1C00004140004100D0B040000000007F4FFFF000F43C100011000041004040000001000000306AAA9000400000400001D0000";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "041406AAA9071D047C7D7D071F41000414017750075D5001FF400000003800002FFFF40D555C00054007FFC507FFC407FFC007FFC00FFFF400410007FF4507FF4D07FF4407FF4007FF400FFFCD0D5D5C0000050000040000000000000D55C50D55C40D55C00D55C0307FD00FFFFD0FFD040FFD050FFD0D0FFD040FFD000FFD000005450000340400040000000004000D0B0071FF000D070007FF00007F0007FF00000300071D000D570001FD00D5570007FD000557000FFD000000040D555C7C00000000000D555C71FD00040C0007FD0007FD0007FD000D555C07D100000000C000000000400400040001C00555540FD0BC0001540F407C0FFFFC007FFC07FF";
defparam \U_FONT|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FC0000140701F40D555C07FFF40D555C07FFF40FFFFC0FFFFC0D555C0FFFFC07C0000000000FFFFC07FFF40D555C0D555C0D555C01FFD00D555C0FFFD007FFF40000F4040004003300001D000000000000000707F407F7F400003C07FFF4070FFC003D000700340F40F404001007FFF4034000000000000C00000000000400004C4000000000000000000007F4100D014001C1D00757400000000000000000000155C0001D00001D00004040001D00000C000040000000400BFFF8001D0003730001101001100000005A0002AE000000FFFFFF000FFFFFF000FFFFFFBBBBBB9999998888880003AA0001A90002BB0002BA001D0007FF4007FFFD00D3401FFFAD";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N27
cyclonev_lcell_comb \U_VGA|U_LOSR|data~2 (
// Equation(s):
// \U_VGA|U_LOSR|data~2_combout  = ( \U_VGA|counters:U_CHRX|c [0] & ( (!\U_VGA|counters:U_CHRX|c [1] & (((\U_VGA|U_LOSR|data [5])))) # (\U_VGA|counters:U_CHRX|c [1] & ((!\U_VGA|counters:U_CHRX|c [2] & (\U_VGA|U_LOSR|data [5])) # (\U_VGA|counters:U_CHRX|c [2] 
// & ((\U_FONT|altsyncram_component|auto_generated|q_a [6]))))) ) ) # ( !\U_VGA|counters:U_CHRX|c [0] & ( \U_VGA|U_LOSR|data [5] ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [1]),
	.datab(!\U_VGA|counters:U_CHRX|c [2]),
	.datac(!\U_VGA|U_LOSR|data [5]),
	.datad(!\U_FONT|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRX|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~2 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~2 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \U_VGA|U_LOSR|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N28
dffeas \U_VGA|U_LOSR|data[6] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|U_LOSR|data~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|U_LOSR|data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[6] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N24
cyclonev_lcell_comb \U_VGA|U_LOSR|data~0 (
// Equation(s):
// \U_VGA|U_LOSR|data~0_combout  = ( \U_VGA|counters:U_CHRX|c [0] & ( (!\U_VGA|counters:U_CHRX|c [1] & (((\U_VGA|U_LOSR|data [6])))) # (\U_VGA|counters:U_CHRX|c [1] & ((!\U_VGA|counters:U_CHRX|c [2] & (\U_VGA|U_LOSR|data [6])) # (\U_VGA|counters:U_CHRX|c [2] 
// & ((\U_FONT|altsyncram_component|auto_generated|q_a [7]))))) ) ) # ( !\U_VGA|counters:U_CHRX|c [0] & ( \U_VGA|U_LOSR|data [6] ) )

	.dataa(!\U_VGA|counters:U_CHRX|c [1]),
	.datab(!\U_VGA|counters:U_CHRX|c [2]),
	.datac(!\U_VGA|U_LOSR|data [6]),
	.datad(!\U_FONT|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_CHRX|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|U_LOSR|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|U_LOSR|data~0 .extended_lut = "off";
defparam \U_VGA|U_LOSR|data~0 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \U_VGA|U_LOSR|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N26
dffeas \U_VGA|U_LOSR|data[7] (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|U_LOSR|data~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_VGA|U_LOSR|data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|U_LOSR|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|U_LOSR|data[7] .is_wysiwyg = "true";
defparam \U_VGA|U_LOSR|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N36
cyclonev_lcell_comb \U_VGA|G_int (
// Equation(s):
// \U_VGA|G_int~combout  = ( \U_VGA|U_LOSR|data [7] & ( (\U_VGA|blank~2_combout  & ((!\U_VGA|y~0_combout ) # ((!\U_VGA|y~3_combout ) # (\U_VGA|counters:U_SCRY|c [3])))) ) ) # ( !\U_VGA|U_LOSR|data [7] & ( (\U_VGA|y~0_combout  & (!\U_VGA|counters:U_SCRY|c [3] 
// & (\U_VGA|y~3_combout  & \U_VGA|blank~2_combout ))) ) )

	.dataa(!\U_VGA|y~0_combout ),
	.datab(!\U_VGA|counters:U_SCRY|c [3]),
	.datac(!\U_VGA|y~3_combout ),
	.datad(!\U_VGA|blank~2_combout ),
	.datae(gnd),
	.dataf(!\U_VGA|U_LOSR|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|G_int~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|G_int .extended_lut = "off";
defparam \U_VGA|G_int .lut_mask = 64'h0004000400FB00FB;
defparam \U_VGA|G_int .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N37
dffeas \U_VGA|G (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|G_int~combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|G~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|G .is_wysiwyg = "true";
defparam \U_VGA|G .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N33
cyclonev_lcell_comb \U_VGA|process_0~1 (
// Equation(s):
// \U_VGA|process_0~1_combout  = ( \U_VGA|counters:U_HCTR|c [7] & ( (!\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q  & \U_VGA|counters:U_HCTR|c [9]) ) )

	.dataa(!\U_VGA|counters:U_HCTR|c[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\U_VGA|counters:U_HCTR|c [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|process_0~1 .extended_lut = "off";
defparam \U_VGA|process_0~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \U_VGA|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y56_N13
dffeas \U_VGA|counters:U_HCTR|c[1]~DUPLICATE (
	.clk(\clk25MHz~q ),
	.d(\U_VGA|counters:U_HCTR|c~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|counters:U_HCTR|c[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|counters:U_HCTR|c[1]~DUPLICATE .is_wysiwyg = "true";
defparam \U_VGA|counters:U_HCTR|c[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N30
cyclonev_lcell_comb \U_VGA|process_0~0 (
// Equation(s):
// \U_VGA|process_0~0_combout  = ( \U_VGA|counters:U_HCTR|c[1]~DUPLICATE_q  & ( \U_VGA|counters:U_HCTR|c [2] ) ) # ( !\U_VGA|counters:U_HCTR|c[1]~DUPLICATE_q  & ( (\U_VGA|counters:U_HCTR|c [0] & \U_VGA|counters:U_HCTR|c [2]) ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_HCTR|c [0]),
	.datac(!\U_VGA|counters:U_HCTR|c [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U_VGA|counters:U_HCTR|c[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|process_0~0 .extended_lut = "off";
defparam \U_VGA|process_0~0 .lut_mask = 64'h030303030F0F0F0F;
defparam \U_VGA|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N48
cyclonev_lcell_comb \U_VGA|process_0~2 (
// Equation(s):
// \U_VGA|process_0~2_combout  = ( \U_VGA|counters:U_HCTR|c [6] & ( \U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|process_0~1_combout  & ((!\U_VGA|counters:U_HCTR|c [5]) # (!\U_VGA|counters:U_HCTR|c [4]))) ) ) ) # ( !\U_VGA|counters:U_HCTR|c [6] & ( 
// \U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|process_0~1_combout  & ((\U_VGA|counters:U_HCTR|c [4]) # (\U_VGA|counters:U_HCTR|c [5]))) ) ) ) # ( \U_VGA|counters:U_HCTR|c [6] & ( !\U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|process_0~1_combout  & 
// ((!\U_VGA|counters:U_HCTR|c [5]) # ((!\U_VGA|counters:U_HCTR|c [4]) # (!\U_VGA|process_0~0_combout )))) ) ) ) # ( !\U_VGA|counters:U_HCTR|c [6] & ( !\U_VGA|counters:U_HCTR|c [3] & ( (\U_VGA|process_0~1_combout  & \U_VGA|counters:U_HCTR|c [5]) ) ) )

	.dataa(!\U_VGA|process_0~1_combout ),
	.datab(!\U_VGA|counters:U_HCTR|c [5]),
	.datac(!\U_VGA|counters:U_HCTR|c [4]),
	.datad(!\U_VGA|process_0~0_combout ),
	.datae(!\U_VGA|counters:U_HCTR|c [6]),
	.dataf(!\U_VGA|counters:U_HCTR|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|process_0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|process_0~2 .extended_lut = "off";
defparam \U_VGA|process_0~2 .lut_mask = 64'h1111555415155454;
defparam \U_VGA|process_0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N17
dffeas \U_VGA|hsync_int (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|process_0~2_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|hsync_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|hsync_int .is_wysiwyg = "true";
defparam \U_VGA|hsync_int .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y55_N48
cyclonev_lcell_comb \U_VGA|process_1~0 (
// Equation(s):
// \U_VGA|process_1~0_combout  = ( \U_VGA|counters:U_VCTR|c [5] & ( \U_VGA|Equal4~0_combout  & ( (!\U_VGA|counters:U_VCTR|c [3] & !\U_VGA|counters:U_VCTR|c [1]) ) ) )

	.dataa(gnd),
	.datab(!\U_VGA|counters:U_VCTR|c [3]),
	.datac(gnd),
	.datad(!\U_VGA|counters:U_VCTR|c [1]),
	.datae(!\U_VGA|counters:U_VCTR|c [5]),
	.dataf(!\U_VGA|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U_VGA|process_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U_VGA|process_1~0 .extended_lut = "off";
defparam \U_VGA|process_1~0 .lut_mask = 64'h000000000000CC00;
defparam \U_VGA|process_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y57_N46
dffeas \U_VGA|vsync_int (
	.clk(\clk25MHz~q ),
	.d(gnd),
	.asdata(\U_VGA|process_1~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_VGA|vsync_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_VGA|vsync_int .is_wysiwyg = "true";
defparam \U_VGA|vsync_int .power_up = "low";
// synopsys translate_on

endmodule
