// Seed: 2023069862
macromodule module_0 (
    output wand id_0,
    output tri0 id_1
    , id_13,
    input tri id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    input tri1 id_7,
    output tri0 id_8
    , id_14,
    input wor id_9,
    output uwire id_10,
    input tri id_11
);
endmodule
module module_1 (
    input  wor   id_0,
    output wire  id_1,
    output logic id_2
);
  wire id_4;
  always @(negedge 1) id_2 = id_0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign id_4 = id_4;
endmodule
