Analysis & Synthesis report for project
Wed Dec 10 13:42:17 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|riscvmulti:cpu|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Port Connectivity Checks: "riscvmulti:cpu"
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Wed Dec 10 13:42:17 2025           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; project                                         ;
; Top-level Entity Name               ; top                                             ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 9388                                            ;
; Total pins                          ; 63                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0                                               ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------+---------+
; top.sv                           ; yes             ; Auto-Found SystemVerilog HDL File           ; C:/Users/844915/projeto_final_aoc/labs/projeto_final/top.sv            ;         ;
; power_on_reset.sv                ; yes             ; Auto-Found SystemVerilog HDL File           ; C:/Users/844915/projeto_final_aoc/labs/projeto_final/power_on_reset.sv ;         ;
; dec7seg.sv                       ; yes             ; Auto-Found SystemVerilog HDL File           ; C:/Users/844915/projeto_final_aoc/labs/projeto_final/dec7seg.sv        ;         ;
; riscvmulti.sv                    ; yes             ; Auto-Found SystemVerilog HDL File           ; C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscvmulti.sv     ;         ;
; mem.sv                           ; yes             ; Auto-Found SystemVerilog HDL File           ; C:/Users/844915/projeto_final_aoc/labs/projeto_final/mem.sv            ;         ;
; riscv.hex                        ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/844915/projeto_final_aoc/labs/projeto_final/riscv.hex         ;         ;
+----------------------------------+-----------------+---------------------------------------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 7002           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 5196           ;
;     -- 7 input functions                    ; 522            ;
;     -- 6 input functions                    ; 3081           ;
;     -- 5 input functions                    ; 213            ;
;     -- 4 input functions                    ; 391            ;
;     -- <=3 input functions                  ; 989            ;
;                                             ;                ;
; Dedicated logic registers                   ; 9388           ;
;                                             ;                ;
; I/O pins                                    ; 63             ;
; Total DSP Blocks                            ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 9388           ;
; Total fan-out                               ; 56073          ;
; Average fan-out                             ; 3.81           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                           ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name     ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------+--------------+
; |top                       ; 5196 (2)          ; 9388 (34)    ; 0                 ; 0          ; 63   ; 0            ; |top                    ; work         ;
;    |dec7seg:hex0|          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|dec7seg:hex0       ; work         ;
;    |dec7seg:hex1|          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|dec7seg:hex1       ; work         ;
;    |dec7seg:hex2|          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|dec7seg:hex2       ; work         ;
;    |dec7seg:hex3|          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|dec7seg:hex3       ; work         ;
;    |dec7seg:hex4|          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|dec7seg:hex4       ; work         ;
;    |dec7seg:hex5|          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|dec7seg:hex5       ; work         ;
;    |mem:ram|               ; 3800 (3800)       ; 8192 (8192)  ; 0                 ; 0          ; 0    ; 0            ; |top|mem:ram            ; work         ;
;    |power_on_reset:por|    ; 1 (1)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|power_on_reset:por ; work         ;
;    |riscvmulti:cpu|        ; 1351 (1351)       ; 1158 (1158)  ; 0                 ; 0          ; 0    ; 0            ; |top|riscvmulti:cpu     ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|riscvmulti:cpu|state                                                                                                ;
+-------------------+-------------+-----------------+------------+---------------+------------------+------------------+-------------------+
; Name              ; state.STORE ; state.WAIT_DATA ; state.LOAD ; state.EXECUTE ; state.FETCH_REGS ; state.WAIT_INSTR ; state.FETCH_INSTR ;
+-------------------+-------------+-----------------+------------+---------------+------------------+------------------+-------------------+
; state.FETCH_INSTR ; 0           ; 0               ; 0          ; 0             ; 0                ; 0                ; 0                 ;
; state.WAIT_INSTR  ; 0           ; 0               ; 0          ; 0             ; 0                ; 1                ; 1                 ;
; state.FETCH_REGS  ; 0           ; 0               ; 0          ; 0             ; 1                ; 0                ; 1                 ;
; state.EXECUTE     ; 0           ; 0               ; 0          ; 1             ; 0                ; 0                ; 1                 ;
; state.LOAD        ; 0           ; 0               ; 1          ; 0             ; 0                ; 0                ; 1                 ;
; state.WAIT_DATA   ; 0           ; 1               ; 0          ; 0             ; 0                ; 0                ; 1                 ;
; state.STORE       ; 1           ; 0               ; 0          ; 0             ; 0                ; 0                ; 1                 ;
+-------------------+-------------+-----------------+------------+---------------+------------------+------------------+-------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; riscvmulti:cpu|PC[0]                  ; Stuck at GND due to stuck port data_in ;
; riscvmulti:cpu|state~2                ; Lost fanout                            ;
; riscvmulti:cpu|state~3                ; Lost fanout                            ;
; riscvmulti:cpu|state~4                ; Lost fanout                            ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9388  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9376  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 6:1                ; 30 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |top|riscvmulti:cpu|PC[22]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|ShiftLeft0        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|ShiftLeft0        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|ShiftRight0       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|ShiftRight0       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|ShiftRight0       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|riscvmulti:cpu|comb              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|comb              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |top|riscvmulti:cpu|comb              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|riscvmulti:cpu|comb              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|ShiftRight0       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|riscvmulti:cpu|WriteMask[1]      ;
; 256:1              ; 32 bits   ; 5440 LEs      ; 5440 LEs             ; 0 LEs                  ; No         ; |top|mem:ram|Mux24                    ;
; 15:1               ; 6 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|writeBackData[1]  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|writeBackData[28] ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|writeBackData[17] ;
; 15:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|writeBackData[8]  ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|riscvmulti:cpu|writeBackData[12] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvmulti:cpu"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; halt ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Dec 10 13:41:50 2025
Info: Command: quartus_map --read_settings_files=on --source="*.sv *.v" project
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file *.sv *.v is missing
Warning (12125): Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: top
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10858): Verilog HDL warning at top.sv(11): object vaddr used but never assigned
Warning (10858): Verilog HDL warning at top.sv(11): object vdata used but never assigned
Warning (10036): Verilog HDL or VHDL warning at top.sv(13): object "vbyte" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.sv(29): object "isRAM" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at top.sv(42): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at top.sv(44): truncated value with size 32 to match size of target (24)
Warning (12125): Using design file power_on_reset.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: power_on_reset
Info (12128): Elaborating entity "power_on_reset" for hierarchy "power_on_reset:por"
Warning (10230): Verilog HDL assignment warning at power_on_reset.sv(8): truncated value with size 5 to match size of target (4)
Warning (12125): Using design file dec7seg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dec7seg
Info (12128): Elaborating entity "dec7seg" for hierarchy "dec7seg:hex0"
Warning (12125): Using design file riscvmulti.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: riscvmulti
Info (12128): Elaborating entity "riscvmulti" for hierarchy "riscvmulti:cpu"
Warning (10036): Verilog HDL or VHDL warning at riscvmulti.sv(90): object "shamt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at riscvmulti.sv(107): truncated value with size 33 to match size of target (32)
Warning (10175): Verilog HDL warning at riscvmulti.sv(238): ignoring unsupported system task
Warning (10175): Verilog HDL warning at riscvmulti.sv(241): ignoring unsupported system task
Warning (12125): Using design file mem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem
Info (12128): Elaborating entity "mem" for hierarchy "mem:ram"
Warning (10850): Verilog HDL warning at mem.sv(62): number of words (85) in memory file does not match the number of elements in the address range [0:255]
Warning (10855): Verilog HDL warning at mem.sv(62): initial value for variable RAM should be constant
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "riscvmulti:cpu|RegisterBank" is uninferred due to asynchronous read logic
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/844915/projeto_final_aoc/labs/projeto_final/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 14547 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 14484 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Wed Dec 10 13:42:17 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/844915/projeto_final_aoc/labs/projeto_final/project.map.smsg.


