
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v
# synth_design -part xc7z020clg484-3 -top SizedFIFO_a -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top SizedFIFO_a -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 248865 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 246185 ; free virtual = 314670
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v:17]
INFO: [Synth 8-6157] synthesizing module 'generic_fifo_sc_a' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v:72]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v:259]
	Parameter DATA_WIDTH bound to: 60 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v:259]
INFO: [Synth 8-6155] done synthesizing module 'generic_fifo_sc_a' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v:72]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO_a' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v:17]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246050 ; free virtual = 314543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 70.660 ; free physical = 246053 ; free virtual = 314541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.293 ; gain = 78.656 ; free physical = 246053 ; free virtual = 314541
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 86.660 ; free physical = 246026 ; free virtual = 314514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	               60 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              360 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 2     
+---RAMs : 
	              360 Bit         RAMs := 1     
Module generic_fifo_sc_a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_1/ram1/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/gb2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/wp_pl1_inferred /\fifo_1/wp_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/rp_pl1_inferred /\fifo_1/rp_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fifo_1/empty_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fifo_1/full_r_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.020 ; gain = 208.383 ; free physical = 245672 ; free virtual = 314162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram: | ram_reg    | 8 x 60(NO_CHANGE)      | W | R | 8 x 60(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.023 ; gain = 208.387 ; free physical = 245644 ; free virtual = 314134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram: | ram_reg    | 8 x 60(NO_CHANGE)      | W | R | 8 x 60(NO_CHANGE)      | W | R | Port A and B     | 0      | 2      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance fifo_1/ram1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance fifo_1/ram1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.035 ; gain = 217.398 ; free physical = 245643 ; free virtual = 314132
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245593 ; free virtual = 314083
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245593 ; free virtual = 314083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245593 ; free virtual = 314083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245593 ; free virtual = 314083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245592 ; free virtual = 314082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245592 ; free virtual = 314082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     2|
|2     |  fifo_1 |generic_fifo_sc_a |     2|
|3     |    ram1 |dual_port_ram     |     2|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245592 ; free virtual = 314082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.039 ; gain = 217.402 ; free physical = 245593 ; free virtual = 314083
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.043 ; gain = 217.402 ; free physical = 245593 ; free virtual = 314083
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.203 ; gain = 0.000 ; free physical = 245430 ; free virtual = 313920
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1787.203 ; gain = 311.664 ; free physical = 245482 ; free virtual = 313973
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2253.832 ; gain = 466.629 ; free physical = 244744 ; free virtual = 313235
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports CLK]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2253.832 ; gain = 0.000 ; free physical = 244743 ; free virtual = 313234
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2277.844 ; gain = 0.000 ; free physical = 244757 ; free virtual = 313247
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2377.102 ; gain = 1.000 ; free physical = 244925 ; free virtual = 313414

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 4bcb8a45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.102 ; gain = 0.000 ; free physical = 244925 ; free virtual = 313414

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4bcb8a45

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2410.090 ; gain = 0.004 ; free physical = 245885 ; free virtual = 314373
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4bcb8a45

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2410.090 ; gain = 0.004 ; free physical = 245885 ; free virtual = 314373
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19986ea7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2410.090 ; gain = 0.004 ; free physical = 245883 ; free virtual = 314372
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19986ea7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2410.090 ; gain = 0.004 ; free physical = 245883 ; free virtual = 314372
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19986ea7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2410.090 ; gain = 0.004 ; free physical = 245884 ; free virtual = 314373
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19986ea7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2410.090 ; gain = 0.004 ; free physical = 245884 ; free virtual = 314373
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.090 ; gain = 0.000 ; free physical = 245884 ; free virtual = 314373
Ending Logic Optimization Task | Checksum: 19986ea7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2410.090 ; gain = 0.004 ; free physical = 245884 ; free virtual = 314373

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: aaa384b6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245881 ; free virtual = 314370
Ending Power Optimization Task | Checksum: aaa384b6

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2605.156 ; gain = 195.066 ; free physical = 245884 ; free virtual = 314372

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aaa384b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245884 ; free virtual = 314372

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245884 ; free virtual = 314372
Ending Netlist Obfuscation Task | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245884 ; free virtual = 314372
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 0ee2ca95
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module SizedFIFO_a ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245837 ; free virtual = 314326
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245837 ; free virtual = 314326
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245807 ; free virtual = 314296
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 58 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245798 ; free virtual = 314287
Power optimization passes: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245797 ; free virtual = 314285

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245786 ; free virtual = 314275


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design SizedFIFO_a ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245784 ; free virtual = 314272
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 0ee2ca95
Power optimization: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245783 ; free virtual = 314272
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 863904 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245776 ; free virtual = 314265
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245775 ; free virtual = 314264
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245775 ; free virtual = 314264
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245775 ; free virtual = 314263
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245773 ; free virtual = 314262

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245772 ; free virtual = 314261
Ending Netlist Obfuscation Task | Checksum: 0ee2ca95

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245772 ; free virtual = 314261
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245774 ; free virtual = 314263
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245774 ; free virtual = 314263
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245774 ; free virtual = 314263

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245694 ; free virtual = 314183

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5a39117b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245680 ; free virtual = 314169

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5a39117b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245680 ; free virtual = 314169
Phase 1 Placer Initialization | Checksum: 5a39117b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245680 ; free virtual = 314169

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5a39117b

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245678 ; free virtual = 314167
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: fd41eeba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245636 ; free virtual = 314125

Phase 3 Post Placement Optimization and Clean-Up

Phase 3.1 Post Commit Optimization
Phase 3.1 Post Commit Optimization | Checksum: fd41eeba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245636 ; free virtual = 314125

Phase 3.2 Post Placement Cleanup
Phase 3.2 Post Placement Cleanup | Checksum: fd41eeba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314126

Phase 3.3 Placer Reporting
Phase 3.3 Placer Reporting | Checksum: fd41eeba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314126

Phase 3.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314126
Phase 3.4 Final Placement Cleanup | Checksum: fd41eeba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314126
Phase 3 Post Placement Optimization and Clean-Up | Checksum: fd41eeba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245637 ; free virtual = 314126
Ending Placer Task | Checksum: 3d574b1e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245650 ; free virtual = 314139
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245646 ; free virtual = 314135
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245677 ; free virtual = 314166
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 245693 ; free virtual = 314183
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3d574b1e ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "CLK" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "D_IN[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ENQ" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ENQ". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_IN[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_IN[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1426a71e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244400 ; free virtual = 312892
Post Restoration Checksum: NetGraph: e8458549 NumContArr: 5a24ec9d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1426a71e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244392 ; free virtual = 312884

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1426a71e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244374 ; free virtual = 312866

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1426a71e6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244374 ; free virtual = 312866
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 187f5ea05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244356 ; free virtual = 312848
Phase 2 Router Initialization | Checksum: 187f5ea05

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244355 ; free virtual = 312847

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244345 ; free virtual = 312837

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244344 ; free virtual = 312836
Phase 4 Rip-up And Reroute | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244344 ; free virtual = 312836

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244343 ; free virtual = 312835

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244343 ; free virtual = 312835
Phase 5 Delay and Skew Optimization | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244343 ; free virtual = 312835

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244342 ; free virtual = 312834
Phase 6.1 Hold Fix Iter | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244350 ; free virtual = 312842
Phase 6 Post Hold Fix | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244350 ; free virtual = 312842

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244355 ; free virtual = 312847

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244354 ; free virtual = 312845

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244353 ; free virtual = 312845

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 187f5ea05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244352 ; free virtual = 312844
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244385 ; free virtual = 312877

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244384 ; free virtual = 312876
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244383 ; free virtual = 312875
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244377 ; free virtual = 312871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.156 ; gain = 0.000 ; free physical = 244372 ; free virtual = 312865
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "CLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:12:19 2022...
