$date
	Wed Nov  1 20:56:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module JK_Flipflop_tb $end
$var wire 1 ! Q_bar $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
0!
$end
#10
1#
#20
0!
1%
#30
0%
#40
1$
0#
#50
0"
1!
1%
#60
0%
#70
1#
#80
0!
1"
1%
#90
0%
#100
0"
1!
1%
#110
0%
#120
0!
1"
1%
#130
0%
