Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:13:23
gem5 executing on mnemosyne.ecn.purdue.edu, pid 21271
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/kite_small_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup --router_map_file ./topologies_and_routing/topo_maps/noci/kite_small_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a998eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a99cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a9a8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a9b2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a9baf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a943f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a94df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a956f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a95ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a967f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a971f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a979f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a903f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a90bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a915f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a91ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a927f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a930f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a939f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8c3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8cbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8d5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8ddf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8e7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8f0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8faf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a882f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a88af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a894f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a89df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8a8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8b0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a8baf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a842f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a84bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a854f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a85df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a866f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a86ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a878f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a880f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a80af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a813f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a81df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a826f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a82ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a838f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a841f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7cbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7d3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7ddf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7e5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7eff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7f8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a782f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a78bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a794f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a79ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7a7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7aff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7b7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a7c0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a749f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f554a752f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a75bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a7646a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a76e128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a76eb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a7765f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a780080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a780ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a708550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a708f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a711a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a71a4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a71aef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a722978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a72c400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a72ce48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a7358d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a73e358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a73eda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6c7828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6d02b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6d0cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6d9780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6e3208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6e3c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6eb6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6f5160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6f5ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6fd630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6870b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a687b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a690588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a690fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a698a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6a24e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6a2f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6ab9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6b1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6b1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6bc908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a644390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a644dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a64e860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6582e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a658d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a65f7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a669240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a669c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a672710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a67a198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a67abe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a604668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a60c0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a60cb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6155c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a61f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a61fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a627518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a627f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a6319e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a63a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a63aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a5c3940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a5cc3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f554a5cce10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5d4780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5d49b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5d4be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5d4e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e0080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e02b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e04e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e0710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e0940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e0b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e0da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5e0fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5ea240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5ea470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5ea6a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5ea8d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5eab00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5ead30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5eaf60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5f61d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5f6400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5f6630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5f6860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5f6a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5f6cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5f6ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a582160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a582390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5825c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a5827f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a582a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f554a582c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f554a566630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f554a566c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/kite_small_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/kite_small_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/kite_small_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_dedup
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Real time: 195.55s
Total real time: 195.55s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/kite_small_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025254972500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255585488.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 650025255585488 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025255585488  simulated seconds
Real time: 1.02s
Total real time: 196.57s
Dumping and resetting stats...
Switched CPUS @ tick 650025255585488
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255586540.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 650025258590789 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025258590789  simulated seconds
Real time: 5.43s
Total real time: 208.44s
Dumping and resetting stats...
Done with simulation! Completely exiting...
