<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1707885961">
  <File Type="ROUTE-PWR" Name="nexysa7fpga_power_routed.rpt"/>
  <File Type="PA-TCL" Name="nexysa7fpga.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="nexysa7fpga_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="nexysa7fpga_reports.tcl"/>
  <File Type="BITSTR-MSK" Name="nexysa7fpga.msk"/>
  <File Type="ROUTE-CLK" Name="nexysa7fpga_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="nexysa7fpga.vdi"/>
  <File Type="BG-BIT" Name="nexysa7fpga.bit"/>
  <File Type="BG-DRC" Name="nexysa7fpga.drc"/>
  <File Type="BG-BGN" Name="nexysa7fpga.bgn"/>
  <File Type="BG-BIN" Name="nexysa7fpga.bin"/>
  <File Type="BITSTR-RBT" Name="nexysa7fpga.rbt"/>
  <File Type="BITSTR-NKY" Name="nexysa7fpga.nky"/>
  <File Type="BITSTR-BMM" Name="nexysa7fpga_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="nexysa7fpga.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="nexysa7fpga_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="nexysa7fpga.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="nexysa7fpga.ltx"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="OPT-DRC" Name="nexysa7fpga_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="nexysa7fpga.hwdef"/>
  <File Type="PLACE-IO" Name="nexysa7fpga_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="nexysa7fpga_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="nexysa7fpga_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="nexysa7fpga_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="nexysa7fpga_incremental_reuse_pre_placed.rpt"/>
  <File Type="ROUTE-DRC" Name="nexysa7fpga_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="nexysa7fpga_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="nexysa7fpga_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="nexysa7fpga_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="nexysa7fpga_route_status.pb"/>
  <File Type="ROUTE-DCP" Name="nexysa7fpga_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="nexysa7fpga_routed_error.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="nexysa7fpga_routed_bb.dcp"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="nexysa7fpga_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="nexysa7fpga_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="nexysa7fpga_timing_summary_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW" Name="nexysa7fpga_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="nexysa7fpga_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="nexysa7fpga_bus_skew_routed.rpx"/>
  <File Type="OPT-DCP" Name="nexysa7fpga_opt.dcp"/>
  <File Type="PLACE-DCP" Name="nexysa7fpga_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="nexysa7fpga_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="nexysa7fpga_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="nexysa7fpga_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="nexysa7fpga_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="nexysa7fpga_postroute_physopt_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="nexysa7fpga_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="nexysa7fpga_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="nexysa7fpga_methodology_drc_routed.rpx"/>
  <File Type="PDI-FILE" Name="nexysa7fpga.pdi"/>
  <File Type="RCFI_FILE" Name="nexysa7fpga.rcfi"/>
  <File Type="CFI_FILE" Name="nexysa7fpga.cfi"/>
  <File Type="RNPI_FILE" Name="nexysa7fpga.rnpi"/>
  <File Type="NPI_FILE" Name="nexysa7fpga.npi"/>
  <File Type="RBD_FILE" Name="nexysa7fpga.rbd"/>
  <File Type="ROUTE-RQS" Name="nexysa7fpga_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="nexysa7fpga_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../PROJECT_1_DELIVERABLES/ece544w24_proj1_release_1_0/hdl/rgbPWM_r2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/embsys/embsys.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../PROJECT_1_DELIVERABLES/ece544w24_proj1_release_1_0/hdl/nexysa7fpga.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="nexysa7fpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../PROJECT_1_DELIVERABLES/ece544w24_proj1_release_1_0/constraints/nexysA7fpga.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/nexysa7fpga.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_PWM_Analyzer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_fit_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_nexys4io_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_PWM_Analyzer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_PWM_Analyzer_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embsys_rgbPWM_0_0"/>
</GenRun>
