Warning (10268): Verilog HDL information at shift_reg_l4.v(17): always construct contains both blocking and non-blocking assignments
