<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Mips16InstrInfo.cpp source code [llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='Mips16InstrInfo.cpp.html'>Mips16InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- Mips16InstrInfo.cpp - Mips16 Instruction Information ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips16 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Mips16InstrInfo.h.html">"Mips16InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterScavenging.h.html">"llvm/CodeGen/RegisterScavenging.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="31">31</th><td><u>#include &lt;cctype&gt;</u></td></tr>
<tr><th id="32">32</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="33">33</th><td><u>#include &lt;cstdlib&gt;</u></td></tr>
<tr><th id="34">34</th><td><u>#include &lt;cstring&gt;</u></td></tr>
<tr><th id="35">35</th><td><u>#include &lt;iterator&gt;</u></td></tr>
<tr><th id="36">36</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mips16-instrinfo"</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE" title='llvm::Mips16InstrInfo::Mips16InstrInfo' data-ref="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE">Mips16InstrInfo</dfn>(<em>const</em> <a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>)</td></tr>
<tr><th id="43">43</th><td>    : <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a><a class="ref fn" href="MipsInstrInfo.h.html#_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" title='llvm::MipsInstrInfo::MipsInstrInfo' data-ref="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" data-ref-filename="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Bimm16" title='llvm::Mips::Bimm16' data-ref="llvm::Mips::Bimm16" data-ref-filename="llvm..Mips..Bimm16">Bimm16</a>) {}</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo" data-ref-filename="llvm..MipsRegisterInfo">MipsRegisterInfo</a> &amp;<a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv" title='llvm::Mips16InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="46">46</th><td>  <b>return</b> <a class="member field" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo::RI" title='llvm::Mips16InstrInfo::RI' data-ref="llvm::Mips16InstrInfo::RI" data-ref-filename="llvm..Mips16InstrInfo..RI">RI</a>;</td></tr>
<tr><th id="47">47</th><td>}</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i class="doc">/// isLoadFromStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">/// load from a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// the destination along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">/// any side effects other than loading from the stack slot.</i></td></tr>
<tr><th id="54">54</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::Mips16InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm15Mips16InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI" data-ref-filename="2MI">MI</dfn>,</td></tr>
<tr><th id="55">55</th><td>                                              <em>int</em> &amp;<dfn class="local col3 decl" id="3FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="3FrameIndex" data-ref-filename="3FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="56">56</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i class="doc">/// isStoreToStackSlot - If the specified machine instruction is a direct</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// store to a stack slot, return the virtual or physical register number of</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// the source reg along with the FrameIndex of the loaded stack slot.  If</i></td></tr>
<tr><th id="62">62</th><td><i class="doc">/// not, return 0.  This predicate must return 0 if the instruction has</i></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// any side effects other than storing to the stack slot.</i></td></tr>
<tr><th id="64">64</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::Mips16InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm15Mips16InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                             <em>int</em> &amp;<dfn class="local col5 decl" id="5FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="5FrameIndex" data-ref-filename="5FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="66">66</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="67">67</th><td>}</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB" data-ref-filename="6MBB">MBB</dfn>,</td></tr>
<tr><th id="70">70</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="7I" title='I' data-type='MachineBasicBlock::iterator' data-ref="7I" data-ref-filename="7I">I</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="8DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="8DL" data-ref-filename="8DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="9DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="9DestReg" data-ref-filename="9DestReg">DestReg</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="10SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="11KillSrc" title='KillSrc' data-type='bool' data-ref="11KillSrc" data-ref-filename="11KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="73">73</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12Opc" title='Opc' data-type='unsigned int' data-ref="12Opc" data-ref-filename="12Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg" data-ref-filename="9DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="76">76</th><td>      <span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>))</td></tr>
<tr><th id="77">77</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MoveR3216" title='llvm::Mips::MoveR3216' data-ref="llvm::Mips::MoveR3216" data-ref-filename="llvm..Mips..MoveR3216">MoveR3216</a>;</td></tr>
<tr><th id="78">78</th><td>  <b>else</b> <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::GPR32RegClass" title='llvm::Mips::GPR32RegClass' data-ref="llvm::Mips::GPR32RegClass" data-ref-filename="llvm..Mips..GPR32RegClass">GPR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg" data-ref-filename="9DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="79">79</th><td>           <span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>))</td></tr>
<tr><th id="80">80</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Move32R16" title='llvm::Mips::Move32R16' data-ref="llvm::Mips::Move32R16" data-ref-filename="llvm..Mips..Move32R16">Move32R16</a>;</td></tr>
<tr><th id="81">81</th><td>  <b>else</b> <b>if</b> ((<a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::HI0" title='llvm::Mips::HI0' data-ref="llvm::Mips::HI0" data-ref-filename="llvm..Mips..HI0">HI0</a>) &amp;&amp;</td></tr>
<tr><th id="82">82</th><td>           (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg" data-ref-filename="9DestReg">DestReg</a>)))</td></tr>
<tr><th id="83">83</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Mfhi16" title='llvm::Mips::Mfhi16' data-ref="llvm::Mips::Mfhi16" data-ref-filename="llvm..Mips..Mfhi16">Mfhi16</a>, <a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="84">84</th><td>  <b>else</b> <b>if</b> ((<a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::LO0" title='llvm::Mips::LO0' data-ref="llvm::Mips::LO0" data-ref-filename="llvm..Mips..LO0">LO0</a>) &amp;&amp;</td></tr>
<tr><th id="85">85</th><td>           (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg" data-ref-filename="9DestReg">DestReg</a>)))</td></tr>
<tr><th id="86">86</th><td>    <a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Mflo16" title='llvm::Mips::Mflo16' data-ref="llvm::Mips::Mflo16" data-ref-filename="llvm..Mips..Mflo16">Mflo16</a>, <a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Cannot copy registers"</q>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="13MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="13MIB" data-ref-filename="13MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#6MBB" title='MBB' data-ref="6MBB" data-ref-filename="6MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#7I" title='I' data-ref="7I" data-ref-filename="7I">I</a>, <a class="local col8 ref" href="#8DL" title='DL' data-ref="8DL" data-ref-filename="8DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#12Opc" title='Opc' data-ref="12Opc" data-ref-filename="12Opc">Opc</a>));</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg" data-ref-filename="9DestReg">DestReg</a>)</td></tr>
<tr><th id="93">93</th><td>    <a class="local col3 ref" href="#13MIB" title='MIB' data-ref="13MIB" data-ref-filename="13MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#9DestReg" title='DestReg' data-ref="9DestReg" data-ref-filename="9DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>)</td></tr>
<tr><th id="96">96</th><td>    <a class="local col3 ref" href="#13MIB" title='MIB' data-ref="13MIB" data-ref-filename="13MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10SrcReg" title='SrcReg' data-ref="10SrcReg" data-ref-filename="10SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#11KillSrc" title='KillSrc' data-ref="11KillSrc" data-ref-filename="11KillSrc">KillSrc</a>));</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="100">100</th><td><a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::Mips16InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="14MI" data-ref-filename="14MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</a>())</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI" data-ref-filename="14MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)};</td></tr>
<tr><th id="103">103</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ2678522" title='llvm::Mips16InstrInfo::storeRegToStack' data-ref="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ2678522" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Targ2678522">storeRegToStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB" data-ref-filename="15MBB">MBB</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="16I" title='I' data-type='MachineBasicBlock::iterator' data-ref="16I" data-ref-filename="16I">I</dfn>,</td></tr>
<tr><th id="108">108</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="17SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="17SrcReg" data-ref-filename="17SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="18isKill" title='isKill' data-type='bool' data-ref="18isKill" data-ref-filename="18isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="19FI" title='FI' data-type='int' data-ref="19FI" data-ref-filename="19FI">FI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="20RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="20RC" data-ref-filename="20RC">RC</dfn>,</td></tr>
<tr><th id="110">110</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="21TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="21TRI" data-ref-filename="21TRI">TRI</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="22Offset" title='Offset' data-type='int64_t' data-ref="22Offset" data-ref-filename="22Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="112">112</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="23DL" title='DL' data-type='llvm::DebugLoc' data-ref="23DL" data-ref-filename="23DL">DL</dfn>;</td></tr>
<tr><th id="113">113</th><td>  <b>if</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#15MBB" title='MBB' data-ref="15MBB" data-ref-filename="15MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col3 ref" href="#23DL" title='DL' data-ref="23DL" data-ref-filename="23DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="24MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="24MMO" data-ref-filename="24MMO">MMO</dfn> = <a class="member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</a>(<span class='refarg'><a class="local col5 ref" href="#15MBB" title='MBB' data-ref="15MBB" data-ref-filename="15MBB">MBB</a></span>, <a class="local col9 ref" href="#19FI" title='FI' data-ref="19FI" data-ref-filename="19FI">FI</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>);</td></tr>
<tr><th id="115">115</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25Opc" title='Opc' data-type='unsigned int' data-ref="25Opc" data-ref-filename="25Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="116">116</th><td>  <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#20RC" title='RC' data-ref="20RC" data-ref-filename="20RC">RC</a>))</td></tr>
<tr><th id="117">117</th><td>    <a class="local col5 ref" href="#25Opc" title='Opc' data-ref="25Opc" data-ref-filename="25Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SwRxSpImmX16" title='llvm::Mips::SwRxSpImmX16' data-ref="llvm::Mips::SwRxSpImmX16" data-ref-filename="llvm..Mips..SwRxSpImmX16">SwRxSpImmX16</a>;</td></tr>
<tr><th id="118">118</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="119">119</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#15MBB" title='MBB' data-ref="15MBB" data-ref-filename="15MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16I" title='I' data-ref="16I" data-ref-filename="16I">I</a>, <a class="local col3 ref" href="#23DL" title='DL' data-ref="23DL" data-ref-filename="23DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#25Opc" title='Opc' data-ref="25Opc" data-ref-filename="25Opc">Opc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#17SrcReg" title='SrcReg' data-ref="17SrcReg" data-ref-filename="17SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#18isKill" title='isKill' data-ref="18isKill" data-ref-filename="18isKill">isKill</a>)).</td></tr>
<tr><th id="120">120</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#19FI" title='FI' data-ref="19FI" data-ref-filename="19FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#22Offset" title='Offset' data-ref="22Offset" data-ref-filename="22Offset">Offset</a>)</td></tr>
<tr><th id="121">121</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#24MMO" title='MMO' data-ref="24MMO" data-ref-filename="24MMO">MMO</a>);</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ4092733" title='llvm::Mips16InstrInfo::loadRegFromStack' data-ref="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ4092733" data-ref-filename="_ZNK4llvm15Mips16InstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Targ4092733">loadRegFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="26MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="26MBB" data-ref-filename="26MBB">MBB</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="27I" title='I' data-type='MachineBasicBlock::iterator' data-ref="27I" data-ref-filename="27I">I</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="28DestReg" title='DestReg' data-type='llvm::Register' data-ref="28DestReg" data-ref-filename="28DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col9 decl" id="29FI" title='FI' data-type='int' data-ref="29FI" data-ref-filename="29FI">FI</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="30RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="30RC" data-ref-filename="30RC">RC</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="31TRI" data-ref-filename="31TRI">TRI</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                       <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="32Offset" title='Offset' data-type='int64_t' data-ref="32Offset" data-ref-filename="32Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="33DL" title='DL' data-type='llvm::DebugLoc' data-ref="33DL" data-ref-filename="33DL">DL</dfn>;</td></tr>
<tr><th id="131">131</th><td>  <b>if</b> (<a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col3 ref" href="#33DL" title='DL' data-ref="33DL" data-ref-filename="33DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="34MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="34MMO" data-ref-filename="34MMO">MMO</dfn> = <a class="member fn" href="MipsInstrInfo.h.html#_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</a>(<span class='refarg'><a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a></span>, <a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI" data-ref-filename="29FI">FI</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>);</td></tr>
<tr><th id="133">133</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35Opc" title='Opc' data-type='unsigned int' data-ref="35Opc" data-ref-filename="35Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <b>if</b> (<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col0 ref" href="#30RC" title='RC' data-ref="30RC" data-ref-filename="30RC">RC</a>))</td></tr>
<tr><th id="136">136</th><td>    <a class="local col5 ref" href="#35Opc" title='Opc' data-ref="35Opc" data-ref-filename="35Opc">Opc</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LwRxSpImmX16" title='llvm::Mips::LwRxSpImmX16' data-ref="llvm::Mips::LwRxSpImmX16" data-ref-filename="llvm..Mips..LwRxSpImmX16">LwRxSpImmX16</a>;</td></tr>
<tr><th id="137">137</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc &amp;&amp; <q>"Register class not handled!"</q>);</td></tr>
<tr><th id="138">138</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#27I" title='I' data-ref="27I" data-ref-filename="27I">I</a>, <a class="local col3 ref" href="#33DL" title='DL' data-ref="33DL" data-ref-filename="33DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#35Opc" title='Opc' data-ref="35Opc" data-ref-filename="35Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#28DestReg" title='DestReg' data-ref="28DestReg" data-ref-filename="28DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#29FI" title='FI' data-ref="29FI" data-ref-filename="29FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#32Offset" title='Offset' data-ref="32Offset" data-ref-filename="32Offset">Offset</a>)</td></tr>
<tr><th id="139">139</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col4 ref" href="#34MMO" title='MMO' data-ref="34MMO" data-ref-filename="34MMO">MMO</a>);</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>bool</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::Mips16InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="36MI" data-ref-filename="36MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="143">143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="37MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="37MBB" data-ref-filename="37MBB">MBB</dfn> = *<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="144">144</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="145">145</th><td>  <b>default</b>:</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="147">147</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::RetRA16" title='llvm::Mips::RetRA16' data-ref="llvm::Mips::RetRA16" data-ref-filename="llvm..Mips..RetRA16">RetRA16</a>:</td></tr>
<tr><th id="148">148</th><td>    <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::Mips16InstrInfo::ExpandRetRA16' data-ref="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">ExpandRetRA16</a>(<span class='refarg'><a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::JrcRa16" title='llvm::Mips::JrcRa16' data-ref="llvm::Mips::JrcRa16" data-ref-filename="llvm..Mips..JrcRa16">JrcRa16</a>);</td></tr>
<tr><th id="149">149</th><td>    <b>break</b>;</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <a class="local col7 ref" href="#37MBB" title='MBB' data-ref="37MBB" data-ref-filename="37MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">erase</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="153">153</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="154">154</th><td>}</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><i class="doc">/// GetOppositeBranchOpc - Return the inverse of the specified</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">/// opcode, e.g. turning BEQ to BNE.</i></td></tr>
<tr><th id="158">158</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj" title='llvm::Mips16InstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="38Opc" title='Opc' data-type='unsigned int' data-ref="38Opc" data-ref-filename="38Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="159">159</th><td>  <b>switch</b> (<a class="local col8 ref" href="#38Opc" title='Opc' data-ref="38Opc" data-ref-filename="38Opc">Opc</a>) {</td></tr>
<tr><th id="160">160</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BeqzRxImmX16" title='llvm::Mips::BeqzRxImmX16' data-ref="llvm::Mips::BeqzRxImmX16" data-ref-filename="llvm..Mips..BeqzRxImmX16">BeqzRxImmX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BnezRxImmX16" title='llvm::Mips::BnezRxImmX16' data-ref="llvm::Mips::BnezRxImmX16" data-ref-filename="llvm..Mips..BnezRxImmX16">BnezRxImmX16</a>;</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BnezRxImmX16" title='llvm::Mips::BnezRxImmX16' data-ref="llvm::Mips::BnezRxImmX16" data-ref-filename="llvm..Mips..BnezRxImmX16">BnezRxImmX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BeqzRxImmX16" title='llvm::Mips::BeqzRxImmX16' data-ref="llvm::Mips::BeqzRxImmX16" data-ref-filename="llvm..Mips..BeqzRxImmX16">BeqzRxImmX16</a>;</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BeqzRxImm16" title='llvm::Mips::BeqzRxImm16' data-ref="llvm::Mips::BeqzRxImm16" data-ref-filename="llvm..Mips..BeqzRxImm16">BeqzRxImm16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BnezRxImm16" title='llvm::Mips::BnezRxImm16' data-ref="llvm::Mips::BnezRxImm16" data-ref-filename="llvm..Mips..BnezRxImm16">BnezRxImm16</a>;</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BnezRxImm16" title='llvm::Mips::BnezRxImm16' data-ref="llvm::Mips::BnezRxImm16" data-ref-filename="llvm..Mips..BnezRxImm16">BnezRxImm16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BeqzRxImm16" title='llvm::Mips::BeqzRxImm16' data-ref="llvm::Mips::BeqzRxImm16" data-ref-filename="llvm..Mips..BeqzRxImm16">BeqzRxImm16</a>;</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8CmpX16" title='llvm::Mips::BteqzT8CmpX16' data-ref="llvm::Mips::BteqzT8CmpX16" data-ref-filename="llvm..Mips..BteqzT8CmpX16">BteqzT8CmpX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8CmpX16" title='llvm::Mips::BtnezT8CmpX16' data-ref="llvm::Mips::BtnezT8CmpX16" data-ref-filename="llvm..Mips..BtnezT8CmpX16">BtnezT8CmpX16</a>;</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltX16" title='llvm::Mips::BteqzT8SltX16' data-ref="llvm::Mips::BteqzT8SltX16" data-ref-filename="llvm..Mips..BteqzT8SltX16">BteqzT8SltX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltX16" title='llvm::Mips::BtnezT8SltX16' data-ref="llvm::Mips::BtnezT8SltX16" data-ref-filename="llvm..Mips..BtnezT8SltX16">BtnezT8SltX16</a>;</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltiX16" title='llvm::Mips::BteqzT8SltiX16' data-ref="llvm::Mips::BteqzT8SltiX16" data-ref-filename="llvm..Mips..BteqzT8SltiX16">BteqzT8SltiX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltiX16" title='llvm::Mips::BtnezT8SltiX16' data-ref="llvm::Mips::BtnezT8SltiX16" data-ref-filename="llvm..Mips..BtnezT8SltiX16">BtnezT8SltiX16</a>;</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Btnez16" title='llvm::Mips::Btnez16' data-ref="llvm::Mips::Btnez16" data-ref-filename="llvm..Mips..Btnez16">Btnez16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Bteqz16" title='llvm::Mips::Bteqz16' data-ref="llvm::Mips::Bteqz16" data-ref-filename="llvm..Mips..Bteqz16">Bteqz16</a>;</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezX16" title='llvm::Mips::BtnezX16' data-ref="llvm::Mips::BtnezX16" data-ref-filename="llvm..Mips..BtnezX16">BtnezX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzX16" title='llvm::Mips::BteqzX16' data-ref="llvm::Mips::BteqzX16" data-ref-filename="llvm..Mips..BteqzX16">BteqzX16</a>;</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8CmpiX16" title='llvm::Mips::BtnezT8CmpiX16' data-ref="llvm::Mips::BtnezT8CmpiX16" data-ref-filename="llvm..Mips..BtnezT8CmpiX16">BtnezT8CmpiX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8CmpiX16" title='llvm::Mips::BteqzT8CmpiX16' data-ref="llvm::Mips::BteqzT8CmpiX16" data-ref-filename="llvm..Mips..BteqzT8CmpiX16">BteqzT8CmpiX16</a>;</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltuX16" title='llvm::Mips::BtnezT8SltuX16' data-ref="llvm::Mips::BtnezT8SltuX16" data-ref-filename="llvm..Mips..BtnezT8SltuX16">BtnezT8SltuX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltuX16" title='llvm::Mips::BteqzT8SltuX16' data-ref="llvm::Mips::BteqzT8SltuX16" data-ref-filename="llvm..Mips..BteqzT8SltuX16">BteqzT8SltuX16</a>;</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltiuX16" title='llvm::Mips::BtnezT8SltiuX16' data-ref="llvm::Mips::BtnezT8SltiuX16" data-ref-filename="llvm..Mips..BtnezT8SltiuX16">BtnezT8SltiuX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltiuX16" title='llvm::Mips::BteqzT8SltiuX16' data-ref="llvm::Mips::BteqzT8SltiuX16" data-ref-filename="llvm..Mips..BteqzT8SltiuX16">BteqzT8SltiuX16</a>;</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Bteqz16" title='llvm::Mips::Bteqz16' data-ref="llvm::Mips::Bteqz16" data-ref-filename="llvm..Mips..Bteqz16">Bteqz16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Btnez16" title='llvm::Mips::Btnez16' data-ref="llvm::Mips::Btnez16" data-ref-filename="llvm..Mips..Btnez16">Btnez16</a>;</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzX16" title='llvm::Mips::BteqzX16' data-ref="llvm::Mips::BteqzX16" data-ref-filename="llvm..Mips..BteqzX16">BteqzX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezX16" title='llvm::Mips::BtnezX16' data-ref="llvm::Mips::BtnezX16" data-ref-filename="llvm..Mips..BtnezX16">BtnezX16</a>;</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8CmpiX16" title='llvm::Mips::BteqzT8CmpiX16' data-ref="llvm::Mips::BteqzT8CmpiX16" data-ref-filename="llvm..Mips..BteqzT8CmpiX16">BteqzT8CmpiX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8CmpiX16" title='llvm::Mips::BtnezT8CmpiX16' data-ref="llvm::Mips::BtnezT8CmpiX16" data-ref-filename="llvm..Mips..BtnezT8CmpiX16">BtnezT8CmpiX16</a>;</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltuX16" title='llvm::Mips::BteqzT8SltuX16' data-ref="llvm::Mips::BteqzT8SltuX16" data-ref-filename="llvm..Mips..BteqzT8SltuX16">BteqzT8SltuX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltuX16" title='llvm::Mips::BtnezT8SltuX16' data-ref="llvm::Mips::BtnezT8SltuX16" data-ref-filename="llvm..Mips..BtnezT8SltuX16">BtnezT8SltuX16</a>;</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltiuX16" title='llvm::Mips::BteqzT8SltiuX16' data-ref="llvm::Mips::BteqzT8SltiuX16" data-ref-filename="llvm..Mips..BteqzT8SltiuX16">BteqzT8SltiuX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltiuX16" title='llvm::Mips::BtnezT8SltiuX16' data-ref="llvm::Mips::BtnezT8SltiuX16" data-ref-filename="llvm..Mips..BtnezT8SltiuX16">BtnezT8SltiuX16</a>;</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8CmpX16" title='llvm::Mips::BtnezT8CmpX16' data-ref="llvm::Mips::BtnezT8CmpX16" data-ref-filename="llvm..Mips..BtnezT8CmpX16">BtnezT8CmpX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8CmpX16" title='llvm::Mips::BteqzT8CmpX16' data-ref="llvm::Mips::BteqzT8CmpX16" data-ref-filename="llvm..Mips..BteqzT8CmpX16">BteqzT8CmpX16</a>;</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltX16" title='llvm::Mips::BtnezT8SltX16' data-ref="llvm::Mips::BtnezT8SltX16" data-ref-filename="llvm..Mips..BtnezT8SltX16">BtnezT8SltX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltX16" title='llvm::Mips::BteqzT8SltX16' data-ref="llvm::Mips::BteqzT8SltX16" data-ref-filename="llvm..Mips..BteqzT8SltX16">BteqzT8SltX16</a>;</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltiX16" title='llvm::Mips::BtnezT8SltiX16' data-ref="llvm::Mips::BtnezT8SltiX16" data-ref-filename="llvm..Mips..BtnezT8SltiX16">BtnezT8SltiX16</a>: <b>return</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltiX16" title='llvm::Mips::BteqzT8SltiX16' data-ref="llvm::Mips::BteqzT8SltiX16" data-ref-filename="llvm..Mips..BteqzT8SltiX16">BteqzT8SltiX16</a>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal opcode!"</q>);</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj" title='addSaveRestoreRegs' data-type='void addSaveRestoreRegs(llvm::MachineInstrBuilder &amp; MIB, ArrayRef&lt;llvm::CalleeSavedInfo&gt; CSI, unsigned int Flags = 0)' data-ref="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj" data-ref-filename="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj">addSaveRestoreRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="39MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="39MIB" data-ref-filename="39MIB">MIB</dfn>,</td></tr>
<tr><th id="185">185</th><td>                               <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo" data-ref-filename="llvm..CalleeSavedInfo">CalleeSavedInfo</a>&gt; <dfn class="local col0 decl" id="40CSI" title='CSI' data-type='ArrayRef&lt;llvm::CalleeSavedInfo&gt;' data-ref="40CSI" data-ref-filename="40CSI">CSI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                               <em>unsigned</em> <dfn class="local col1 decl" id="41Flags" title='Flags' data-type='unsigned int' data-ref="41Flags" data-ref-filename="41Flags">Flags</dfn> = <var>0</var>) {</td></tr>
<tr><th id="187">187</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="42i" title='i' data-type='unsigned int' data-ref="42i" data-ref-filename="42i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="43e" title='e' data-type='unsigned int' data-ref="43e" data-ref-filename="43e">e</dfn> = <a class="local col0 ref" href="#40CSI" title='CSI' data-ref="40CSI" data-ref-filename="40CSI">CSI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col2 ref" href="#42i" title='i' data-ref="42i" data-ref-filename="42i">i</a> != <a class="local col3 ref" href="#43e" title='e' data-ref="43e" data-ref-filename="43e">e</a>; ++<a class="local col2 ref" href="#42i" title='i' data-ref="42i" data-ref-filename="42i">i</a>) {</td></tr>
<tr><th id="188">188</th><td>    <i>// Add the callee-saved register as live-in. Do not add if the register is</i></td></tr>
<tr><th id="189">189</th><td><i>    // RA and return address is taken, because it has already been added in</i></td></tr>
<tr><th id="190">190</th><td><i>    // method MipsTargetLowering::lowerRETURNADDR.</i></td></tr>
<tr><th id="191">191</th><td><i>    // It's killed at the spill, unless the register is RA and return address</i></td></tr>
<tr><th id="192">192</th><td><i>    // is taken.</i></td></tr>
<tr><th id="193">193</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="44Reg" title='Reg' data-type='unsigned int' data-ref="44Reg" data-ref-filename="44Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#40CSI" title='CSI' data-ref="40CSI" data-ref-filename="40CSI">CSI</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#43e" title='e' data-ref="43e" data-ref-filename="43e">e</a>-<a class="local col2 ref" href="#42i" title='i' data-ref="42i" data-ref-filename="42i">i</a>-<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm15CalleeSavedInfo6getRegEv" title='llvm::CalleeSavedInfo::getReg' data-ref="_ZNK4llvm15CalleeSavedInfo6getRegEv" data-ref-filename="_ZNK4llvm15CalleeSavedInfo6getRegEv">getReg</a>();</td></tr>
<tr><th id="194">194</th><td>    <b>switch</b> (<a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg" data-ref-filename="44Reg">Reg</a>) {</td></tr>
<tr><th id="195">195</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::RA" title='llvm::Mips::RA' data-ref="llvm::Mips::RA" data-ref-filename="llvm..Mips..RA">RA</a>:</td></tr>
<tr><th id="196">196</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::S0" title='llvm::Mips::S0' data-ref="llvm::Mips::S0" data-ref-filename="llvm..Mips..S0">S0</a>:</td></tr>
<tr><th id="197">197</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::S1" title='llvm::Mips::S1' data-ref="llvm::Mips::S1" data-ref-filename="llvm..Mips..S1">S1</a>:</td></tr>
<tr><th id="198">198</th><td>      <a class="local col9 ref" href="#39MIB" title='MIB' data-ref="39MIB" data-ref-filename="39MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg" data-ref-filename="44Reg">Reg</a>, <a class="local col1 ref" href="#41Flags" title='Flags' data-ref="41Flags" data-ref-filename="41Flags">Flags</a>);</td></tr>
<tr><th id="199">199</th><td>      <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::S2" title='llvm::Mips::S2' data-ref="llvm::Mips::S2" data-ref-filename="llvm..Mips..S2">S2</a>:</td></tr>
<tr><th id="201">201</th><td>      <b>break</b>;</td></tr>
<tr><th id="202">202</th><td>    <b>default</b>:</td></tr>
<tr><th id="203">203</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected mips16 callee saved register"</q>);</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    }</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><i>// Adjust SP by FrameSize bytes. Save RA, S0, S1</i></td></tr>
<tr><th id="210">210</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::makeFrame' data-ref="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo9makeFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">makeFrame</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="45SP" title='SP' data-type='unsigned int' data-ref="45SP" data-ref-filename="45SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="46FrameSize" title='FrameSize' data-type='int64_t' data-ref="46FrameSize" data-ref-filename="46FrameSize">FrameSize</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="47MBB" data-ref-filename="47MBB">MBB</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="48I" title='I' data-type='MachineBasicBlock::iterator' data-ref="48I" data-ref-filename="48I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="213">213</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="49DL" title='DL' data-type='llvm::DebugLoc' data-ref="49DL" data-ref-filename="49DL">DL</dfn>;</td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="50MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="50MF" data-ref-filename="50MF">MF</dfn> = *<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="215">215</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col1 decl" id="51MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="51MFI" data-ref-filename="51MFI">MFI</dfn>    = <a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF" data-ref-filename="50MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="216">216</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col2 decl" id="52Reserved" title='Reserved' data-type='const llvm::BitVector' data-ref="52Reserved" data-ref-filename="52Reserved">Reserved</dfn> = <a class="member field" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo::RI" title='llvm::Mips16InstrInfo::RI' data-ref="llvm::Mips16InstrInfo::RI" data-ref-filename="llvm..Mips16InstrInfo..RI">RI</a>.<a class="virtual ref fn" href="MipsRegisterInfo.h.html#_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(<a class="local col0 ref" href="#50MF" title='MF' data-ref="50MF" data-ref-filename="50MF">MF</a>);</td></tr>
<tr><th id="217">217</th><td>  <em>bool</em> <dfn class="local col3 decl" id="53SaveS2" title='SaveS2' data-type='bool' data-ref="53SaveS2" data-ref-filename="53SaveS2">SaveS2</dfn> = <a class="local col2 ref" href="#52Reserved" title='Reserved' data-ref="52Reserved" data-ref-filename="52Reserved">Reserved</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::S2" title='llvm::Mips::S2' data-ref="llvm::Mips::S2" data-ref-filename="llvm..Mips..S2">S2</a>]</a>;</td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col4 decl" id="54MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="54MIB" data-ref-filename="54MIB">MIB</dfn>;</td></tr>
<tr><th id="219">219</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55Opc" title='Opc' data-type='unsigned int' data-ref="55Opc" data-ref-filename="55Opc">Opc</dfn> = ((<a class="local col6 ref" href="#46FrameSize" title='FrameSize' data-ref="46FrameSize" data-ref-filename="46FrameSize">FrameSize</a> &lt;= <var>128</var>) &amp;&amp; !<a class="local col3 ref" href="#53SaveS2" title='SaveS2' data-ref="53SaveS2" data-ref-filename="53SaveS2">SaveS2</a>)? <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Save16" title='llvm::Mips::Save16' data-ref="llvm::Mips::Save16" data-ref-filename="llvm..Mips..Save16">Save16</a>:<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SaveX16" title='llvm::Mips::SaveX16' data-ref="llvm::Mips::SaveX16" data-ref-filename="llvm..Mips..SaveX16">SaveX16</a>;</td></tr>
<tr><th id="220">220</th><td>  <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB" data-ref-filename="54MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#48I" title='I' data-ref="48I" data-ref-filename="48I">I</a>, <a class="local col9 ref" href="#49DL" title='DL' data-ref="49DL" data-ref-filename="49DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#55Opc" title='Opc' data-ref="55Opc" data-ref-filename="55Opc">Opc</a>));</td></tr>
<tr><th id="221">221</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo" data-ref-filename="llvm..CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col6 decl" id="56CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="56CSI" data-ref-filename="56CSI">CSI</dfn> = <a class="local col1 ref" href="#51MFI" title='MFI' data-ref="51MFI" data-ref-filename="51MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" data-ref-filename="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="222">222</th><td>  <a class="tu ref fn" href="#_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj" title='addSaveRestoreRegs' data-use='c' data-ref="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj" data-ref-filename="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj">addSaveRestoreRegs</a>(<span class='refarg'><a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB" data-ref-filename="54MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col6 ref" href="#56CSI" title='CSI' data-ref="56CSI" data-ref-filename="56CSI">CSI</a>);</td></tr>
<tr><th id="223">223</th><td>  <b>if</b> (<a class="local col3 ref" href="#53SaveS2" title='SaveS2' data-ref="53SaveS2" data-ref-filename="53SaveS2">SaveS2</a>)</td></tr>
<tr><th id="224">224</th><td>    <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB" data-ref-filename="54MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::S2" title='llvm::Mips::S2' data-ref="llvm::Mips::S2" data-ref-filename="llvm..Mips..S2">S2</a>);</td></tr>
<tr><th id="225">225</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>11</var>&gt;(<a class="local col6 ref" href="#46FrameSize" title='FrameSize' data-ref="46FrameSize" data-ref-filename="46FrameSize">FrameSize</a>))</td></tr>
<tr><th id="226">226</th><td>    <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB" data-ref-filename="54MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#46FrameSize" title='FrameSize' data-ref="46FrameSize" data-ref-filename="46FrameSize">FrameSize</a>);</td></tr>
<tr><th id="227">227</th><td>  <b>else</b> {</td></tr>
<tr><th id="228">228</th><td>    <em>int</em> <dfn class="local col7 decl" id="57Base" title='Base' data-type='int' data-ref="57Base" data-ref-filename="57Base">Base</dfn> = <var>2040</var>; <i>// should create template function like isUInt that</i></td></tr>
<tr><th id="229">229</th><td>                     <i>// returns largest possible n bit unsigned integer</i></td></tr>
<tr><th id="230">230</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="58Remainder" title='Remainder' data-type='int64_t' data-ref="58Remainder" data-ref-filename="58Remainder">Remainder</dfn> = <a class="local col6 ref" href="#46FrameSize" title='FrameSize' data-ref="46FrameSize" data-ref-filename="46FrameSize">FrameSize</a> - <a class="local col7 ref" href="#57Base" title='Base' data-ref="57Base" data-ref-filename="57Base">Base</a>;</td></tr>
<tr><th id="231">231</th><td>    <a class="local col4 ref" href="#54MIB" title='MIB' data-ref="54MIB" data-ref-filename="54MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#57Base" title='Base' data-ref="57Base" data-ref-filename="57Base">Base</a>);</td></tr>
<tr><th id="232">232</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(-<a class="local col8 ref" href="#58Remainder" title='Remainder' data-ref="58Remainder" data-ref-filename="58Remainder">Remainder</a>))</td></tr>
<tr><th id="233">233</th><td>      <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</a>(<span class='refarg'><a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#48I" title='I' data-ref="48I" data-ref-filename="48I">I</a>, -<a class="local col8 ref" href="#58Remainder" title='Remainder' data-ref="58Remainder" data-ref-filename="58Remainder">Remainder</a>);</td></tr>
<tr><th id="234">234</th><td>    <b>else</b></td></tr>
<tr><th id="235">235</th><td>      <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::Mips16InstrInfo::adjustStackPtrBig' data-ref="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">adjustStackPtrBig</a>(<a class="local col5 ref" href="#45SP" title='SP' data-ref="45SP" data-ref-filename="45SP">SP</a>, -<a class="local col8 ref" href="#58Remainder" title='Remainder' data-ref="58Remainder" data-ref-filename="58Remainder">Remainder</a>, <span class='refarg'><a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#48I" title='I' data-ref="48I" data-ref-filename="48I">I</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::V0" title='llvm::Mips::V0' data-ref="llvm::Mips::V0" data-ref-filename="llvm..Mips..V0">V0</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::V1" title='llvm::Mips::V1' data-ref="llvm::Mips::V1" data-ref-filename="llvm..Mips..V1">V1</a>);</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i>// Adjust SP by FrameSize bytes. Restore RA, S0, S1</i></td></tr>
<tr><th id="240">240</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::restoreFrame' data-ref="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo12restoreFrameEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">restoreFrame</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="59SP" title='SP' data-type='unsigned int' data-ref="59SP" data-ref-filename="59SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="60FrameSize" title='FrameSize' data-type='int64_t' data-ref="60FrameSize" data-ref-filename="60FrameSize">FrameSize</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="61MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="61MBB" data-ref-filename="61MBB">MBB</dfn>,</td></tr>
<tr><th id="242">242</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="62I" title='I' data-type='MachineBasicBlock::iterator' data-ref="62I" data-ref-filename="62I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="63DL" title='DL' data-type='llvm::DebugLoc' data-ref="63DL" data-ref-filename="63DL">DL</dfn> = <a class="local col2 ref" href="#62I" title='I' data-ref="62I" data-ref-filename="62I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB" data-ref-filename="61MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() ? <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#62I" title='I' data-ref="62I" data-ref-filename="62I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>() : <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>);</td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="64MF" title='MF' data-type='llvm::MachineFunction *' data-ref="64MF" data-ref-filename="64MF">MF</dfn> = <a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB" data-ref-filename="61MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="245">245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col5 decl" id="65MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="65MFI" data-ref-filename="65MFI">MFI</dfn>    = <a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF" data-ref-filename="64MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="246">246</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col6 decl" id="66Reserved" title='Reserved' data-type='const llvm::BitVector' data-ref="66Reserved" data-ref-filename="66Reserved">Reserved</dfn> = <a class="member field" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo::RI" title='llvm::Mips16InstrInfo::RI' data-ref="llvm::Mips16InstrInfo::RI" data-ref-filename="llvm..Mips16InstrInfo..RI">RI</a>.<a class="virtual ref fn" href="MipsRegisterInfo.h.html#_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::MipsRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(*<a class="local col4 ref" href="#64MF" title='MF' data-ref="64MF" data-ref-filename="64MF">MF</a>);</td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <dfn class="local col7 decl" id="67SaveS2" title='SaveS2' data-type='bool' data-ref="67SaveS2" data-ref-filename="67SaveS2">SaveS2</dfn> = <a class="local col6 ref" href="#66Reserved" title='Reserved' data-ref="66Reserved" data-ref-filename="66Reserved">Reserved</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::S2" title='llvm::Mips::S2' data-ref="llvm::Mips::S2" data-ref-filename="llvm..Mips..S2">S2</a>]</a>;</td></tr>
<tr><th id="248">248</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col8 decl" id="68MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="68MIB" data-ref-filename="68MIB">MIB</dfn>;</td></tr>
<tr><th id="249">249</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69Opc" title='Opc' data-type='unsigned int' data-ref="69Opc" data-ref-filename="69Opc">Opc</dfn> = ((<a class="local col0 ref" href="#60FrameSize" title='FrameSize' data-ref="60FrameSize" data-ref-filename="60FrameSize">FrameSize</a> &lt;= <var>128</var>) &amp;&amp; !<a class="local col7 ref" href="#67SaveS2" title='SaveS2' data-ref="67SaveS2" data-ref-filename="67SaveS2">SaveS2</a>)?</td></tr>
<tr><th id="250">250</th><td>    <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Restore16" title='llvm::Mips::Restore16' data-ref="llvm::Mips::Restore16" data-ref-filename="llvm..Mips..Restore16">Restore16</a>:<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::RestoreX16" title='llvm::Mips::RestoreX16' data-ref="llvm::Mips::RestoreX16" data-ref-filename="llvm..Mips..RestoreX16">RestoreX16</a>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>11</var>&gt;(<a class="local col0 ref" href="#60FrameSize" title='FrameSize' data-ref="60FrameSize" data-ref-filename="60FrameSize">FrameSize</a>)) {</td></tr>
<tr><th id="253">253</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="70Base" title='Base' data-type='unsigned int' data-ref="70Base" data-ref-filename="70Base">Base</dfn> = <var>2040</var>;</td></tr>
<tr><th id="254">254</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="71Remainder" title='Remainder' data-type='int64_t' data-ref="71Remainder" data-ref-filename="71Remainder">Remainder</dfn> = <a class="local col0 ref" href="#60FrameSize" title='FrameSize' data-ref="60FrameSize" data-ref-filename="60FrameSize">FrameSize</a> - <a class="local col0 ref" href="#70Base" title='Base' data-ref="70Base" data-ref-filename="70Base">Base</a>;</td></tr>
<tr><th id="255">255</th><td>    <a class="local col0 ref" href="#60FrameSize" title='FrameSize' data-ref="60FrameSize" data-ref-filename="60FrameSize">FrameSize</a> = <a class="local col0 ref" href="#70Base" title='Base' data-ref="70Base" data-ref-filename="70Base">Base</a>; <i>// should create template function like isUInt that</i></td></tr>
<tr><th id="256">256</th><td>                     <i>// returns largest possible n bit unsigned integer</i></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#71Remainder" title='Remainder' data-ref="71Remainder" data-ref-filename="71Remainder">Remainder</a>))</td></tr>
<tr><th id="259">259</th><td>      <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</a>(<span class='refarg'><a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB" data-ref-filename="61MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62I" title='I' data-ref="62I" data-ref-filename="62I">I</a>, <a class="local col1 ref" href="#71Remainder" title='Remainder' data-ref="71Remainder" data-ref-filename="71Remainder">Remainder</a>);</td></tr>
<tr><th id="260">260</th><td>    <b>else</b></td></tr>
<tr><th id="261">261</th><td>      <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::Mips16InstrInfo::adjustStackPtrBig' data-ref="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">adjustStackPtrBig</a>(<a class="local col9 ref" href="#59SP" title='SP' data-ref="59SP" data-ref-filename="59SP">SP</a>, <a class="local col1 ref" href="#71Remainder" title='Remainder' data-ref="71Remainder" data-ref-filename="71Remainder">Remainder</a>, <span class='refarg'><a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB" data-ref-filename="61MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62I" title='I' data-ref="62I" data-ref-filename="62I">I</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::A0" title='llvm::Mips::A0' data-ref="llvm::Mips::A0" data-ref-filename="llvm..Mips..A0">A0</a>, <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::A1" title='llvm::Mips::A1' data-ref="llvm::Mips::A1" data-ref-filename="llvm..Mips..A1">A1</a>);</td></tr>
<tr><th id="262">262</th><td>  }</td></tr>
<tr><th id="263">263</th><td>  <a class="local col8 ref" href="#68MIB" title='MIB' data-ref="68MIB" data-ref-filename="68MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#61MBB" title='MBB' data-ref="61MBB" data-ref-filename="61MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62I" title='I' data-ref="62I" data-ref-filename="62I">I</a>, <a class="local col3 ref" href="#63DL" title='DL' data-ref="63DL" data-ref-filename="63DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#69Opc" title='Opc' data-ref="69Opc" data-ref-filename="69Opc">Opc</a>));</td></tr>
<tr><th id="264">264</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::CalleeSavedInfo" title='llvm::CalleeSavedInfo' data-ref="llvm::CalleeSavedInfo" data-ref-filename="llvm..CalleeSavedInfo">CalleeSavedInfo</a>&gt; &amp;<dfn class="local col2 decl" id="72CSI" title='CSI' data-type='const std::vector&lt;CalleeSavedInfo&gt; &amp;' data-ref="72CSI" data-ref-filename="72CSI">CSI</dfn> = <a class="local col5 ref" href="#65MFI" title='MFI' data-ref="65MFI" data-ref-filename="65MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" title='llvm::MachineFrameInfo::getCalleeSavedInfo' data-ref="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv" data-ref-filename="_ZN4llvm16MachineFrameInfo18getCalleeSavedInfoEv">getCalleeSavedInfo</a>();</td></tr>
<tr><th id="265">265</th><td>  <a class="tu ref fn" href="#_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj" title='addSaveRestoreRegs' data-use='c' data-ref="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj" data-ref-filename="_ZL18addSaveRestoreRegsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_15CalleeSavedInfoEEEj">addSaveRestoreRegs</a>(<span class='refarg'><a class="local col8 ref" href="#68MIB" title='MIB' data-ref="68MIB" data-ref-filename="68MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col2 ref" href="#72CSI" title='CSI' data-ref="72CSI" data-ref-filename="72CSI">CSI</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col7 ref" href="#67SaveS2" title='SaveS2' data-ref="67SaveS2" data-ref-filename="67SaveS2">SaveS2</a>)</td></tr>
<tr><th id="267">267</th><td>    <a class="local col8 ref" href="#68MIB" title='MIB' data-ref="68MIB" data-ref-filename="68MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::S2" title='llvm::Mips::S2' data-ref="llvm::Mips::S2" data-ref-filename="llvm..Mips..S2">S2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="268">268</th><td>  <a class="local col8 ref" href="#68MIB" title='MIB' data-ref="68MIB" data-ref-filename="68MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#60FrameSize" title='FrameSize' data-ref="60FrameSize" data-ref-filename="60FrameSize">FrameSize</a>);</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>// Adjust SP by Amount bytes where bytes can be up to 32bit number.</i></td></tr>
<tr><th id="272">272</th><td><i>// This can only be called at times that we know that there is at least one free</i></td></tr>
<tr><th id="273">273</th><td><i>// register.</i></td></tr>
<tr><th id="274">274</th><td><i>// This is clearly safe at prologue and epilogue.</i></td></tr>
<tr><th id="275">275</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::Mips16InstrInfo::adjustStackPtrBig' data-ref="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo17adjustStackPtrBigEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">adjustStackPtrBig</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="73SP" title='SP' data-type='unsigned int' data-ref="73SP" data-ref-filename="73SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="74Amount" title='Amount' data-type='int64_t' data-ref="74Amount" data-ref-filename="74Amount">Amount</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="75MBB" data-ref-filename="75MBB">MBB</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="76I" title='I' data-type='MachineBasicBlock::iterator' data-ref="76I" data-ref-filename="76I">I</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                        <em>unsigned</em> <dfn class="local col7 decl" id="77Reg1" title='Reg1' data-type='unsigned int' data-ref="77Reg1" data-ref-filename="77Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="78Reg2" title='Reg2' data-type='unsigned int' data-ref="78Reg2" data-ref-filename="78Reg2">Reg2</dfn>) <em>const</em> {</td></tr>
<tr><th id="279">279</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="79DL" title='DL' data-type='llvm::DebugLoc' data-ref="79DL" data-ref-filename="79DL">DL</dfn>;</td></tr>
<tr><th id="280">280</th><td>  <i>//</i></td></tr>
<tr><th id="281">281</th><td><i>  // li reg1, constant</i></td></tr>
<tr><th id="282">282</th><td><i>  // move reg2, sp</i></td></tr>
<tr><th id="283">283</th><td><i>  // add reg1, reg1, reg2</i></td></tr>
<tr><th id="284">284</th><td><i>  // move sp, reg1</i></td></tr>
<tr><th id="285">285</th><td><i>  //</i></td></tr>
<tr><th id="286">286</th><td><i>  //</i></td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="80MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="80MIB1" data-ref-filename="80MIB1">MIB1</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB" data-ref-filename="75MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76I" title='I' data-ref="76I" data-ref-filename="76I">I</a>, <a class="local col9 ref" href="#79DL" title='DL' data-ref="79DL" data-ref-filename="79DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LwConstant32" title='llvm::Mips::LwConstant32' data-ref="llvm::Mips::LwConstant32" data-ref-filename="llvm..Mips..LwConstant32">LwConstant32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#77Reg1" title='Reg1' data-ref="77Reg1" data-ref-filename="77Reg1">Reg1</a>);</td></tr>
<tr><th id="288">288</th><td>  <a class="local col0 ref" href="#80MIB1" title='MIB1' data-ref="80MIB1" data-ref-filename="80MIB1">MIB1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#74Amount" title='Amount' data-ref="74Amount" data-ref-filename="74Amount">Amount</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="289">289</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="81MIB2" title='MIB2' data-type='llvm::MachineInstrBuilder' data-ref="81MIB2" data-ref-filename="81MIB2">MIB2</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB" data-ref-filename="75MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76I" title='I' data-ref="76I" data-ref-filename="76I">I</a>, <a class="local col9 ref" href="#79DL" title='DL' data-ref="79DL" data-ref-filename="79DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::MoveR3216" title='llvm::Mips::MoveR3216' data-ref="llvm::Mips::MoveR3216" data-ref-filename="llvm..Mips..MoveR3216">MoveR3216</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#78Reg2" title='Reg2' data-ref="78Reg2" data-ref-filename="78Reg2">Reg2</a>);</td></tr>
<tr><th id="290">290</th><td>  <a class="local col1 ref" href="#81MIB2" title='MIB2' data-ref="81MIB2" data-ref-filename="81MIB2">MIB2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP" title='llvm::Mips::SP' data-ref="llvm::Mips::SP" data-ref-filename="llvm..Mips..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="291">291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="82MIB3" title='MIB3' data-type='llvm::MachineInstrBuilder' data-ref="82MIB3" data-ref-filename="82MIB3">MIB3</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB" data-ref-filename="75MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76I" title='I' data-ref="76I" data-ref-filename="76I">I</a>, <a class="local col9 ref" href="#79DL" title='DL' data-ref="79DL" data-ref-filename="79DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::AdduRxRyRz16" title='llvm::Mips::AdduRxRyRz16' data-ref="llvm::Mips::AdduRxRyRz16" data-ref-filename="llvm..Mips..AdduRxRyRz16">AdduRxRyRz16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#77Reg1" title='Reg1' data-ref="77Reg1" data-ref-filename="77Reg1">Reg1</a>);</td></tr>
<tr><th id="292">292</th><td>  <a class="local col2 ref" href="#82MIB3" title='MIB3' data-ref="82MIB3" data-ref-filename="82MIB3">MIB3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#77Reg1" title='Reg1' data-ref="77Reg1" data-ref-filename="77Reg1">Reg1</a>);</td></tr>
<tr><th id="293">293</th><td>  <a class="local col2 ref" href="#82MIB3" title='MIB3' data-ref="82MIB3" data-ref-filename="82MIB3">MIB3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#78Reg2" title='Reg2' data-ref="78Reg2" data-ref-filename="78Reg2">Reg2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="294">294</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="83MIB4" title='MIB4' data-type='llvm::MachineInstrBuilder' data-ref="83MIB4" data-ref-filename="83MIB4">MIB4</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#75MBB" title='MBB' data-ref="75MBB" data-ref-filename="75MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#76I" title='I' data-ref="76I" data-ref-filename="76I">I</a>, <a class="local col9 ref" href="#79DL" title='DL' data-ref="79DL" data-ref-filename="79DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Move32R16" title='llvm::Mips::Move32R16' data-ref="llvm::Mips::Move32R16" data-ref-filename="llvm..Mips..Move32R16">Move32R16</a>),</td></tr>
<tr><th id="295">295</th><td>                                                     <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP" title='llvm::Mips::SP' data-ref="llvm::Mips::SP" data-ref-filename="llvm..Mips..SP">SP</a>);</td></tr>
<tr><th id="296">296</th><td>  <a class="local col3 ref" href="#83MIB4" title='MIB4' data-ref="83MIB4" data-ref-filename="83MIB4">MIB4</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#77Reg1" title='Reg1' data-ref="77Reg1" data-ref-filename="77Reg1">Reg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="297">297</th><td>}</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtrBigUnrestricted' data-ref="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtrBigUnrestricted</dfn>(</td></tr>
<tr><th id="300">300</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="84SP" title='SP' data-type='unsigned int' data-ref="84SP" data-ref-filename="84SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="85Amount" title='Amount' data-type='int64_t' data-ref="85Amount" data-ref-filename="85Amount">Amount</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="86MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="86MBB" data-ref-filename="86MBB">MBB</dfn>,</td></tr>
<tr><th id="301">301</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="87I" title='I' data-type='MachineBasicBlock::iterator' data-ref="87I" data-ref-filename="87I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="302">302</th><td>   <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"adjust stack pointer amount exceeded"</q>);</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i class="doc">/// Adjust SP by Amount bytes.</i></td></tr>
<tr><th id="306">306</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtr' data-ref="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="88SP" title='SP' data-type='unsigned int' data-ref="88SP" data-ref-filename="88SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="89Amount" title='Amount' data-type='int64_t' data-ref="89Amount" data-ref-filename="89Amount">Amount</dfn>,</td></tr>
<tr><th id="307">307</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="90MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="90MBB" data-ref-filename="90MBB">MBB</dfn>,</td></tr>
<tr><th id="308">308</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="91I" title='I' data-type='MachineBasicBlock::iterator' data-ref="91I" data-ref-filename="91I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="309">309</th><td>  <b>if</b> (<a class="local col9 ref" href="#89Amount" title='Amount' data-ref="89Amount" data-ref-filename="89Amount">Amount</a> == <var>0</var>)</td></tr>
<tr><th id="310">310</th><td>    <b>return</b>;</td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col9 ref" href="#89Amount" title='Amount' data-ref="89Amount" data-ref-filename="89Amount">Amount</a>))  <i>// need to change to addiu sp, ....and isInt&lt;16&gt;</i></td></tr>
<tr><th id="313">313</th><td>    <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</a>(<span class='refarg'><a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91I" title='I' data-ref="91I" data-ref-filename="91I">I</a>, <a class="local col9 ref" href="#89Amount" title='Amount' data-ref="89Amount" data-ref-filename="89Amount">Amount</a>);</td></tr>
<tr><th id="314">314</th><td>  <b>else</b></td></tr>
<tr><th id="315">315</th><td>    <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Mips16InstrInfo::adjustStackPtrBigUnrestricted' data-ref="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm15Mips16InstrInfo29adjustStackPtrBigUnrestrictedEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtrBigUnrestricted</a>(<a class="local col8 ref" href="#88SP" title='SP' data-ref="88SP" data-ref-filename="88SP">SP</a>, <a class="local col9 ref" href="#89Amount" title='Amount' data-ref="89Amount" data-ref-filename="89Amount">Amount</a>, <span class='refarg'><a class="local col0 ref" href="#90MBB" title='MBB' data-ref="90MBB" data-ref-filename="90MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#91I" title='I' data-ref="91I" data-ref-filename="91I">I</a>);</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i class="doc">/// This function generates the sequence of instructions needed to get the</i></td></tr>
<tr><th id="319">319</th><td><i class="doc">/// result of adding register REG and immediate IMM.</i></td></tr>
<tr><th id="320">320</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj" title='llvm::Mips16InstrInfo::loadImmediate' data-ref="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo13loadImmediateEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERj">loadImmediate</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="92FrameReg" title='FrameReg' data-type='unsigned int' data-ref="92FrameReg" data-ref-filename="92FrameReg">FrameReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="93Imm" title='Imm' data-type='int64_t' data-ref="93Imm" data-ref-filename="93Imm">Imm</dfn>,</td></tr>
<tr><th id="321">321</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="94MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="94MBB" data-ref-filename="94MBB">MBB</dfn>,</td></tr>
<tr><th id="322">322</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="95II" title='II' data-type='MachineBasicBlock::iterator' data-ref="95II" data-ref-filename="95II">II</dfn>,</td></tr>
<tr><th id="323">323</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="96DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="96DL" data-ref-filename="96DL">DL</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col7 decl" id="97NewImm" title='NewImm' data-type='unsigned int &amp;' data-ref="97NewImm" data-ref-filename="97NewImm">NewImm</dfn>) <em>const</em> {</td></tr>
<tr><th id="325">325</th><td>  <i>//</i></td></tr>
<tr><th id="326">326</th><td><i>  // given original instruction is:</i></td></tr>
<tr><th id="327">327</th><td><i>  // Instr rx, T[offset] where offset is too big.</i></td></tr>
<tr><th id="328">328</th><td><i>  //</i></td></tr>
<tr><th id="329">329</th><td><i>  // lo = offset &amp; 0xFFFF</i></td></tr>
<tr><th id="330">330</th><td><i>  // hi = ((offset &gt;&gt; 16) + (lo &gt;&gt; 15)) &amp; 0xFFFF;</i></td></tr>
<tr><th id="331">331</th><td><i>  //</i></td></tr>
<tr><th id="332">332</th><td><i>  // let T = temporary register</i></td></tr>
<tr><th id="333">333</th><td><i>  // li T, hi</i></td></tr>
<tr><th id="334">334</th><td><i>  // shl T, 16</i></td></tr>
<tr><th id="335">335</th><td><i>  // add T, Rx, T</i></td></tr>
<tr><th id="336">336</th><td><i>  //</i></td></tr>
<tr><th id="337">337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavengerC1Ev" title='llvm::RegScavenger::RegScavenger' data-ref="_ZN4llvm12RegScavengerC1Ev" data-ref-filename="_ZN4llvm12RegScavengerC1Ev"></a><dfn class="local col8 decl" id="98rs" title='rs' data-type='llvm::RegScavenger' data-ref="98rs" data-ref-filename="98rs">rs</dfn>;</td></tr>
<tr><th id="338">338</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col9 decl" id="99lo" title='lo' data-type='int32_t' data-ref="99lo" data-ref-filename="99lo">lo</dfn> = <a class="local col3 ref" href="#93Imm" title='Imm' data-ref="93Imm" data-ref-filename="93Imm">Imm</a> &amp; <var>0xFFFF</var>;</td></tr>
<tr><th id="339">339</th><td>  <a class="local col7 ref" href="#97NewImm" title='NewImm' data-ref="97NewImm" data-ref-filename="97NewImm">NewImm</a> = <a class="local col9 ref" href="#99lo" title='lo' data-ref="99lo" data-ref-filename="99lo">lo</a>;</td></tr>
<tr><th id="340">340</th><td>  <em>int</em> <dfn class="local col0 decl" id="100Reg" title='Reg' data-type='int' data-ref="100Reg" data-ref-filename="100Reg">Reg</dfn> =<var>0</var>;</td></tr>
<tr><th id="341">341</th><td>  <em>int</em> <dfn class="local col1 decl" id="101SpReg" title='SpReg' data-type='int' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <a class="local col8 ref" href="#98rs" title='rs' data-ref="98rs" data-ref-filename="98rs">rs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" title='llvm::RegScavenger::enterBasicBlock' data-ref="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12RegScavenger15enterBasicBlockERNS_17MachineBasicBlockE">enterBasicBlock</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>);</td></tr>
<tr><th id="344">344</th><td>  <a class="local col8 ref" href="#98rs" title='rs' data-ref="98rs" data-ref-filename="98rs">rs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::RegScavenger::forward' data-ref="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm12RegScavenger7forwardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">forward</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>);</td></tr>
<tr><th id="345">345</th><td>  <i>//</i></td></tr>
<tr><th id="346">346</th><td><i>  // We need to know which registers can be used, in the case where there</i></td></tr>
<tr><th id="347">347</th><td><i>  // are not enough free registers. We exclude all registers that</i></td></tr>
<tr><th id="348">348</th><td><i>  // are used in the instruction that we are helping.</i></td></tr>
<tr><th id="349">349</th><td><i>  //  // Consider all allocatable registers in the register class initially</i></td></tr>
<tr><th id="350">350</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col2 decl" id="102Candidates" title='Candidates' data-type='llvm::BitVector' data-ref="102Candidates" data-ref-filename="102Candidates">Candidates</dfn> =</td></tr>
<tr><th id="351">351</th><td>      <a class="member field" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo::RI" title='llvm::Mips16InstrInfo::RI' data-ref="llvm::Mips16InstrInfo::RI" data-ref-filename="llvm..Mips16InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableSet' data-ref="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getAllocatableSetERKNS_15MachineFunctionEPKNS_19TargetRegisterClassE">getAllocatableSet</a></td></tr>
<tr><th id="352">352</th><td>      (*<a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>);</td></tr>
<tr><th id="353">353</th><td>  <i>// Exclude all the registers being used by the instruction.</i></td></tr>
<tr><th id="354">354</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="103i" title='i' data-type='unsigned int' data-ref="103i" data-ref-filename="103i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="104e" title='e' data-type='unsigned int' data-ref="104e" data-ref-filename="104e">e</dfn> = <a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#103i" title='i' data-ref="103i" data-ref-filename="103i">i</a> != <a class="local col4 ref" href="#104e" title='e' data-ref="104e" data-ref-filename="104e">e</a>; ++<a class="local col3 ref" href="#103i" title='i' data-ref="103i" data-ref-filename="103i">i</a>) {</td></tr>
<tr><th id="355">355</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="105MO" data-ref-filename="105MO">MO</dfn> = <a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#103i" title='i' data-ref="103i" data-ref-filename="103i">i</a>);</td></tr>
<tr><th id="356">356</th><td>    <b>if</b> (<a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var> &amp;&amp; !<a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="357">357</th><td>        !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="358">358</th><td>      <a class="local col2 ref" href="#102Candidates" title='Candidates' data-ref="102Candidates" data-ref-filename="102Candidates">Candidates</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj" data-ref-filename="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="359">359</th><td>  }</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i>// If the same register was used and defined in an instruction, then</i></td></tr>
<tr><th id="362">362</th><td><i>  // it will not be in the list of candidates.</i></td></tr>
<tr><th id="363">363</th><td><i>  //</i></td></tr>
<tr><th id="364">364</th><td><i>  // we need to analyze the instruction that we are helping.</i></td></tr>
<tr><th id="365">365</th><td><i>  // we need to know if it defines register x but register x is not</i></td></tr>
<tr><th id="366">366</th><td><i>  // present as an operand of the instruction. this tells</i></td></tr>
<tr><th id="367">367</th><td><i>  // whether the register is live before the instruction. if it's not</i></td></tr>
<tr><th id="368">368</th><td><i>  // then we don't need to save it in case there are no free registers.</i></td></tr>
<tr><th id="369">369</th><td>  <em>int</em> <dfn class="local col6 decl" id="106DefReg" title='DefReg' data-type='int' data-ref="106DefReg" data-ref-filename="106DefReg">DefReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="370">370</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="107i" title='i' data-type='unsigned int' data-ref="107i" data-ref-filename="107i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="108e" title='e' data-type='unsigned int' data-ref="108e" data-ref-filename="108e">e</dfn> = <a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#107i" title='i' data-ref="107i" data-ref-filename="107i">i</a> != <a class="local col8 ref" href="#108e" title='e' data-ref="108e" data-ref-filename="108e">e</a>; ++<a class="local col7 ref" href="#107i" title='i' data-ref="107i" data-ref-filename="107i">i</a>) {</td></tr>
<tr><th id="371">371</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="109MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="109MO" data-ref-filename="109MO">MO</dfn> = <a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#107i" title='i' data-ref="107i" data-ref-filename="107i">i</a>);</td></tr>
<tr><th id="372">372</th><td>    <b>if</b> (<a class="local col9 ref" href="#109MO" title='MO' data-ref="109MO" data-ref-filename="109MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#109MO" title='MO' data-ref="109MO" data-ref-filename="109MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="373">373</th><td>      <a class="local col6 ref" href="#106DefReg" title='DefReg' data-ref="106DefReg" data-ref-filename="106DefReg">DefReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#109MO" title='MO' data-ref="109MO" data-ref-filename="109MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="374">374</th><td>      <b>break</b>;</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col0 decl" id="110Available" title='Available' data-type='llvm::BitVector' data-ref="110Available" data-ref-filename="110Available">Available</dfn> = <a class="local col8 ref" href="#98rs" title='rs' data-ref="98rs" data-ref-filename="98rs">rs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterScavenging.h.html#_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE" title='llvm::RegScavenger::getRegsAvailable' data-ref="_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm12RegScavenger16getRegsAvailableEPKNS_19TargetRegisterClassE">getRegsAvailable</a>(&amp;<span class="namespace">Mips::</span><a class="ref" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::CPU16RegsRegClass" title='llvm::Mips::CPU16RegsRegClass' data-ref="llvm::Mips::CPU16RegsRegClass" data-ref-filename="llvm..Mips..CPU16RegsRegClass">CPU16RegsRegClass</a>);</td></tr>
<tr><th id="379">379</th><td>  <a class="local col0 ref" href="#110Available" title='Available' data-ref="110Available" data-ref-filename="110Available">Available</a> <a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraNERKS0_" title='llvm::BitVector::operator&amp;=' data-ref="_ZN4llvm9BitVectoraNERKS0_" data-ref-filename="_ZN4llvm9BitVectoraNERKS0_">&amp;=</a> <a class="local col2 ref" href="#102Candidates" title='Candidates' data-ref="102Candidates" data-ref-filename="102Candidates">Candidates</a>;</td></tr>
<tr><th id="380">380</th><td>  <i>//</i></td></tr>
<tr><th id="381">381</th><td><i>  // we use T0 for the first register, if we need to save something away.</i></td></tr>
<tr><th id="382">382</th><td><i>  // we use T1 for the second register, if we need to save something away.</i></td></tr>
<tr><th id="383">383</th><td><i>  //</i></td></tr>
<tr><th id="384">384</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111FirstRegSaved" title='FirstRegSaved' data-type='unsigned int' data-ref="111FirstRegSaved" data-ref-filename="111FirstRegSaved">FirstRegSaved</dfn> =<var>0</var>, <dfn class="local col2 decl" id="112SecondRegSaved" title='SecondRegSaved' data-type='unsigned int' data-ref="112SecondRegSaved" data-ref-filename="112SecondRegSaved">SecondRegSaved</dfn>=<var>0</var>;</td></tr>
<tr><th id="385">385</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113FirstRegSavedTo" title='FirstRegSavedTo' data-type='unsigned int' data-ref="113FirstRegSavedTo" data-ref-filename="113FirstRegSavedTo">FirstRegSavedTo</dfn> = <var>0</var>, <dfn class="local col4 decl" id="114SecondRegSavedTo" title='SecondRegSavedTo' data-type='unsigned int' data-ref="114SecondRegSavedTo" data-ref-filename="114SecondRegSavedTo">SecondRegSavedTo</dfn> = <var>0</var>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a> = <a class="local col0 ref" href="#110Available" title='Available' data-ref="110Available" data-ref-filename="110Available">Available</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv" data-ref-filename="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a> == -<var>1</var>) {</td></tr>
<tr><th id="390">390</th><td>    <a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a> = <a class="local col2 ref" href="#102Candidates" title='Candidates' data-ref="102Candidates" data-ref-filename="102Candidates">Candidates</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv" data-ref-filename="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="391">391</th><td>    <a class="local col2 ref" href="#102Candidates" title='Candidates' data-ref="102Candidates" data-ref-filename="102Candidates">Candidates</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj" data-ref-filename="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>);</td></tr>
<tr><th id="392">392</th><td>    <b>if</b> (<a class="local col6 ref" href="#106DefReg" title='DefReg' data-ref="106DefReg" data-ref-filename="106DefReg">DefReg</a> != <a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>) {</td></tr>
<tr><th id="393">393</th><td>      <a class="local col1 ref" href="#111FirstRegSaved" title='FirstRegSaved' data-ref="111FirstRegSaved" data-ref-filename="111FirstRegSaved">FirstRegSaved</a> = <a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>;</td></tr>
<tr><th id="394">394</th><td>      <a class="local col3 ref" href="#113FirstRegSavedTo" title='FirstRegSavedTo' data-ref="113FirstRegSavedTo" data-ref-filename="113FirstRegSavedTo">FirstRegSavedTo</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::T0" title='llvm::Mips::T0' data-ref="llvm::Mips::T0" data-ref-filename="llvm..Mips..T0">T0</a>;</td></tr>
<tr><th id="395">395</th><td>      <a class="virtual member fn" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#113FirstRegSavedTo" title='FirstRegSavedTo' data-ref="113FirstRegSavedTo" data-ref-filename="113FirstRegSavedTo">FirstRegSavedTo</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#111FirstRegSaved" title='FirstRegSaved' data-ref="111FirstRegSaved" data-ref-filename="111FirstRegSaved">FirstRegSaved</a>, <b>true</b>);</td></tr>
<tr><th id="396">396</th><td>    }</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td>  <b>else</b></td></tr>
<tr><th id="399">399</th><td>    <a class="local col0 ref" href="#110Available" title='Available' data-ref="110Available" data-ref-filename="110Available">Available</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj" data-ref-filename="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>);</td></tr>
<tr><th id="400">400</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LwConstant32" title='llvm::Mips::LwConstant32' data-ref="llvm::Mips::LwConstant32" data-ref-filename="llvm..Mips..LwConstant32">LwConstant32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#93Imm" title='Imm' data-ref="93Imm" data-ref-filename="93Imm">Imm</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="401">401</th><td>  <a class="local col7 ref" href="#97NewImm" title='NewImm' data-ref="97NewImm" data-ref-filename="97NewImm">NewImm</a> = <var>0</var>;</td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (<a class="local col2 ref" href="#92FrameReg" title='FrameReg' data-ref="92FrameReg" data-ref-filename="92FrameReg">FrameReg</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP" title='llvm::Mips::SP' data-ref="llvm::Mips::SP" data-ref-filename="llvm..Mips..SP">SP</a>) {</td></tr>
<tr><th id="403">403</th><td>    <a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a> = <a class="local col0 ref" href="#110Available" title='Available' data-ref="110Available" data-ref-filename="110Available">Available</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv" data-ref-filename="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (<a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a> == -<var>1</var>) {</td></tr>
<tr><th id="405">405</th><td>      <a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a> = <a class="local col2 ref" href="#102Candidates" title='Candidates' data-ref="102Candidates" data-ref-filename="102Candidates">Candidates</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector10find_firstEv" title='llvm::BitVector::find_first' data-ref="_ZNK4llvm9BitVector10find_firstEv" data-ref-filename="_ZNK4llvm9BitVector10find_firstEv">find_first</a>();</td></tr>
<tr><th id="406">406</th><td>      <i>// Candidates.reset(SpReg); // not really needed</i></td></tr>
<tr><th id="407">407</th><td>      <b>if</b> (<a class="local col6 ref" href="#106DefReg" title='DefReg' data-ref="106DefReg" data-ref-filename="106DefReg">DefReg</a>!= <a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a>) {</td></tr>
<tr><th id="408">408</th><td>        <a class="local col2 ref" href="#112SecondRegSaved" title='SecondRegSaved' data-ref="112SecondRegSaved" data-ref-filename="112SecondRegSaved">SecondRegSaved</a> = <a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a>;</td></tr>
<tr><th id="409">409</th><td>        <a class="local col4 ref" href="#114SecondRegSavedTo" title='SecondRegSavedTo' data-ref="114SecondRegSavedTo" data-ref-filename="114SecondRegSavedTo">SecondRegSavedTo</a> = <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::T1" title='llvm::Mips::T1' data-ref="llvm::Mips::T1" data-ref-filename="llvm..Mips..T1">T1</a>;</td></tr>
<tr><th id="410">410</th><td>      }</td></tr>
<tr><th id="411">411</th><td>      <b>if</b> (<a class="local col2 ref" href="#112SecondRegSaved" title='SecondRegSaved' data-ref="112SecondRegSaved" data-ref-filename="112SecondRegSaved">SecondRegSaved</a>)</td></tr>
<tr><th id="412">412</th><td>        <a class="virtual member fn" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#114SecondRegSavedTo" title='SecondRegSavedTo' data-ref="114SecondRegSavedTo" data-ref-filename="114SecondRegSavedTo">SecondRegSavedTo</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#112SecondRegSaved" title='SecondRegSaved' data-ref="112SecondRegSaved" data-ref-filename="112SecondRegSaved">SecondRegSaved</a>, <b>true</b>);</td></tr>
<tr><th id="413">413</th><td>    }</td></tr>
<tr><th id="414">414</th><td>   <b>else</b></td></tr>
<tr><th id="415">415</th><td>     <a class="local col0 ref" href="#110Available" title='Available' data-ref="110Available" data-ref-filename="110Available">Available</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj" data-ref-filename="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a>);</td></tr>
<tr><th id="416">416</th><td>    <a class="virtual member fn" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP" title='llvm::Mips::SP' data-ref="llvm::Mips::SP" data-ref-filename="llvm..Mips..SP">SP</a>, <b>false</b>);</td></tr>
<tr><th id="417">417</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::AdduRxRyRz16" title='llvm::Mips::AdduRxRyRz16' data-ref="llvm::Mips::AdduRxRyRz16" data-ref-filename="llvm..Mips..AdduRxRyRz16">AdduRxRyRz16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>)</td></tr>
<tr><th id="418">418</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#101SpReg" title='SpReg' data-ref="101SpReg" data-ref-filename="101SpReg">SpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="419">419</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>);</td></tr>
<tr><th id="420">420</th><td>  }</td></tr>
<tr><th id="421">421</th><td>  <b>else</b></td></tr>
<tr><th id="422">422</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span>  <a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::AdduRxRyRz16" title='llvm::Mips::AdduRxRyRz16' data-ref="llvm::Mips::AdduRxRyRz16" data-ref-filename="llvm..Mips..AdduRxRyRz16">AdduRxRyRz16</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#92FrameReg" title='FrameReg' data-ref="92FrameReg" data-ref-filename="92FrameReg">FrameReg</a>)</td></tr>
<tr><th id="423">423</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="424">424</th><td>  <b>if</b> (<a class="local col1 ref" href="#111FirstRegSaved" title='FirstRegSaved' data-ref="111FirstRegSaved" data-ref-filename="111FirstRegSaved">FirstRegSaved</a> || <a class="local col2 ref" href="#112SecondRegSaved" title='SecondRegSaved' data-ref="112SecondRegSaved" data-ref-filename="112SecondRegSaved">SecondRegSaved</a>) {</td></tr>
<tr><th id="425">425</th><td>    <a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>);</td></tr>
<tr><th id="426">426</th><td>    <b>if</b> (<a class="local col1 ref" href="#111FirstRegSaved" title='FirstRegSaved' data-ref="111FirstRegSaved" data-ref-filename="111FirstRegSaved">FirstRegSaved</a>)</td></tr>
<tr><th id="427">427</th><td>      <a class="virtual member fn" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col1 ref" href="#111FirstRegSaved" title='FirstRegSaved' data-ref="111FirstRegSaved" data-ref-filename="111FirstRegSaved">FirstRegSaved</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col3 ref" href="#113FirstRegSavedTo" title='FirstRegSavedTo' data-ref="113FirstRegSavedTo" data-ref-filename="113FirstRegSavedTo">FirstRegSavedTo</a>, <b>true</b>);</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="local col2 ref" href="#112SecondRegSaved" title='SecondRegSaved' data-ref="112SecondRegSaved" data-ref-filename="112SecondRegSaved">SecondRegSaved</a>)</td></tr>
<tr><th id="429">429</th><td>      <a class="virtual member fn" href="#_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::Mips16InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</a>(<span class='refarg'><a class="local col4 ref" href="#94MBB" title='MBB' data-ref="94MBB" data-ref-filename="94MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#95II" title='II' data-ref="95II" data-ref-filename="95II">II</a>, <a class="local col6 ref" href="#96DL" title='DL' data-ref="96DL" data-ref-filename="96DL">DL</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col2 ref" href="#112SecondRegSaved" title='SecondRegSaved' data-ref="112SecondRegSaved" data-ref-filename="112SecondRegSaved">SecondRegSaved</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col4 ref" href="#114SecondRegSavedTo" title='SecondRegSavedTo' data-ref="114SecondRegSavedTo" data-ref-filename="114SecondRegSavedTo">SecondRegSavedTo</a>, <b>true</b>);</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>  <b>return</b> <a class="local col0 ref" href="#100Reg" title='Reg' data-ref="100Reg" data-ref-filename="100Reg">Reg</a>;</td></tr>
<tr><th id="432">432</th><td>}</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><em>unsigned</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj" title='llvm::Mips16InstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="115Opc" title='Opc' data-type='unsigned int' data-ref="115Opc" data-ref-filename="115Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="435">435</th><td>  <b>return</b> (<a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BeqzRxImmX16" title='llvm::Mips::BeqzRxImmX16' data-ref="llvm::Mips::BeqzRxImmX16" data-ref-filename="llvm..Mips..BeqzRxImmX16">BeqzRxImmX16</a>   || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BimmX16" title='llvm::Mips::BimmX16' data-ref="llvm::Mips::BimmX16" data-ref-filename="llvm..Mips..BimmX16">BimmX16</a>  ||</td></tr>
<tr><th id="436">436</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Bimm16" title='llvm::Mips::Bimm16' data-ref="llvm::Mips::Bimm16" data-ref-filename="llvm..Mips..Bimm16">Bimm16</a>  ||</td></tr>
<tr><th id="437">437</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Bteqz16" title='llvm::Mips::Bteqz16' data-ref="llvm::Mips::Bteqz16" data-ref-filename="llvm..Mips..Bteqz16">Bteqz16</a>        || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::Btnez16" title='llvm::Mips::Btnez16' data-ref="llvm::Mips::Btnez16" data-ref-filename="llvm..Mips..Btnez16">Btnez16</a> ||</td></tr>
<tr><th id="438">438</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BeqzRxImm16" title='llvm::Mips::BeqzRxImm16' data-ref="llvm::Mips::BeqzRxImm16" data-ref-filename="llvm..Mips..BeqzRxImm16">BeqzRxImm16</a>    || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BnezRxImm16" title='llvm::Mips::BnezRxImm16' data-ref="llvm::Mips::BnezRxImm16" data-ref-filename="llvm..Mips..BnezRxImm16">BnezRxImm16</a>   ||</td></tr>
<tr><th id="439">439</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BnezRxImmX16" title='llvm::Mips::BnezRxImmX16' data-ref="llvm::Mips::BnezRxImmX16" data-ref-filename="llvm..Mips..BnezRxImmX16">BnezRxImmX16</a>   || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzX16" title='llvm::Mips::BteqzX16' data-ref="llvm::Mips::BteqzX16" data-ref-filename="llvm..Mips..BteqzX16">BteqzX16</a> ||</td></tr>
<tr><th id="440">440</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8CmpX16" title='llvm::Mips::BteqzT8CmpX16' data-ref="llvm::Mips::BteqzT8CmpX16" data-ref-filename="llvm..Mips..BteqzT8CmpX16">BteqzT8CmpX16</a>  || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8CmpiX16" title='llvm::Mips::BteqzT8CmpiX16' data-ref="llvm::Mips::BteqzT8CmpiX16" data-ref-filename="llvm..Mips..BteqzT8CmpiX16">BteqzT8CmpiX16</a> ||</td></tr>
<tr><th id="441">441</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltX16" title='llvm::Mips::BteqzT8SltX16' data-ref="llvm::Mips::BteqzT8SltX16" data-ref-filename="llvm..Mips..BteqzT8SltX16">BteqzT8SltX16</a>  || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltuX16" title='llvm::Mips::BteqzT8SltuX16' data-ref="llvm::Mips::BteqzT8SltuX16" data-ref-filename="llvm..Mips..BteqzT8SltuX16">BteqzT8SltuX16</a>  ||</td></tr>
<tr><th id="442">442</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltiX16" title='llvm::Mips::BteqzT8SltiX16' data-ref="llvm::Mips::BteqzT8SltiX16" data-ref-filename="llvm..Mips..BteqzT8SltiX16">BteqzT8SltiX16</a> || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BteqzT8SltiuX16" title='llvm::Mips::BteqzT8SltiuX16' data-ref="llvm::Mips::BteqzT8SltiuX16" data-ref-filename="llvm..Mips..BteqzT8SltiuX16">BteqzT8SltiuX16</a> ||</td></tr>
<tr><th id="443">443</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezX16" title='llvm::Mips::BtnezX16' data-ref="llvm::Mips::BtnezX16" data-ref-filename="llvm..Mips..BtnezX16">BtnezX16</a>       || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8CmpX16" title='llvm::Mips::BtnezT8CmpX16' data-ref="llvm::Mips::BtnezT8CmpX16" data-ref-filename="llvm..Mips..BtnezT8CmpX16">BtnezT8CmpX16</a> ||</td></tr>
<tr><th id="444">444</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8CmpiX16" title='llvm::Mips::BtnezT8CmpiX16' data-ref="llvm::Mips::BtnezT8CmpiX16" data-ref-filename="llvm..Mips..BtnezT8CmpiX16">BtnezT8CmpiX16</a> || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltX16" title='llvm::Mips::BtnezT8SltX16' data-ref="llvm::Mips::BtnezT8SltX16" data-ref-filename="llvm..Mips..BtnezT8SltX16">BtnezT8SltX16</a> ||</td></tr>
<tr><th id="445">445</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltuX16" title='llvm::Mips::BtnezT8SltuX16' data-ref="llvm::Mips::BtnezT8SltuX16" data-ref-filename="llvm..Mips..BtnezT8SltuX16">BtnezT8SltuX16</a> || <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltiX16" title='llvm::Mips::BtnezT8SltiX16' data-ref="llvm::Mips::BtnezT8SltiX16" data-ref-filename="llvm..Mips..BtnezT8SltiX16">BtnezT8SltiX16</a> ||</td></tr>
<tr><th id="446">446</th><td>          <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::BtnezT8SltiuX16" title='llvm::Mips::BtnezT8SltiuX16' data-ref="llvm::Mips::BtnezT8SltiuX16" data-ref-filename="llvm..Mips..BtnezT8SltiuX16">BtnezT8SltiuX16</a> ) ? <a class="local col5 ref" href="#115Opc" title='Opc' data-ref="115Opc" data-ref-filename="115Opc">Opc</a> : <var>0</var>;</td></tr>
<tr><th id="447">447</th><td>}</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::Mips16InstrInfo::ExpandRetRA16' data-ref="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm15Mips16InstrInfo13ExpandRetRA16ERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">ExpandRetRA16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116MBB" data-ref-filename="116MBB">MBB</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="117I" title='I' data-type='MachineBasicBlock::iterator' data-ref="117I" data-ref-filename="117I">I</dfn>,</td></tr>
<tr><th id="451">451</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="118Opc" title='Opc' data-type='unsigned int' data-ref="118Opc" data-ref-filename="118Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="452">452</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#116MBB" title='MBB' data-ref="116MBB" data-ref-filename="116MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#117I" title='I' data-ref="117I" data-ref-filename="117I">I</a>, <a class="local col7 ref" href="#117I" title='I' data-ref="117I" data-ref-filename="117I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#118Opc" title='Opc' data-ref="118Opc" data-ref-filename="118Opc">Opc</a>));</td></tr>
<tr><th id="453">453</th><td>}</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" title='llvm::Mips16InstrInfo::AddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl">AddiuSpImm</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="119Imm" title='Imm' data-type='int64_t' data-ref="119Imm" data-ref-filename="119Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="456">456</th><td>  <b>if</b> (<a class="member fn" href="Mips16InstrInfo.h.html#_ZN4llvm15Mips16InstrInfo11validSpImm8Ei" title='llvm::Mips16InstrInfo::validSpImm8' data-ref="_ZN4llvm15Mips16InstrInfo11validSpImm8Ei" data-ref-filename="_ZN4llvm15Mips16InstrInfo11validSpImm8Ei">validSpImm8</a>(<a class="local col9 ref" href="#119Imm" title='Imm' data-ref="119Imm" data-ref-filename="119Imm">Imm</a>))</td></tr>
<tr><th id="457">457</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::AddiuSpImm16" title='llvm::Mips::AddiuSpImm16' data-ref="llvm::Mips::AddiuSpImm16" data-ref-filename="llvm..Mips..AddiuSpImm16">AddiuSpImm16</a>);</td></tr>
<tr><th id="458">458</th><td>  <b>else</b></td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::AddiuSpImmX16" title='llvm::Mips::AddiuSpImmX16' data-ref="llvm::Mips::AddiuSpImmX16" data-ref-filename="llvm..Mips..AddiuSpImmX16">AddiuSpImmX16</a>);</td></tr>
<tr><th id="460">460</th><td>}</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><em>void</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" title='llvm::Mips16InstrInfo::BuildAddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo15BuildAddiuSpImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEl">BuildAddiuSpImm</dfn></td></tr>
<tr><th id="463">463</th><td>  (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="120MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="120MBB" data-ref-filename="120MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="121I" title='I' data-type='MachineBasicBlock::iterator' data-ref="121I" data-ref-filename="121I">I</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="122Imm" title='Imm' data-type='int64_t' data-ref="122Imm" data-ref-filename="122Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col3 decl" id="123DL" title='DL' data-type='llvm::DebugLoc' data-ref="123DL" data-ref-filename="123DL">DL</dfn>;</td></tr>
<tr><th id="465">465</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#120MBB" title='MBB' data-ref="120MBB" data-ref-filename="120MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#121I" title='I' data-ref="121I" data-ref-filename="121I">I</a>, <a class="local col3 ref" href="#123DL" title='DL' data-ref="123DL" data-ref-filename="123DL">DL</a>, <a class="member fn" href="#_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" title='llvm::Mips16InstrInfo::AddiuSpImm' data-ref="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl" data-ref-filename="_ZNK4llvm15Mips16InstrInfo10AddiuSpImmEl">AddiuSpImm</a>(<a class="local col2 ref" href="#122Imm" title='Imm' data-ref="122Imm" data-ref-filename="122Imm">Imm</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#122Imm" title='Imm' data-ref="122Imm" data-ref-filename="122Imm">Imm</a>);</td></tr>
<tr><th id="466">466</th><td>}</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><em>const</em> <a class="type" href="MipsInstrInfo.h.html#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" title='llvm::createMips16InstrInfo' data-ref="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE">createMips16InstrInfo</dfn>(<em>const</em> <a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col4 decl" id="124STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="124STI" data-ref-filename="124STI">STI</dfn>) {</td></tr>
<tr><th id="469">469</th><td>  <b>return</b> <b>new</b> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a><a class="ref fn" href="#_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE" title='llvm::Mips16InstrInfo::Mips16InstrInfo' data-ref="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm15Mips16InstrInfoC1ERKNS_13MipsSubtargetE">(</a><a class="local col4 ref" href="#124STI" title='STI' data-ref="124STI" data-ref-filename="124STI">STI</a>);</td></tr>
<tr><th id="470">470</th><td>}</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><em>bool</em> <a class="type" href="Mips16InstrInfo.h.html#llvm::Mips16InstrInfo" title='llvm::Mips16InstrInfo' data-ref="llvm::Mips16InstrInfo" data-ref-filename="llvm..Mips16InstrInfo">Mips16InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl" title='llvm::Mips16InstrInfo::validImmediate' data-ref="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl" data-ref-filename="_ZN4llvm15Mips16InstrInfo14validImmediateEjjl">validImmediate</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="125Opcode" title='Opcode' data-type='unsigned int' data-ref="125Opcode" data-ref-filename="125Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126Reg" title='Reg' data-type='unsigned int' data-ref="126Reg" data-ref-filename="126Reg">Reg</dfn>,</td></tr>
<tr><th id="473">473</th><td>                                     <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="127Amount" title='Amount' data-type='int64_t' data-ref="127Amount" data-ref-filename="127Amount">Amount</dfn>) {</td></tr>
<tr><th id="474">474</th><td>  <b>switch</b> (<a class="local col5 ref" href="#125Opcode" title='Opcode' data-ref="125Opcode" data-ref-filename="125Opcode">Opcode</a>) {</td></tr>
<tr><th id="475">475</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LbRxRyOffMemX16" title='llvm::Mips::LbRxRyOffMemX16' data-ref="llvm::Mips::LbRxRyOffMemX16" data-ref-filename="llvm..Mips..LbRxRyOffMemX16">LbRxRyOffMemX16</a>:</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LbuRxRyOffMemX16" title='llvm::Mips::LbuRxRyOffMemX16' data-ref="llvm::Mips::LbuRxRyOffMemX16" data-ref-filename="llvm..Mips..LbuRxRyOffMemX16">LbuRxRyOffMemX16</a>:</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LhRxRyOffMemX16" title='llvm::Mips::LhRxRyOffMemX16' data-ref="llvm::Mips::LhRxRyOffMemX16" data-ref-filename="llvm..Mips..LhRxRyOffMemX16">LhRxRyOffMemX16</a>:</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LhuRxRyOffMemX16" title='llvm::Mips::LhuRxRyOffMemX16' data-ref="llvm::Mips::LhuRxRyOffMemX16" data-ref-filename="llvm..Mips..LhuRxRyOffMemX16">LhuRxRyOffMemX16</a>:</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SbRxRyOffMemX16" title='llvm::Mips::SbRxRyOffMemX16' data-ref="llvm::Mips::SbRxRyOffMemX16" data-ref-filename="llvm..Mips..SbRxRyOffMemX16">SbRxRyOffMemX16</a>:</td></tr>
<tr><th id="480">480</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::ShRxRyOffMemX16" title='llvm::Mips::ShRxRyOffMemX16' data-ref="llvm::Mips::ShRxRyOffMemX16" data-ref-filename="llvm..Mips..ShRxRyOffMemX16">ShRxRyOffMemX16</a>:</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LwRxRyOffMemX16" title='llvm::Mips::LwRxRyOffMemX16' data-ref="llvm::Mips::LwRxRyOffMemX16" data-ref-filename="llvm..Mips..LwRxRyOffMemX16">LwRxRyOffMemX16</a>:</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SwRxRyOffMemX16" title='llvm::Mips::SwRxRyOffMemX16' data-ref="llvm::Mips::SwRxRyOffMemX16" data-ref-filename="llvm..Mips..SwRxRyOffMemX16">SwRxRyOffMemX16</a>:</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::SwRxSpImmX16" title='llvm::Mips::SwRxSpImmX16' data-ref="llvm::Mips::SwRxSpImmX16" data-ref-filename="llvm..Mips..SwRxSpImmX16">SwRxSpImmX16</a>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::LwRxSpImmX16" title='llvm::Mips::LwRxSpImmX16' data-ref="llvm::Mips::LwRxSpImmX16" data-ref-filename="llvm..Mips..LwRxSpImmX16">LwRxSpImmX16</a>:</td></tr>
<tr><th id="485">485</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#127Amount" title='Amount' data-ref="127Amount" data-ref-filename="127Amount">Amount</a>);</td></tr>
<tr><th id="486">486</th><td>  <b>case</b> <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::Mips::AddiuRxRyOffMemX16" title='llvm::Mips::AddiuRxRyOffMemX16' data-ref="llvm::Mips::AddiuRxRyOffMemX16" data-ref-filename="llvm..Mips..AddiuRxRyOffMemX16">AddiuRxRyOffMemX16</a>:</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> ((<a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg" data-ref-filename="126Reg">Reg</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::PC" title='llvm::Mips::PC' data-ref="llvm::Mips::PC" data-ref-filename="llvm..Mips..PC">PC</a>) || (<a class="local col6 ref" href="#126Reg" title='Reg' data-ref="126Reg" data-ref-filename="126Reg">Reg</a> == <span class="namespace">Mips::</span><a class="enum" href="../../../../build/lib/Target/Mips/MipsGenRegisterInfo.inc.html#llvm::Mips::SP" title='llvm::Mips::SP' data-ref="llvm::Mips::SP" data-ref-filename="llvm..Mips..SP">SP</a>))</td></tr>
<tr><th id="488">488</th><td>      <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#127Amount" title='Amount' data-ref="127Amount" data-ref-filename="127Amount">Amount</a>);</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>15</var>&gt;(<a class="local col7 ref" href="#127Amount" title='Amount' data-ref="127Amount" data-ref-filename="127Amount">Amount</a>);</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected Opcode in validImmediate"</q>);</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>