// Seed: 256494353
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output wor id_2
);
  assign id_2 = 1'b0 ? id_0 : 1'b0;
  tri1 id_4;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  reg id_6 = 1'b0;
  xnor primCall (id_1, id_4, id_5);
  initial id_6 = #1  ~id_4;
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    output tri1 id_7
);
  assign id_3 = id_4;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_3 = 1;
  wire id_14;
  wire id_15;
endmodule
