{
  "name": "Verilog",
  "aliases": [
    "VerilogHDL",
    "IEEE 1364"
  ],
  "evidence_url": "https://en.wikipedia.org/wiki/Verilog",
  "added_at": "2025-10-22T10:18:33Z"
}