
---------- Begin Simulation Statistics ----------
final_tick                               569172566500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61381                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702340                       # Number of bytes of host memory used
host_op_rate                                    61585                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9979.30                       # Real time elapsed on the host
host_tick_rate                               57035318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612540218                       # Number of instructions simulated
sim_ops                                     614577785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.569173                       # Number of seconds simulated
sim_ticks                                569172566500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.882240                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78320517                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90145601                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7280634                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        122119008                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10783504                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11041835                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          258331                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156403533                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060686                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018202                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5061542                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143205561                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15953995                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058462                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35440409                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580278458                       # Number of instructions committed
system.cpu0.commit.committedOps             581297936                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    978568098                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.594029                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.367765                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    701152810     71.65%     71.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165174830     16.88%     88.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37746773      3.86%     92.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36988752      3.78%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12729482      1.30%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4115981      0.42%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2404814      0.25%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2300661      0.24%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15953995      1.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    978568098                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887212                       # Number of function calls committed.
system.cpu0.commit.int_insts                561273136                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179947778                       # Number of loads committed
system.cpu0.commit.membars                    2037578                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037584      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322230176     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180965972     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70909313     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581297936                       # Class of committed instruction
system.cpu0.commit.refs                     251875313                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580278458                       # Number of Instructions Simulated
system.cpu0.committedOps                    581297936                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.938351                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.938351                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            195086647                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2228986                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77254538                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             630615641                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               356490856                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                426683992                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5066237                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7739180                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3194262                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156403533                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102254786                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    629407111                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2516177                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     644798743                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           81                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14570682                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139052                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         349829256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89104021                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.573265                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         986521994                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654642                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921892                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               537849919     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               329228977     33.37%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61739561      6.26%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44160342      4.48%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10411772      1.06%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1849255      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  260447      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     424      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021297      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           986521994                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      138261331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5184995                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147663303                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.542184                       # Inst execution rate
system.cpu0.iew.exec_refs                   268493516                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74498553                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              157173541                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194017305                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021084                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3202052                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75309859                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616715986                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193994963                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4732769                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            609839921                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                982768                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4200056                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5066237                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6275080                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        94092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9232243                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37224                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5204                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2419804                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14069527                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3382324                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5204                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       880873                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4304122                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275895747                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603790863                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838190                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231253149                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536806                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603863701                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744139683                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386211021                       # number of integer regfile writes
system.cpu0.ipc                              0.515902                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515902                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038438      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336960826     54.83%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213073      0.69%     55.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018047      0.17%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196579661     31.99%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73762594     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614572690                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1323333                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002153                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 222072     16.78%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     7      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                948861     71.70%     88.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               152389     11.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             613857530                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2217089710                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603790812                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        652138291                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613657148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614572690                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058838                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35418047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            99109                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           376                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12746372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    986521994                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.622969                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.855476                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          558964244     56.66%     56.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287132851     29.11%     85.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102046620     10.34%     96.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32191207      3.26%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5078798      0.51%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             476155      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             437170      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             105601      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              89348      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      986521994                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546392                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10049038                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2459034                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194017305                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75309859                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    872                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1124783325                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13562184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              171727976                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370567526                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6885134                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               361788480                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6804133                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24150                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766368599                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627007881                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402903962                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                423963395                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10085106                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5066237                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23890464                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32336432                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766368555                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         85442                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2766                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14613947                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2751                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1579341606                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1241442609                       # The number of ROB writes
system.cpu0.timesIdled                       11550089                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  839                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.820929                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4503259                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6100247                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           829946                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7701483                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            256346                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         408644                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          152298                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8692142                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3184                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           491746                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095224                       # Number of branches committed
system.cpu1.commit.bw_lim_events               751042                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3941573                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32261760                       # Number of instructions committed
system.cpu1.commit.committedOps              33279849                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    205556065                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161902                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.793003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    191562646     93.19%     93.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7057834      3.43%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2429576      1.18%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2076814      1.01%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       434191      0.21%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       191350      0.09%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       937713      0.46%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       114899      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       751042      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    205556065                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320756                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31046553                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248343                       # Number of loads committed
system.cpu1.commit.membars                    2035959                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035959      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19081797     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266270     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895685      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33279849                       # Class of committed instruction
system.cpu1.commit.refs                      12161967                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32261760                       # Number of Instructions Simulated
system.cpu1.committedOps                     33279849                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.408873                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.408873                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            184183735                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               341708                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4310230                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39516622                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6261541                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13323328                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                491941                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               642318                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2118825                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8692142                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6362957                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    198786014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               109581                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40489182                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1660282                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042039                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6763214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4759605                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.195826                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         206379370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.201123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.630147                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181112957     87.76%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                15077178      7.31%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5678568      2.75%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3397897      1.65%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  815385      0.40%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  166574      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  130586      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           206379370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         382144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              515206                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7652480                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.172777                       # Inst execution rate
system.cpu1.iew.exec_refs                    12893452                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2947195                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              158953352                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10016735                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018583                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           826698                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2988903                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37215241                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9946257                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           628239                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35723583                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                780081                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2450137                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                491941                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4458232                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19675                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          177649                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6101                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          502                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       768392                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        75279                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           143                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89552                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        425654                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20633986                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35475542                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.861060                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17767099                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.171577                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35485324                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43971579                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24060984                       # number of integer regfile writes
system.cpu1.ipc                              0.156034                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.156034                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036055      5.60%      5.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21344184     58.72%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11033401     30.35%     94.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1938039      5.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36351822                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1080616                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029727                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 174550     16.15%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                811428     75.09%     91.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94634      8.76%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35396367                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         280235839                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35475530                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41150727                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34160570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36351822                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054671                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3935391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72237                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           268                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1719627                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    206379370                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.176141                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.611774                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          183320263     88.83%     88.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15782385      7.65%     96.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4016865      1.95%     98.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1457148      0.71%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1311758      0.64%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             156642      0.08%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             243378      0.12%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              53695      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37236      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      206379370                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.175815                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6184344                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          538843                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10016735                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2988903                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     96                       # number of misc regfile reads
system.cpu1.numCycles                       206761514                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   931563493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              170910303                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412033                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6740006                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7454804                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1993243                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                11742                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48091540                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38960065                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26825239                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13620456                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4853540                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                491941                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13879997                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4413206                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48091528                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21869                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               586                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13525828                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           586                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   242026237                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75267991                       # The number of ROB writes
system.cpu1.timesIdled                           5210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6746346                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3774799                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11130745                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              65331                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1445583                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7949685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      15867876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180841                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48317                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25023997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2779700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50022855                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2828017                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6591403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1586729                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6331318                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              319                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            241                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1357353                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1357347                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6591403                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           512                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23816625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23816625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    610270656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               610270656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              513                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7949828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7949828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7949828                       # Request fanout histogram
system.membus.respLayer1.occupancy        40895807603                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23896281612                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   569172566500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   569172566500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    968727928.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1339999802.370055                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        51000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3638419000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   562391471000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6781095500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88383848                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88383848                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88383848                       # number of overall hits
system.cpu0.icache.overall_hits::total       88383848                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13870938                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13870938                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13870938                       # number of overall misses
system.cpu0.icache.overall_misses::total     13870938                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 227236383493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 227236383493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 227236383493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 227236383493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102254786                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102254786                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102254786                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102254786                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.135651                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.135651                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.135651                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.135651                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16382.193006                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16382.193006                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16382.193006                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16382.193006                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3233                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.738462                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12832602                       # number of writebacks
system.cpu0.icache.writebacks::total         12832602                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1038301                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1038301                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1038301                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1038301                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12832637                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12832637                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12832637                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12832637                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 195155479494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 195155479494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 195155479494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 195155479494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125497                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125497                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125497                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125497                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15207.745648                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15207.745648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15207.745648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15207.745648                       # average overall mshr miss latency
system.cpu0.icache.replacements              12832602                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88383848                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88383848                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13870938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13870938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 227236383493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 227236383493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102254786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102254786                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.135651                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.135651                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16382.193006                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16382.193006                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1038301                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1038301                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12832637                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12832637                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 195155479494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 195155479494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125497                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15207.745648                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15207.745648                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999915                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          101215066                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12832604                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.887337                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999915                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217342208                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217342208                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237273792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237273792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237273792                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237273792                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15534502                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15534502                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15534502                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15534502                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 564066549434                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 564066549434                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 564066549434                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 564066549434                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252808294                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252808294                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252808294                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252808294                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061448                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061448                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061448                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061448                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36310.565310                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36310.565310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36310.565310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36310.565310                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5513439                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       366007                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           104043                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3457                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.991926                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   105.874168                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11126313                       # number of writebacks
system.cpu0.dcache.writebacks::total         11126313                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4801239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4801239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4801239                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4801239                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10733263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10733263                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10733263                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10733263                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 238536557618                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 238536557618                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 238536557618                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 238536557618                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042456                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042456                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042456                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042456                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22224.048513                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22224.048513                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22224.048513                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22224.048513                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11126313                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169828684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169828684                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12072115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12072115                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 364154372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 364154372500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    181900799                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    181900799                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30164.919113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30164.919113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2672647                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2672647                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9399468                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9399468                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 175156723000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 175156723000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051674                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18634.748584                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18634.748584                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67445108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67445108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3462387                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3462387                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 199912176934                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 199912176934                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70907495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70907495                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048830                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048830                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57738.253099                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57738.253099                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2128592                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2128592                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1333795                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1333795                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  63379834618                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  63379834618                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018810                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47518.422710                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47518.422710                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1495                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1495                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          398                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          398                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4515000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4515000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.210248                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.210248                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11344.221106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11344.221106                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          386                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          386                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       752000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       752000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006339                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006339                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 62666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1704                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          133                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       544000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       544000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.072401                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072401                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4090.225564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4090.225564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          133                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       411000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       411000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.072401                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072401                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3090.225564                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3090.225564                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612245                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612245                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405957                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  30954398500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  30954398500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018202                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398700                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398700                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76250.436623                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76250.436623                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405957                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30548441500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30548441500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398700                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398700                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75250.436623                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75250.436623                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.967105                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249028550                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11139001                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.356453                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.967105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998972                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518799485                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518799485                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12233435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9918696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              154804                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22310038                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12233435                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9918696                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3103                       # number of overall hits
system.l2.overall_hits::.cpu1.data             154804                       # number of overall hits
system.l2.overall_hits::total                22310038                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            599199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1206219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            876339                       # number of demand (read+write) misses
system.l2.demand_misses::total                2684514                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           599199                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1206219                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2757                       # number of overall misses
system.l2.overall_misses::.cpu1.data           876339                       # number of overall misses
system.l2.overall_misses::total               2684514                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  45965567448                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 127648949343                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    271761987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94677100139                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     268563378917                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  45965567448                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 127648949343                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    271761987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94677100139                       # number of overall miss cycles
system.l2.overall_miss_latency::total    268563378917                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12832634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11124915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031143                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24994552                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12832634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11124915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031143                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24994552                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.046693                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.108425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.470478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.849871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.107404                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.046693                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.108425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.470478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.849871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.107404                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76711.689185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105825.682851                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98571.631121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108037.072570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100041.712920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76711.689185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105825.682851                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98571.631121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108037.072570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100041.712920                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             461951                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15620                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.574328                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5188350                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1586729                       # number of writebacks
system.l2.writebacks::total                   1586729                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         115763                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52589                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              168540                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        115763                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52589                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             168540                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       599101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1090456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       823750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2515974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       599101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1090456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       823750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5553671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8069645                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  39967649448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 107749507673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    240981987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  81563247325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229521386433                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  39967649448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 107749507673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    240981987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  81563247325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 502743720061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 732265106494                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.046686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.455119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.798871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.046686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.455119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.798871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322856                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66712.706953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98811.421711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90356.950506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99014.564279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91225.659102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66712.706953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98811.421711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90356.950506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99014.564279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90524.577358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90743.162369                       # average overall mshr miss latency
system.l2.replacements                       10619416                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2620445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2620445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2620445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2620445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22294619                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22294619                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22294619                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22294619                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5553671                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5553671                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 502743720061                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 502743720061                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90524.577358                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90524.577358                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4022.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         2975                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       435000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       357000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       792000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19772.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19800                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       182500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       182500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           940271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            80768                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1021039                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         785641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         653643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1439284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  80495959751                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67619311210                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  148115270961                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1725912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2460323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.455203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.890023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.584998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102458.959946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103449.912582                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102908.995696                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56887                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26902                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            83789                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       728754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       626741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1355495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  68144666382                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58434338772                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 126579005154                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.422243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.853393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93508.462913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93235.225990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93382.126200                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12233435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12236538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       599199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           601956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  45965567448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    271761987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  46237329435                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12832634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12838494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.046693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.470478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.046887                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76711.689185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98571.631121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76811.809227                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           188                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       599101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       601768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  39967649448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    240981987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  40208631435                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.046686                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.455119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.046872                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66712.706953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90356.950506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66817.496834                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8978425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        74036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9052461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       420578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       222696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          643274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47152989592                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27057788929                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  74210778521                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9399003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       296732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9695735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044747                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.750495                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112114.731612                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121501.010027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115364.181548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        58876                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        25687                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84563                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       361702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       197009                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       558711                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39604841291                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23128908553                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  62733749844                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038483                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.663929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057624                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109495.776332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117400.263709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112283.004709                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           53                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                65                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          634                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             691                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11435977                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       782490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12218467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          687                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           69                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           756                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.922853                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.826087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.914021                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18037.818612                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13727.894737                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17682.296671                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          165                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          179                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          469                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           43                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          512                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9281990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       874996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10156986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.682678                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.623188                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.677249                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19791.023454                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20348.744186                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19837.863281                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999866                       # Cycle average of tags in use
system.l2.tags.total_refs                    55173783                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10619660                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.195438                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.732049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.086136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.552108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.329879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.289570                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.379525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 409903220                       # Number of tag accesses
system.l2.tags.data_accesses                409903220                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      38342400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      69899008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        170688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      52769600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    347538304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          508720000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     38342400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       170688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      38513088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101550656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101550656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         599100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1092172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         824525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5430286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7948750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1586729                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1586729                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         67365158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122808111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           299888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92712831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    610602697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             893788685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     67365158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       299888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67665046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178418044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178418044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178418044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        67365158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122808111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          299888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92712831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    610602697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1072206729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1559337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    599099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1056489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    807056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5421835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005038650250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13470667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1469350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7948750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1586729                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7948750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1586729                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61604                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27392                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            371693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            370591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            427185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            889581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            457793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            742071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            527074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            522480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            485230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            455329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           488175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           399675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           402793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           385803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           379861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           581812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            120901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            152840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            151810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70240                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 308812636531                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39435730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            456696624031                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39153.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57903.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6591273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  985696                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7948750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1586729                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1588661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1127386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  814699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  636471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  462581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  443946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  424031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  392916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  334572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  266337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 267366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 500163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 269335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 105843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  88733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  73096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  54577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  31231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  96842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  98786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  97833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1869472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.390425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   197.334775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.132506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       537269     28.74%     28.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       578040     30.92%     59.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       159436      8.53%     68.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       129841      6.95%     75.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       102723      5.49%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65361      3.50%     84.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39992      2.14%     86.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40776      2.18%     88.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       216034     11.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1869472                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.652649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.988826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    652.394867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        95424    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.340665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.318550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81039     84.92%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2241      2.35%     87.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8210      8.60%     95.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2620      2.75%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              850      0.89%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              285      0.30%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              121      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              504777344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3942656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99795712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               508720000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101550656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       886.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    893.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  569172543500                       # Total gap between requests
system.mem_ctrls.avgGap                      59689.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     38342336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     67615296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       170688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     51651584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    346997440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99795712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 67365045.781769946218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 118795774.743300095201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 299887.960253614932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90748548.050409242511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 609652433.063988804817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175334718.982806056738                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       599100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1092172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       824525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5430286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1586729                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  15324752791                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  62753837377                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    129085962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47456342364                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 331032605537                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13660773487679                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25579.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57457.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48401.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57555.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60960.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8609392.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6503304780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3456565695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25551760920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3836439000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44929569360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     154076239440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      88813853760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       327167732955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        574.812899                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 229264217726                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19005740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 320902608774                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6844818120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3638080545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30762461520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4303148760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44929569360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     202066111500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      48401329920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       340945519725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.019594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 123709412701                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19005740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 426457413799                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5818302456.250000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25846334144.839558                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199183803000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   103708370000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 465464196500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6356443                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6356443                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6356443                       # number of overall hits
system.cpu1.icache.overall_hits::total        6356443                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6514                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6514                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6514                       # number of overall misses
system.cpu1.icache.overall_misses::total         6514                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    348544500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    348544500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    348544500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    348544500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6362957                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6362957                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6362957                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6362957                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001024                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001024                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001024                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001024                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53506.984955                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53506.984955                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53506.984955                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53506.984955                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5828                       # number of writebacks
system.cpu1.icache.writebacks::total             5828                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          654                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          654                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          654                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          654                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5860                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5860                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5860                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    316719000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    316719000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    316719000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    316719000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000921                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000921                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000921                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000921                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54047.610922                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54047.610922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54047.610922                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54047.610922                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5828                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6356443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6356443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6514                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6514                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    348544500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    348544500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6362957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6362957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001024                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53506.984955                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53506.984955                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          654                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          654                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5860                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    316719000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    316719000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000921                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000921                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54047.610922                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54047.610922                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981508                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6266210                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5828                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1075.190460                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327667000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981508                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999422                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999422                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12731774                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12731774                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9349409                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9349409                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9349409                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9349409                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2235166                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2235166                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2235166                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2235166                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 234499117376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 234499117376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 234499117376                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 234499117376                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11584575                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11584575                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11584575                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11584575                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104913.513080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104913.513080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104913.513080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104913.513080                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1257366                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       131071                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21126                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1009                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.517467                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   129.901883                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1030531                       # number of writebacks
system.cpu1.dcache.writebacks::total          1030531                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1616994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1616994                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1616994                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1616994                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618172                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618172                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618172                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  62813698525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  62813698525                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  62813698525                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  62813698525                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053362                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101612.008511                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101612.008511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101612.008511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101612.008511                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1030531                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8348004                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8348004                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1341295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1341295                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 128985735500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128985735500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9689299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9689299                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96165.075915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96165.075915                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1044354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1044354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       296941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       296941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28500331500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28500331500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030646                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030646                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95979.778811                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95979.778811                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1001405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1001405                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       893871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       893871                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105513381876                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105513381876                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 118040.949842                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118040.949842                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       572640                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       572640                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321231                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321231                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34313367025                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34313367025                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169490                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169490                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106818.355093                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106818.355093                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          139                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6141000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6141000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.310268                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310268                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44179.856115                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44179.856115                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2718000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095982                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63209.302326                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63209.302326                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       766000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       766000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          421                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          421                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270784                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270784                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6719.298246                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6719.298246                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       652000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       652000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270784                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270784                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5719.298246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5719.298246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592085                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592085                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425842                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425842                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35999405500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35999405500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418342                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418342                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84537.000813                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84537.000813                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425842                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425842                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35573563500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35573563500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418342                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418342                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83537.000813                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83537.000813                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.032749                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10984357                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1043906                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.522362                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327678500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.032749                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.938523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.938523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26250675                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26250675                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 569172566500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22534950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4207174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22374811                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9032687                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9399397                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             323                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           247                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2485756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2485756                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12838497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9696454                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          756                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          756                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38497872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33391294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3105947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75012661                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1642575040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1424077888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       748032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    131946816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3199347776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20045477                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103224704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45043769                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068456                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256781                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42008901     93.26%     93.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2986368      6.63%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  48352      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    148      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45043769                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50009339671                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16709752546                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19267524285                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1566346205                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8830918                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               645483551000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277865                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707228                       # Number of bytes of host memory used
host_op_rate                                   278738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2581.04                       # Real time elapsed on the host
host_tick_rate                               29565939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717180368                       # Number of instructions simulated
sim_ops                                     719434740                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.076311                       # Number of seconds simulated
sim_ticks                                 76310984500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.807855                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14728005                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15372440                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2675422                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26670551                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34974                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51807                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16833                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28529943                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11092                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5037                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2263270                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11633660                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2724133                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45977504                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53309967                       # Number of instructions committed
system.cpu0.commit.committedOps              53431616                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    131768171                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.405497                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376247                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    111836097     84.87%     84.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11017480      8.36%     93.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2788654      2.12%     95.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1447955      1.10%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       669849      0.51%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       319222      0.24%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       329074      0.25%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       635707      0.48%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2724133      2.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    131768171                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69655                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52579988                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13299923                       # Number of loads committed
system.cpu0.commit.membars                     183435                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184119      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38168690     71.43%     71.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6904      0.01%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13304386     24.90%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1762373      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53431616                       # Class of committed instruction
system.cpu0.commit.refs                      15067642                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53309967                       # Number of Instructions Simulated
system.cpu0.committedOps                     53431616                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.802402                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.802402                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             67139923                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               414770                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12751434                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             110212210                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12757132                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55572317                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2264986                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1286288                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2027165                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28529943                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7329457                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    126257736                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               138767                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          717                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     126016318                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           19                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5354282                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.190969                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10825848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14762979                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.843505                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         139761523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.906146                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.044843                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                63818699     45.66%     45.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                40132514     28.71%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23584111     16.87%     91.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10909421      7.81%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  451938      0.32%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  561021      0.40%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  200858      0.14%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26349      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   76612      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           139761523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2819                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2045                       # number of floating regfile writes
system.cpu0.idleCycles                        9634443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2533281                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18545923                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.582339                       # Inst execution rate
system.cpu0.iew.exec_refs                    24795815                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1970567                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               21127346                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24682328                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            113826                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1162343                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2206429                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           99323148                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22825248                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2643529                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86999159                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                135364                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7115280                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2264986                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7354582                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       176512                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31546                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          279                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11382405                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       438710                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           279                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       899575                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1633706                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 61308835                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83420544                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821695                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50377143                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.558386                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      84042954                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111720520                       # number of integer regfile reads
system.cpu0.int_regfile_writes               63460537                       # number of integer regfile writes
system.cpu0.ipc                              0.356837                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.356837                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185660      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63563892     70.91%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7356      0.01%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1940      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1373      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23893036     26.65%     97.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1987502      2.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            583      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89642688                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3371                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6693                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3294                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3422                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     470304                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005246                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 288886     61.43%     61.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    46      0.01%     61.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     48      0.01%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                166284     35.36%     96.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14971      3.18%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               51      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89923961                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         319648290                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83417250                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        145211526                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  98956326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89642688                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             366822                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45891534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           137780                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        114640                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18765828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    139761523                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.641397                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.134484                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           91799006     65.68%     65.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25254407     18.07%     83.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11983670      8.57%     92.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5572822      3.99%     96.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3399786      2.43%     98.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             858796      0.61%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             517924      0.37%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             299089      0.21%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76023      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      139761523                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.600034                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           251956                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           17373                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24682328                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2206429                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5027                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       149395966                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3226005                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               38818442                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39949915                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                863784                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15411977                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19969080                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               511846                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            136986632                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             105617400                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           79528838                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 54385402                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                746830                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2264986                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             22064916                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39578927                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2861                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       136983771                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6815800                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            105469                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4801632                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        105492                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   228435478                       # The number of ROB reads
system.cpu0.rob.rob_writes                  206827501                       # The number of ROB writes
system.cpu0.timesIdled                         112436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1486                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.360969                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14588779                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15139718                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2637320                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         26161623                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15652                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18767                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3115                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27913430                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1407                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4420                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2250499                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11253008                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2490182                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197005                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       46644182                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51330183                       # Number of instructions committed
system.cpu1.commit.committedOps              51425339                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    126820511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.405497                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.358151                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107029261     84.39%     84.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11177711      8.81%     93.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2773990      2.19%     95.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1423999      1.12%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       653992      0.52%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       341203      0.27%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       326999      0.26%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       603174      0.48%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2490182      1.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    126820511                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23208                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50631733                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12777427                       # Number of loads committed
system.cpu1.commit.membars                     143732                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143732      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37080117     72.10%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12781847     24.86%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1419012      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51425339                       # Class of committed instruction
system.cpu1.commit.refs                      14200859                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51330183                       # Number of Instructions Simulated
system.cpu1.committedOps                     51425339                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.669785                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.669785                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             64326769                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               388867                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12700958                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             108939417                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10831471                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55463286                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2251294                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1227361                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1987261                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27913430                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7170561                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    123564243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               106330                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     124456977                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5276230                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.203687                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8657713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14604431                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.908176                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         134860081                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.926097                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.034441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                59481534     44.11%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40065402     29.71%     73.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23358304     17.32%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10784180      8.00%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  419918      0.31%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  547546      0.41%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  132498      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19024      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   51675      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           134860081                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2180452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2524836                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18196144                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.622922                       # Inst execution rate
system.cpu1.iew.exec_refs                    23898780                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1655502                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21936555                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24112121                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             82260                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1126711                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1996187                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97992678                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22243278                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2646534                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85365505                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                137466                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6242608                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2251294                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6486336                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       150932                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21029                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11334694                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       572755                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       923203                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1601633                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 60030992                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81864321                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820702                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49267574                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.597373                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82523988                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109553503                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62608265                       # number of integer regfile writes
system.cpu1.ipc                              0.374562                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.374562                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144471      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62916678     71.49%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 324      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23289488     26.46%     98.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1660724      1.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              88012039                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     427103                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004853                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 280482     65.67%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                144789     33.90%     99.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1832      0.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              88294671                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         311454993                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81864321                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        144560089                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97723927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 88012039                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             268751                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46567339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           143731                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         71746                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19207703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    134860081                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.652617                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.134131                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           87765005     65.08%     65.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24474951     18.15%     83.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12084469      8.96%     92.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5572089      4.13%     96.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3369071      2.50%     98.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             794289      0.59%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             463826      0.34%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             269850      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              66531      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      134860081                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.642234                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           226985                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           14887                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24112121                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1996187                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    739                       # number of misc regfile reads
system.cpu1.numCycles                       137040533                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15500612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               39051219                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38670974                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                841446                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13457239                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              19151114                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               513792                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            135420194                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             104320592                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78867562                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54258769                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                210619                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2251294                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20661635                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                40196588                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       135420194                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5179925                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             76791                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4596465                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         76773                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   222396912                       # The number of ROB reads
system.cpu1.rob.rob_writes                  204193933                       # The number of ROB writes
system.cpu1.timesIdled                          22624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6369692                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3045655                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9861301                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              28401                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                611962                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6783160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13425728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       294657                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       121863                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2724535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1945879                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5452373                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2067742                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6676098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374864                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6268219                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22518                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9952                       # Transaction distribution
system.membus.trans_dist::ReadExReq             73983                       # Transaction distribution
system.membus.trans_dist::ReadExResp            73866                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6676098                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            91                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20175692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20175692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    455989184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               455989184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29399                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6782642                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6782642    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6782642                       # Request fanout histogram
system.membus.respLayer1.occupancy        34500999903                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16056678359                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    76310984500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    76310984500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                250                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        12904520                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   25668854.137092                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          125    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        84500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     86401500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    74697919500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1613065000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7213332                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7213332                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7213332                       # number of overall hits
system.cpu0.icache.overall_hits::total        7213332                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116125                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116125                       # number of overall misses
system.cpu0.icache.overall_misses::total       116125                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7610327485                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7610327485                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7610327485                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7610327485                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7329457                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7329457                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7329457                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7329457                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015844                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015844                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015844                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015844                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65535.651109                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65535.651109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65535.651109                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65535.651109                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        20367                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              346                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.864162                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108031                       # number of writebacks
system.cpu0.icache.writebacks::total           108031                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8047                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8047                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8047                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8047                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108078                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108078                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108078                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108078                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7066257485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7066257485                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7066257485                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7066257485                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014746                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014746                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014746                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014746                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65381.090370                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65381.090370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65381.090370                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65381.090370                       # average overall mshr miss latency
system.cpu0.icache.replacements                108031                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7213332                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7213332                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7610327485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7610327485                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7329457                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7329457                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015844                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015844                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65535.651109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65535.651109                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8047                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8047                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108078                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108078                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7066257485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7066257485                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014746                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014746                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65381.090370                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65381.090370                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999947                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7322828                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108110                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.734974                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999947                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14766992                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14766992                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17614043                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17614043                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17614043                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17614043                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6001145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6001145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6001145                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6001145                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 463289091456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 463289091456                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 463289091456                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 463289091456                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23615188                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23615188                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23615188                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23615188                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.254122                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.254122                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.254122                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.254122                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77200.116220                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77200.116220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77200.116220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77200.116220                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9505242                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       255667                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           194557                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3664                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.855821                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.778111                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1328783                       # number of writebacks
system.cpu0.dcache.writebacks::total          1328783                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4643102                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4643102                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4643102                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4643102                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1358043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1358043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1358043                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1358043                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 109373169301                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 109373169301                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 109373169301                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 109373169301                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057507                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057507                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057507                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057507                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80537.338877                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80537.338877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80537.338877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80537.338877                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1328772                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16431046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16431046                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5482999                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5482999                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 422846376500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 422846376500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21914045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21914045                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.250205                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.250205                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77119.542882                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77119.542882                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4217870                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4217870                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1265129                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1265129                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 102590977000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 102590977000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 81091.317170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81091.317170                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1182997                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1182997                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       518146                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       518146                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  40442714956                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  40442714956                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1701143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1701143                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.304587                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.304587                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78052.739876                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78052.739876                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       425232                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       425232                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92914                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92914                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6782192301                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6782192301                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054619                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054619                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 72994.299040                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72994.299040                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60871                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60871                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1353                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1353                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     41223500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     41223500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.021744                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021744                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30468.218773                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30468.218773                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          960                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          960                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          393                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          393                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4404500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4404500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006316                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11207.379135                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11207.379135                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55921                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55921                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5535                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5535                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     40164500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     40164500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61456                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61456                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090064                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7256.458898                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7256.458898                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5448                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5448                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34737500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34737500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088649                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088649                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6376.193098                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6376.193098                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       468500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       468500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       447500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       447500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2229                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2808                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2808                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     58510000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     58510000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.557475                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.557475                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20836.894587                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20836.894587                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2808                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2808                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     55702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     55702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.557475                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.557475                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19836.894587                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19836.894587                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.882327                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19101997                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1349035                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.159749                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.882327                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996323                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996323                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48836813                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48836813                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               33096                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              353722                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              327897                       # number of demand (read+write) hits
system.l2.demand_hits::total                   720531                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              33096                       # number of overall hits
system.l2.overall_hits::.cpu0.data             353722                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5816                       # number of overall hits
system.l2.overall_hits::.cpu1.data             327897                       # number of overall hits
system.l2.overall_hits::total                  720531                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             74902                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            972676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16489                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            897533                       # number of demand (read+write) misses
system.l2.demand_misses::total                1961600                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            74902                       # number of overall misses
system.l2.overall_misses::.cpu0.data           972676                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16489                       # number of overall misses
system.l2.overall_misses::.cpu1.data           897533                       # number of overall misses
system.l2.overall_misses::total               1961600                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6538122998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 102522281985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1495144999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  96329751511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206885301493                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6538122998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 102522281985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1495144999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  96329751511                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206885301493                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1326398                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1225430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2682131                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1326398                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1225430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2682131                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.693550                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.733321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.739251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.732423                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.731359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.693550                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.733321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.739251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.732423                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.731359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87289.030974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105402.294274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90675.298623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107327.253161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105467.629228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87289.030974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105402.294274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90675.298623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107327.253161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105467.629228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             824136                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     24766                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.276912                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4798342                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              374863                       # number of writebacks
system.l2.writebacks::total                    374863                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         131511                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         116457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              248891                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        131511                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        116457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             248891                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        74374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       841165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       781076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        74374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       841165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       781076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5128136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6840845                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5763419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86042449867                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1315156504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  81359366319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 174480391690                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5763419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86042449867                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1315156504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  81359366319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 477549059808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 652029451498                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.688661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.634172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.721542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.637389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.638563                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.688661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.634172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.721542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.637389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.550526                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77492.389814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102289.621973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81717.192991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104163.188114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101873.927030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77492.389814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102289.621973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81717.192991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104163.188114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93123.321965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95314.168279                       # average overall mshr miss latency
system.l2.replacements                        8603312                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       448074                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448074                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       448075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448075                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1986212                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1986212                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1986215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1986215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5128136                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5128136                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 477549059808                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 477549059808                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93123.321965                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93123.321965                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1083                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1197                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2280                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1127                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2250                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1564000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1954000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3518000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2320                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.509955                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.484052                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.496689                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1387.755102                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1739.982191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1563.555556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2235                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22728490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     22448991                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     45177481                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.506335                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.481034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.493377                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20311.429848                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20115.583333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20213.638031                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           176                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                389                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          557                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              912                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2409000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1582000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3991000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          770                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          531                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1301                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.723377                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.668550                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700999                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4324.955117                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4456.338028                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4376.096491                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           13                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          544                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          347                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          891                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18210000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.706494                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.653484                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.684858                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20407.169118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20485.590778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20437.710438                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            13193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 31225                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          61480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          40585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              102065                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6340342283                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4807738818                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11148081101                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53778                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133290                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.773217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.754677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.765736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103128.534206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 118460.978637                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109225.308392                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        20283                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8340                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28623                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        41197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        32245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          73442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4597913396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3924403909                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8522317305                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.518123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.599595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111607.966502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121705.812033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116041.465442                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         33096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5816                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              38912                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        74902                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16489                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6538122998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1495144999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8033267997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130303                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.693550                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.739251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.701373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87289.030974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90675.298623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87899.990119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          528                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          395                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           923                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        74374                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5763419000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1315156504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7078575504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.688661                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.721542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.694289                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77492.389814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81717.192991                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78243.970288                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       335690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       314704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            650394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       911196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       856948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1768144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  96181939702                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91522012693                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 187703952395                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1246886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1171652                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2418538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.730777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.731401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.731080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105555.708873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106799.960666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106158.747475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       111228                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       108117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       219345                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       799968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       748831                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1548799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  81444536471                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  77434962410                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 158879498881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.641573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.639124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.640386                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101809.742978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103407.794830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102582.387308                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          197                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               205                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          146                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             189                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5506500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       673500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6180000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           51                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           394                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.425656                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.843137                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.479695                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 37715.753425                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15662.790698                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 32698.412698                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          104                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1046494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       665500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1711994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.148688                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.215736                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20519.490196                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19573.529412                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20141.105882                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999824                       # Cycle average of tags in use
system.l2.tags.total_refs                     9908041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8603679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.151605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.812198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.135641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.053472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.055333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.870007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    42.073172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.278316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.032085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.657393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49585327                       # Number of tag accesses
system.l2.tags.data_accesses                 49585327                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4760128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      53932864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1030016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50061504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    322213184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          431997696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4760128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1030016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5790144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23991296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23991296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          74377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         842701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         782211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5034581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6749964                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         62378018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        706750992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13497611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        656019632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4222369638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5661015892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     62378018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13497611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         75875630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      314388501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            314388501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      314388501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        62378018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       706750992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13497611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       656019632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4222369638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5975404393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    362695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     74369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    828557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    772694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5020580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000434068750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22162                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22162                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9635772                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             343255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6749964                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374867                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6749964                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37670                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12172                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            339369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            367519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            338191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            363597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            448407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            463951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            421208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            354400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            381504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           448978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           486204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           624205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           660506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           333117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 295814623809                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33561470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            421670136309                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44070.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62820.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6031364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  326955                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6749964                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  428228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  520903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  480051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  460205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  436415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  421994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  408288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  392129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  354091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  327057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 396929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 907364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 531061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 208221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 167554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 130135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  89678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  44112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       716682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    631.802401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   459.023408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.489396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        62854      8.77%      8.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       110587     15.43%     24.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58536      8.17%     32.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50857      7.10%     39.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65725      9.17%     48.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31860      4.45%     53.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19264      2.69%     55.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16348      2.28%     58.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       300651     41.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       716682                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     302.873883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    177.039973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    324.780558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         12357     55.76%     55.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5559     25.08%     80.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2758     12.44%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          928      4.19%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          243      1.10%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          114      0.51%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           65      0.29%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           37      0.17%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           41      0.19%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           22      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           11      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            8      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22162                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.366032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.337628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18960     85.55%     85.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              508      2.29%     87.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1517      6.85%     94.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              633      2.86%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              289      1.30%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              132      0.60%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               67      0.30%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.12%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22162                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              429586816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2410880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23213056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               431997696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23991488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5629.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       304.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5661.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    314.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        46.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   76310902500                       # Total gap between requests
system.mem_ctrls.avgGap                      10710.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4759616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     53027648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1030016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49452416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    321317120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23213056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 62371309.074121564627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 694888794.155184864998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13497611.212184008211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 648037976.760737538338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4210627370.427910327911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 304190230.962096929550                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        74377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       842701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       782211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5034581                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374867                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2681238515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51117622319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    646783745                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  48901368464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 318323123266                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1924406632791                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36049.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60659.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40187.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62516.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63227.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5133571.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2969240400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1578200085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25815755280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          969860340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6024086640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33505526250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1088237760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        71950906755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        942.864349                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2459966730                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2548260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71302757770                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2147847660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1141608105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22110023880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          923454540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6024086640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      31749631560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2566885920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        66663538305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        873.577228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6192892234                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2548260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67569832266                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1026                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          514                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15157537.937743                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20009278.008661                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          514    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    225070000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            514                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    68520010000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7790974500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7146899                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7146899                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7146899                       # number of overall hits
system.cpu1.icache.overall_hits::total        7146899                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23662                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23662                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23662                       # number of overall misses
system.cpu1.icache.overall_misses::total        23662                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1706451500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1706451500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1706451500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1706451500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7170561                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7170561                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7170561                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7170561                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003300                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003300                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003300                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003300                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72117.804919                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72117.804919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72117.804919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72117.804919                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          169                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22305                       # number of writebacks
system.cpu1.icache.writebacks::total            22305                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1357                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1357                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1357                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1357                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22305                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22305                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1594980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1594980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1594980500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1594980500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003111                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003111                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003111                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71507.756108                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71507.756108                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71507.756108                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71507.756108                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22305                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7146899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7146899                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1706451500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1706451500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7170561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7170561                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003300                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003300                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72117.804919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72117.804919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1357                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1357                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1594980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1594980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003111                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003111                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71507.756108                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71507.756108                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7265297                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22337                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           325.258405                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14363427                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14363427                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17151875                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17151875                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17151875                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17151875                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5659750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5659750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5659750                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5659750                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 448718628832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 448718628832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 448718628832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 448718628832                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22811625                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22811625                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22811625                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22811625                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.248108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.248108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.248108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.248108                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79282.411561                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79282.411561                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79282.411561                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79282.411561                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7868010                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       312668                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           162438                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4224                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.437004                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.021780                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1224453                       # number of writebacks
system.cpu1.dcache.writebacks::total          1224453                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4404777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4404777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4404777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4404777                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1254973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1254973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1254973                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1254973                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 102640013799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 102640013799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 102640013799                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 102640013799                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055015                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055015                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055015                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055015                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81786.631106                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81786.631106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81786.631106                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81786.631106                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1224436                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16128713                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16128713                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5312014                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5312014                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 419212017000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 419212017000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21440727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21440727                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.247753                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.247753                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78917.716896                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78917.716896                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4123283                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4123283                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1188731                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1188731                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97518346500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97518346500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82035.672074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82035.672074                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1023162                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1023162                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       347736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       347736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29506611832                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29506611832                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1370898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1370898                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.253656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.253656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 84853.486070                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84853.486070                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       281494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       281494                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66242                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66242                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5121667299                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5121667299                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048320                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048320                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77317.522101                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77317.522101                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47456                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40220000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40220000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018247                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018247                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45600.907029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45600.907029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          221                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          221                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          661                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          661                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013675                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013675                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34717.095310                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34717.095310                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42948                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42948                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5051                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5051                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     31752000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     31752000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.105231                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.105231                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6286.279945                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6286.279945                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4959                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4959                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     26827000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     26827000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.103315                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.103315                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5409.760032                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5409.760032                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       731000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       731000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       697000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       697000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1648                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1648                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2772                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2772                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     65071500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     65071500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4420                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.627149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.627149                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23474.567100                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23474.567100                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2772                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2772                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     62299500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     62299500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.627149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.627149                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22474.567100                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22474.567100                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.468488                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18510946                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1246539                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.849873                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.468488                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983390                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983390                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47071276                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47071276                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  76310984500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2585066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2235469                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8228451                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8731044                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24761                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10352                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35113                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           55                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           55                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130382                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2454683                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          394                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          394                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       324107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4025491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3716428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8132941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13825920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169930816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2855040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156791616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              343403392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17407042                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26768960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         20100563                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.125426                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.349036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17701334     88.06%     88.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2277342     11.33%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 121867      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           20100563                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5414352238                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2034871378                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162201331                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1881038279                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33659096                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
