
eDesignMultimeter2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fb4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08006154  08006154  00016154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061c8  080061c8  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  080061c8  080061c8  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  080061c8  080061c8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061c8  080061c8  000161c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061cc  080061cc  000161cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080061d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  20000080  08006250  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  08006250  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f6f  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002156  00000000  00000000  0003301f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e90  00000000  00000000  00035178  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000db8  00000000  00000000  00036008  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021e2c  00000000  00000000  00036dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e8f7  00000000  00000000  00058bec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3c54  00000000  00000000  000674e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013b137  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004074  00000000  00000000  0013b1b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800613c 	.word	0x0800613c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	0800613c 	.word	0x0800613c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <HAL_UART_RxCpltCallback>:
uint8_t btn_left_flag = 0;
uint8_t btn_down_flag = 0;
uint8_t adc_timer_flag = 0;
uint32_t last_ticks = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
	echo_flag = 1;
 8000288:	4b04      	ldr	r3, [pc, #16]	; (800029c <HAL_UART_RxCpltCallback+0x1c>)
 800028a:	2201      	movs	r2, #1
 800028c:	701a      	strb	r2, [r3, #0]
}
 800028e:	bf00      	nop
 8000290:	370c      	adds	r7, #12
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	2000009c 	.word	0x2000009c

080002a0 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4603      	mov	r3, r0
 80002a8:	80fb      	strh	r3, [r7, #6]
	last_ticks = HAL_GetTick();
 80002aa:	f000 fd3d 	bl	8000d28 <HAL_GetTick>
 80002ae:	4602      	mov	r2, r0
 80002b0:	4b15      	ldr	r3, [pc, #84]	; (8000308 <HAL_GPIO_EXTI_Callback+0x68>)
 80002b2:	601a      	str	r2, [r3, #0]
	if(GPIO_Pin == btn_mid_Pin)
 80002b4:	88fb      	ldrh	r3, [r7, #6]
 80002b6:	2b40      	cmp	r3, #64	; 0x40
 80002b8:	d103      	bne.n	80002c2 <HAL_GPIO_EXTI_Callback+0x22>
	{
		btn_mid_flag = 1;
 80002ba:	4b14      	ldr	r3, [pc, #80]	; (800030c <HAL_GPIO_EXTI_Callback+0x6c>)
 80002bc:	2201      	movs	r2, #1
 80002be:	701a      	strb	r2, [r3, #0]
	}
	else if(GPIO_Pin == btn_down_Pin)
	{
		btn_down_flag = 1;
	}
}
 80002c0:	e01d      	b.n	80002fe <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_right_Pin)
 80002c2:	88fb      	ldrh	r3, [r7, #6]
 80002c4:	2b80      	cmp	r3, #128	; 0x80
 80002c6:	d103      	bne.n	80002d0 <HAL_GPIO_EXTI_Callback+0x30>
		btn_right_flag = 1;
 80002c8:	4b11      	ldr	r3, [pc, #68]	; (8000310 <HAL_GPIO_EXTI_Callback+0x70>)
 80002ca:	2201      	movs	r2, #1
 80002cc:	701a      	strb	r2, [r3, #0]
}
 80002ce:	e016      	b.n	80002fe <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_up_Pin)
 80002d0:	88fb      	ldrh	r3, [r7, #6]
 80002d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80002d6:	d103      	bne.n	80002e0 <HAL_GPIO_EXTI_Callback+0x40>
		btn_up_flag = 1;
 80002d8:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <HAL_GPIO_EXTI_Callback+0x74>)
 80002da:	2201      	movs	r2, #1
 80002dc:	701a      	strb	r2, [r3, #0]
}
 80002de:	e00e      	b.n	80002fe <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_left_Pin)
 80002e0:	88fb      	ldrh	r3, [r7, #6]
 80002e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002e6:	d103      	bne.n	80002f0 <HAL_GPIO_EXTI_Callback+0x50>
		btn_left_flag = 1;
 80002e8:	4b0b      	ldr	r3, [pc, #44]	; (8000318 <HAL_GPIO_EXTI_Callback+0x78>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	701a      	strb	r2, [r3, #0]
}
 80002ee:	e006      	b.n	80002fe <HAL_GPIO_EXTI_Callback+0x5e>
	else if(GPIO_Pin == btn_down_Pin)
 80002f0:	88fb      	ldrh	r3, [r7, #6]
 80002f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80002f6:	d102      	bne.n	80002fe <HAL_GPIO_EXTI_Callback+0x5e>
		btn_down_flag = 1;
 80002f8:	4b08      	ldr	r3, [pc, #32]	; (800031c <HAL_GPIO_EXTI_Callback+0x7c>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	701a      	strb	r2, [r3, #0]
}
 80002fe:	bf00      	nop
 8000300:	3708      	adds	r7, #8
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	200000a4 	.word	0x200000a4
 800030c:	2000009d 	.word	0x2000009d
 8000310:	2000009e 	.word	0x2000009e
 8000314:	2000009f 	.word	0x2000009f
 8000318:	200000a0 	.word	0x200000a0
 800031c:	200000a1 	.word	0x200000a1

08000320 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b086      	sub	sp, #24
 8000324:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000326:	f000 fca5 	bl	8000c74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800032a:	f000 f909 	bl	8000540 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800032e:	f000 fa33 	bl	8000798 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000332:	f000 fa01 	bl	8000738 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000336:	f000 f9d9 	bl	80006ec <MX_TIM16_Init>
  MX_ADC1_Init();
 800033a:	f000 f967 	bl	800060c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart2, myTxData, 13, 10);
 800033e:	230a      	movs	r3, #10
 8000340:	220d      	movs	r2, #13
 8000342:	496e      	ldr	r1, [pc, #440]	; (80004fc <main+0x1dc>)
 8000344:	486e      	ldr	r0, [pc, #440]	; (8000500 <main+0x1e0>)
 8000346:	f004 f8a5 	bl	8004494 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, myRxData, 1);
 800034a:	2201      	movs	r2, #1
 800034c:	496d      	ldr	r1, [pc, #436]	; (8000504 <main+0x1e4>)
 800034e:	486c      	ldr	r0, [pc, #432]	; (8000500 <main+0x1e0>)
 8000350:	f004 f934 	bl	80045bc <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim16);
 8000354:	486c      	ldr	r0, [pc, #432]	; (8000508 <main+0x1e8>)
 8000356:	f003 fddb 	bl	8003f10 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(echo_flag)
 800035a:	4b6c      	ldr	r3, [pc, #432]	; (800050c <main+0x1ec>)
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d00d      	beq.n	800037e <main+0x5e>
	  {
		HAL_UART_Transmit(&huart2, myRxData, 1, 10);
 8000362:	230a      	movs	r3, #10
 8000364:	2201      	movs	r2, #1
 8000366:	4967      	ldr	r1, [pc, #412]	; (8000504 <main+0x1e4>)
 8000368:	4865      	ldr	r0, [pc, #404]	; (8000500 <main+0x1e0>)
 800036a:	f004 f893 	bl	8004494 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, myRxData, 1);
 800036e:	2201      	movs	r2, #1
 8000370:	4964      	ldr	r1, [pc, #400]	; (8000504 <main+0x1e4>)
 8000372:	4863      	ldr	r0, [pc, #396]	; (8000500 <main+0x1e0>)
 8000374:	f004 f922 	bl	80045bc <HAL_UART_Receive_IT>
		echo_flag = 0;
 8000378:	4b64      	ldr	r3, [pc, #400]	; (800050c <main+0x1ec>)
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]
	  }
	  if(btn_up_flag)
 800037e:	4b64      	ldr	r3, [pc, #400]	; (8000510 <main+0x1f0>)
 8000380:	781b      	ldrb	r3, [r3, #0]
 8000382:	2b00      	cmp	r3, #0
 8000384:	d019      	beq.n	80003ba <main+0x9a>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000386:	f000 fccf 	bl	8000d28 <HAL_GetTick>
 800038a:	4602      	mov	r2, r0
 800038c:	4b61      	ldr	r3, [pc, #388]	; (8000514 <main+0x1f4>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	1ad3      	subs	r3, r2, r3
 8000392:	2b01      	cmp	r3, #1
 8000394:	f240 8085 	bls.w	80004a2 <main+0x182>
		  {
			  if(HAL_GPIO_ReadPin(btn_up_GPIO_Port, btn_up_Pin))
 8000398:	f44f 7100 	mov.w	r1, #512	; 0x200
 800039c:	485e      	ldr	r0, [pc, #376]	; (8000518 <main+0x1f8>)
 800039e:	f002 f993 	bl	80026c8 <HAL_GPIO_ReadPin>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d004      	beq.n	80003b2 <main+0x92>
			  {
				  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80003a8:	2120      	movs	r1, #32
 80003aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003ae:	f002 f9bb 	bl	8002728 <HAL_GPIO_TogglePin>
			  }
			  btn_up_flag = 0;
 80003b2:	4b57      	ldr	r3, [pc, #348]	; (8000510 <main+0x1f0>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	701a      	strb	r2, [r3, #0]
 80003b8:	e073      	b.n	80004a2 <main+0x182>
		  }
	  }
	  else if(btn_left_flag)
 80003ba:	4b58      	ldr	r3, [pc, #352]	; (800051c <main+0x1fc>)
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d017      	beq.n	80003f2 <main+0xd2>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 80003c2:	f000 fcb1 	bl	8000d28 <HAL_GetTick>
 80003c6:	4602      	mov	r2, r0
 80003c8:	4b52      	ldr	r3, [pc, #328]	; (8000514 <main+0x1f4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	1ad3      	subs	r3, r2, r3
 80003ce:	2b01      	cmp	r3, #1
 80003d0:	d967      	bls.n	80004a2 <main+0x182>
		  {
			  if(HAL_GPIO_ReadPin(btn_left_GPIO_Port, btn_left_Pin))
 80003d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003d6:	4850      	ldr	r0, [pc, #320]	; (8000518 <main+0x1f8>)
 80003d8:	f002 f976 	bl	80026c8 <HAL_GPIO_ReadPin>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d003      	beq.n	80003ea <main+0xca>
			  {
				  HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80003e2:	2180      	movs	r1, #128	; 0x80
 80003e4:	484e      	ldr	r0, [pc, #312]	; (8000520 <main+0x200>)
 80003e6:	f002 f99f 	bl	8002728 <HAL_GPIO_TogglePin>
			  }
			  btn_left_flag = 0;
 80003ea:	4b4c      	ldr	r3, [pc, #304]	; (800051c <main+0x1fc>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	701a      	strb	r2, [r3, #0]
 80003f0:	e057      	b.n	80004a2 <main+0x182>
		  }
	  }
	  else if(btn_down_flag)
 80003f2:	4b4c      	ldr	r3, [pc, #304]	; (8000524 <main+0x204>)
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d019      	beq.n	800042e <main+0x10e>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 80003fa:	f000 fc95 	bl	8000d28 <HAL_GetTick>
 80003fe:	4602      	mov	r2, r0
 8000400:	4b44      	ldr	r3, [pc, #272]	; (8000514 <main+0x1f4>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	1ad3      	subs	r3, r2, r3
 8000406:	2b01      	cmp	r3, #1
 8000408:	d94b      	bls.n	80004a2 <main+0x182>
		  {
			  if(HAL_GPIO_ReadPin(btn_down_GPIO_Port, btn_down_Pin))
 800040a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800040e:	4842      	ldr	r0, [pc, #264]	; (8000518 <main+0x1f8>)
 8000410:	f002 f95a 	bl	80026c8 <HAL_GPIO_ReadPin>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d005      	beq.n	8000426 <main+0x106>
			  {
				  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800041a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800041e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000422:	f002 f981 	bl	8002728 <HAL_GPIO_TogglePin>
			  }
			  btn_down_flag = 0;
 8000426:	4b3f      	ldr	r3, [pc, #252]	; (8000524 <main+0x204>)
 8000428:	2200      	movs	r2, #0
 800042a:	701a      	strb	r2, [r3, #0]
 800042c:	e039      	b.n	80004a2 <main+0x182>
		  }
	  }
	  else if(btn_right_flag)
 800042e:	4b3e      	ldr	r3, [pc, #248]	; (8000528 <main+0x208>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d019      	beq.n	800046a <main+0x14a>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000436:	f000 fc77 	bl	8000d28 <HAL_GetTick>
 800043a:	4602      	mov	r2, r0
 800043c:	4b35      	ldr	r3, [pc, #212]	; (8000514 <main+0x1f4>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	1ad3      	subs	r3, r2, r3
 8000442:	2b01      	cmp	r3, #1
 8000444:	d92d      	bls.n	80004a2 <main+0x182>
		  {
			  if(HAL_GPIO_ReadPin(btn_right_GPIO_Port, btn_right_Pin))
 8000446:	2180      	movs	r1, #128	; 0x80
 8000448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800044c:	f002 f93c 	bl	80026c8 <HAL_GPIO_ReadPin>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d005      	beq.n	8000462 <main+0x142>
			  {
				  HAL_GPIO_TogglePin(LD5_GPIO_Port, LD5_Pin);
 8000456:	f44f 7100 	mov.w	r1, #512	; 0x200
 800045a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800045e:	f002 f963 	bl	8002728 <HAL_GPIO_TogglePin>
			  }
			  btn_right_flag = 0;
 8000462:	4b31      	ldr	r3, [pc, #196]	; (8000528 <main+0x208>)
 8000464:	2200      	movs	r2, #0
 8000466:	701a      	strb	r2, [r3, #0]
 8000468:	e01b      	b.n	80004a2 <main+0x182>
		  }
	  }
	  else if(btn_mid_flag)
 800046a:	4b30      	ldr	r3, [pc, #192]	; (800052c <main+0x20c>)
 800046c:	781b      	ldrb	r3, [r3, #0]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d017      	beq.n	80004a2 <main+0x182>
	  {
		  if(HAL_GetTick() - last_ticks >= 2)
 8000472:	f000 fc59 	bl	8000d28 <HAL_GetTick>
 8000476:	4602      	mov	r2, r0
 8000478:	4b26      	ldr	r3, [pc, #152]	; (8000514 <main+0x1f4>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	1ad3      	subs	r3, r2, r3
 800047e:	2b01      	cmp	r3, #1
 8000480:	d90f      	bls.n	80004a2 <main+0x182>
		  {
			  if(HAL_GPIO_ReadPin(btn_mid_GPIO_Port, btn_mid_Pin))
 8000482:	2140      	movs	r1, #64	; 0x40
 8000484:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000488:	f002 f91e 	bl	80026c8 <HAL_GPIO_ReadPin>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d004      	beq.n	800049c <main+0x17c>
			  {
				  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000492:	2120      	movs	r1, #32
 8000494:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000498:	f002 f946 	bl	8002728 <HAL_GPIO_TogglePin>
			  }
			  btn_mid_flag = 0;
 800049c:	4b23      	ldr	r3, [pc, #140]	; (800052c <main+0x20c>)
 800049e:	2200      	movs	r2, #0
 80004a0:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // ADC TIM16 interrupt
	  if(adc_timer_flag)
 80004a2:	4b23      	ldr	r3, [pc, #140]	; (8000530 <main+0x210>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	f43f af57 	beq.w	800035a <main+0x3a>
	  {
		  HAL_ADC_Start(&hadc1);
 80004ac:	4821      	ldr	r0, [pc, #132]	; (8000534 <main+0x214>)
 80004ae:	f000 fe41 	bl	8001134 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80004b2:	f04f 31ff 	mov.w	r1, #4294967295
 80004b6:	481f      	ldr	r0, [pc, #124]	; (8000534 <main+0x214>)
 80004b8:	f000 ff88 	bl	80013cc <HAL_ADC_PollForConversion>
		  raw = HAL_ADC_GetValue(&hadc1);
 80004bc:	481d      	ldr	r0, [pc, #116]	; (8000534 <main+0x214>)
 80004be:	f001 f887 	bl	80015d0 <HAL_ADC_GetValue>
 80004c2:	4603      	mov	r3, r0
 80004c4:	82fb      	strh	r3, [r7, #22]
		  HAL_ADC_Stop(&hadc1);
 80004c6:	481b      	ldr	r0, [pc, #108]	; (8000534 <main+0x214>)
 80004c8:	f000 ff4a 	bl	8001360 <HAL_ADC_Stop>
		  millivolts = raw*3300/4095;
 80004cc:	8afb      	ldrh	r3, [r7, #22]
 80004ce:	f640 42e4 	movw	r2, #3300	; 0xce4
 80004d2:	fb02 f303 	mul.w	r3, r2, r3
 80004d6:	4a18      	ldr	r2, [pc, #96]	; (8000538 <main+0x218>)
 80004d8:	fb82 1203 	smull	r1, r2, r2, r3
 80004dc:	441a      	add	r2, r3
 80004de:	12d2      	asrs	r2, r2, #11
 80004e0:	17db      	asrs	r3, r3, #31
 80004e2:	1ad3      	subs	r3, r2, r3
 80004e4:	613b      	str	r3, [r7, #16]
		  sprintf(msg, "%lu\n", millivolts);
 80004e6:	1d3b      	adds	r3, r7, #4
 80004e8:	693a      	ldr	r2, [r7, #16]
 80004ea:	4914      	ldr	r1, [pc, #80]	; (800053c <main+0x21c>)
 80004ec:	4618      	mov	r0, r3
 80004ee:	f005 fa1f 	bl	8005930 <siprintf>
//		  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
		  adc_timer_flag = 0;
 80004f2:	4b0f      	ldr	r3, [pc, #60]	; (8000530 <main+0x210>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	701a      	strb	r2, [r3, #0]
	  if(echo_flag)
 80004f8:	e72f      	b.n	800035a <main+0x3a>
 80004fa:	bf00      	nop
 80004fc:	20000000 	.word	0x20000000
 8000500:	20000108 	.word	0x20000108
 8000504:	200000b4 	.word	0x200000b4
 8000508:	2000018c 	.word	0x2000018c
 800050c:	2000009c 	.word	0x2000009c
 8000510:	2000009f 	.word	0x2000009f
 8000514:	200000a4 	.word	0x200000a4
 8000518:	48000400 	.word	0x48000400
 800051c:	200000a0 	.word	0x200000a0
 8000520:	48000800 	.word	0x48000800
 8000524:	200000a1 	.word	0x200000a1
 8000528:	2000009e 	.word	0x2000009e
 800052c:	2000009d 	.word	0x2000009d
 8000530:	200000a2 	.word	0x200000a2
 8000534:	200000b8 	.word	0x200000b8
 8000538:	80080081 	.word	0x80080081
 800053c:	08006154 	.word	0x08006154

08000540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b0a6      	sub	sp, #152	; 0x98
 8000544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000546:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800054a:	2228      	movs	r2, #40	; 0x28
 800054c:	2100      	movs	r1, #0
 800054e:	4618      	mov	r0, r3
 8000550:	f005 f9e6 	bl	8005920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000554:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	2258      	movs	r2, #88	; 0x58
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f005 f9d8 	bl	8005920 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000570:	2302      	movs	r3, #2
 8000572:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000574:	2301      	movs	r3, #1
 8000576:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000578:	2310      	movs	r3, #16
 800057a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057e:	2302      	movs	r3, #2
 8000580:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000584:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000588:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800058c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000590:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800059e:	4618      	mov	r0, r3
 80005a0:	f002 f8f4 	bl	800278c <HAL_RCC_OscConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80005aa:	f000 f9c3 	bl	8000934 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ae:	230f      	movs	r3, #15
 80005b0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	2302      	movs	r3, #2
 80005b4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005be:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c0:	2300      	movs	r3, #0
 80005c2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80005c8:	2102      	movs	r1, #2
 80005ca:	4618      	mov	r0, r3
 80005cc:	f002 fff4 	bl	80035b8 <HAL_RCC_ClockConfig>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005d6:	f000 f9ad 	bl	8000934 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM16
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <SystemClock_Config+0xc8>)
 80005dc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80005de:	2300      	movs	r3, #0
 80005e0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80005e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim16ClockSelection = RCC_TIM16CLK_HCLK;
 80005e8:	2300      	movs	r3, #0
 80005ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	4618      	mov	r0, r3
 80005f0:	f003 fa18 	bl	8003a24 <HAL_RCCEx_PeriphCLKConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80005fa:	f000 f99b 	bl	8000934 <Error_Handler>
  }
}
 80005fe:	bf00      	nop
 8000600:	3798      	adds	r7, #152	; 0x98
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	00800082 	.word	0x00800082

0800060c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b08a      	sub	sp, #40	; 0x28
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000612:	f107 031c 	add.w	r3, r7, #28
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]
 800062c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800062e:	4b2e      	ldr	r3, [pc, #184]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000630:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000634:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000636:	4b2c      	ldr	r3, [pc, #176]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000638:	2200      	movs	r2, #0
 800063a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063c:	4b2a      	ldr	r3, [pc, #168]	; (80006e8 <MX_ADC1_Init+0xdc>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000642:	4b29      	ldr	r3, [pc, #164]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000648:	4b27      	ldr	r3, [pc, #156]	; (80006e8 <MX_ADC1_Init+0xdc>)
 800064a:	2200      	movs	r2, #0
 800064c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064e:	4b26      	ldr	r3, [pc, #152]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000650:	2200      	movs	r2, #0
 8000652:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000656:	4b24      	ldr	r3, [pc, #144]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000658:	2200      	movs	r2, #0
 800065a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800065c:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <MX_ADC1_Init+0xdc>)
 800065e:	2201      	movs	r2, #1
 8000660:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000662:	4b21      	ldr	r3, [pc, #132]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000664:	2200      	movs	r2, #0
 8000666:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000668:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <MX_ADC1_Init+0xdc>)
 800066a:	2201      	movs	r2, #1
 800066c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800066e:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000670:	2200      	movs	r2, #0
 8000672:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000676:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000678:	2204      	movs	r2, #4
 800067a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800067c:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <MX_ADC1_Init+0xdc>)
 800067e:	2200      	movs	r2, #0
 8000680:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000682:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <MX_ADC1_Init+0xdc>)
 8000684:	2200      	movs	r2, #0
 8000686:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000688:	4817      	ldr	r0, [pc, #92]	; (80006e8 <MX_ADC1_Init+0xdc>)
 800068a:	f000 fb59 	bl	8000d40 <HAL_ADC_Init>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000694:	f000 f94e 	bl	8000934 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800069c:	f107 031c 	add.w	r3, r7, #28
 80006a0:	4619      	mov	r1, r3
 80006a2:	4811      	ldr	r0, [pc, #68]	; (80006e8 <MX_ADC1_Init+0xdc>)
 80006a4:	f001 fa8e 	bl	8001bc4 <HAL_ADCEx_MultiModeConfigChannel>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80006ae:	f000 f941 	bl	8000934 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80006b2:	2301      	movs	r3, #1
 80006b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006b6:	2301      	movs	r3, #1
 80006b8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ba:	2300      	movs	r3, #0
 80006bc:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006be:	2300      	movs	r3, #0
 80006c0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006c2:	2300      	movs	r3, #0
 80006c4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ca:	1d3b      	adds	r3, r7, #4
 80006cc:	4619      	mov	r1, r3
 80006ce:	4806      	ldr	r0, [pc, #24]	; (80006e8 <MX_ADC1_Init+0xdc>)
 80006d0:	f000 ff8c 	bl	80015ec <HAL_ADC_ConfigChannel>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80006da:	f000 f92b 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006de:	bf00      	nop
 80006e0:	3728      	adds	r7, #40	; 0x28
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200000b8 	.word	0x200000b8

080006ec <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <MX_TIM16_Init+0x44>)
 80006f2:	4a10      	ldr	r2, [pc, #64]	; (8000734 <MX_TIM16_Init+0x48>)
 80006f4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 72-1;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_TIM16_Init+0x44>)
 80006f8:	2247      	movs	r2, #71	; 0x47
 80006fa:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_TIM16_Init+0x44>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000 - 1;
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MX_TIM16_Init+0x44>)
 8000704:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000708:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800070a:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_TIM16_Init+0x44>)
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000710:	4b07      	ldr	r3, [pc, #28]	; (8000730 <MX_TIM16_Init+0x44>)
 8000712:	2200      	movs	r2, #0
 8000714:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <MX_TIM16_Init+0x44>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800071c:	4804      	ldr	r0, [pc, #16]	; (8000730 <MX_TIM16_Init+0x44>)
 800071e:	f003 fb9f 	bl	8003e60 <HAL_TIM_Base_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8000728:	f000 f904 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}
 8000730:	2000018c 	.word	0x2000018c
 8000734:	40014400 	.word	0x40014400

08000738 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800073c:	4b14      	ldr	r3, [pc, #80]	; (8000790 <MX_USART2_UART_Init+0x58>)
 800073e:	4a15      	ldr	r2, [pc, #84]	; (8000794 <MX_USART2_UART_Init+0x5c>)
 8000740:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000742:	4b13      	ldr	r3, [pc, #76]	; (8000790 <MX_USART2_UART_Init+0x58>)
 8000744:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000748:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800074a:	4b11      	ldr	r3, [pc, #68]	; (8000790 <MX_USART2_UART_Init+0x58>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000750:	4b0f      	ldr	r3, [pc, #60]	; (8000790 <MX_USART2_UART_Init+0x58>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000756:	4b0e      	ldr	r3, [pc, #56]	; (8000790 <MX_USART2_UART_Init+0x58>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800075c:	4b0c      	ldr	r3, [pc, #48]	; (8000790 <MX_USART2_UART_Init+0x58>)
 800075e:	220c      	movs	r2, #12
 8000760:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000762:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <MX_USART2_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000768:	4b09      	ldr	r3, [pc, #36]	; (8000790 <MX_USART2_UART_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800076e:	4b08      	ldr	r3, [pc, #32]	; (8000790 <MX_USART2_UART_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <MX_USART2_UART_Init+0x58>)
 8000776:	2200      	movs	r2, #0
 8000778:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800077a:	4805      	ldr	r0, [pc, #20]	; (8000790 <MX_USART2_UART_Init+0x58>)
 800077c:	f003 fe3c 	bl	80043f8 <HAL_UART_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000786:	f000 f8d5 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	20000108 	.word	0x20000108
 8000794:	40004400 	.word	0x40004400

08000798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08a      	sub	sp, #40	; 0x28
 800079c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079e:	f107 0314 	add.w	r3, r7, #20
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	4b53      	ldr	r3, [pc, #332]	; (80008fc <MX_GPIO_Init+0x164>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	4a52      	ldr	r2, [pc, #328]	; (80008fc <MX_GPIO_Init+0x164>)
 80007b4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80007b8:	6153      	str	r3, [r2, #20]
 80007ba:	4b50      	ldr	r3, [pc, #320]	; (80008fc <MX_GPIO_Init+0x164>)
 80007bc:	695b      	ldr	r3, [r3, #20]
 80007be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80007c2:	613b      	str	r3, [r7, #16]
 80007c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007c6:	4b4d      	ldr	r3, [pc, #308]	; (80008fc <MX_GPIO_Init+0x164>)
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	4a4c      	ldr	r2, [pc, #304]	; (80008fc <MX_GPIO_Init+0x164>)
 80007cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80007d0:	6153      	str	r3, [r2, #20]
 80007d2:	4b4a      	ldr	r3, [pc, #296]	; (80008fc <MX_GPIO_Init+0x164>)
 80007d4:	695b      	ldr	r3, [r3, #20]
 80007d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b47      	ldr	r3, [pc, #284]	; (80008fc <MX_GPIO_Init+0x164>)
 80007e0:	695b      	ldr	r3, [r3, #20]
 80007e2:	4a46      	ldr	r2, [pc, #280]	; (80008fc <MX_GPIO_Init+0x164>)
 80007e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007e8:	6153      	str	r3, [r2, #20]
 80007ea:	4b44      	ldr	r3, [pc, #272]	; (80008fc <MX_GPIO_Init+0x164>)
 80007ec:	695b      	ldr	r3, [r3, #20]
 80007ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	4b41      	ldr	r3, [pc, #260]	; (80008fc <MX_GPIO_Init+0x164>)
 80007f8:	695b      	ldr	r3, [r3, #20]
 80007fa:	4a40      	ldr	r2, [pc, #256]	; (80008fc <MX_GPIO_Init+0x164>)
 80007fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000800:	6153      	str	r3, [r2, #20]
 8000802:	4b3e      	ldr	r3, [pc, #248]	; (80008fc <MX_GPIO_Init+0x164>)
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD5_Pin|LD4_Pin, GPIO_PIN_RESET);
 800080e:	2200      	movs	r2, #0
 8000810:	f44f 61c4 	mov.w	r1, #1568	; 0x620
 8000814:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000818:	f001 ff6e 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|LD3_Pin, GPIO_PIN_RESET);
 800081c:	2200      	movs	r2, #0
 800081e:	2190      	movs	r1, #144	; 0x90
 8000820:	4837      	ldr	r0, [pc, #220]	; (8000900 <MX_GPIO_Init+0x168>)
 8000822:	f001 ff69 	bl	80026f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000826:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800082a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800082c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000830:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	4830      	ldr	r0, [pc, #192]	; (8000900 <MX_GPIO_Init+0x168>)
 800083e:	f001 fdb9 	bl	80023b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD5_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD5_Pin|LD4_Pin;
 8000842:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 8000846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000848:	2301      	movs	r3, #1
 800084a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000850:	2300      	movs	r3, #0
 8000852:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	4619      	mov	r1, r3
 800085a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800085e:	f001 fda9 	bl	80023b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_mid_Pin */
  GPIO_InitStruct.Pin = btn_mid_Pin;
 8000862:	2340      	movs	r3, #64	; 0x40
 8000864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000866:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800086a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800086c:	2301      	movs	r3, #1
 800086e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_mid_GPIO_Port, &GPIO_InitStruct);
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	4619      	mov	r1, r3
 8000876:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800087a:	f001 fd9b 	bl	80023b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : btn_right_Pin */
  GPIO_InitStruct.Pin = btn_right_Pin;
 800087e:	2380      	movs	r3, #128	; 0x80
 8000880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000882:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000888:	2301      	movs	r3, #1
 800088a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(btn_right_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 0314 	add.w	r3, r7, #20
 8000890:	4619      	mov	r1, r3
 8000892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000896:	f001 fd8d 	bl	80023b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 LD3_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD3_Pin;
 800089a:	2390      	movs	r3, #144	; 0x90
 800089c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089e:	2301      	movs	r3, #1
 80008a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a6:	2300      	movs	r3, #0
 80008a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008aa:	f107 0314 	add.w	r3, r7, #20
 80008ae:	4619      	mov	r1, r3
 80008b0:	4813      	ldr	r0, [pc, #76]	; (8000900 <MX_GPIO_Init+0x168>)
 80008b2:	f001 fd7f 	bl	80023b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : btn_down_Pin btn_left_Pin btn_up_Pin */
  GPIO_InitStruct.Pin = btn_down_Pin|btn_left_Pin|btn_up_Pin;
 80008b6:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80008ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008bc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c6:	f107 0314 	add.w	r3, r7, #20
 80008ca:	4619      	mov	r1, r3
 80008cc:	480d      	ldr	r0, [pc, #52]	; (8000904 <MX_GPIO_Init+0x16c>)
 80008ce:	f001 fd71 	bl	80023b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2100      	movs	r1, #0
 80008d6:	2017      	movs	r0, #23
 80008d8:	f001 fcbf 	bl	800225a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008dc:	2017      	movs	r0, #23
 80008de:	f001 fcd8 	bl	8002292 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2100      	movs	r1, #0
 80008e6:	2028      	movs	r0, #40	; 0x28
 80008e8:	f001 fcb7 	bl	800225a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008ec:	2028      	movs	r0, #40	; 0x28
 80008ee:	f001 fcd0 	bl	8002292 <HAL_NVIC_EnableIRQ>

}
 80008f2:	bf00      	nop
 80008f4:	3728      	adds	r7, #40	; 0x28
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	40021000 	.word	0x40021000
 8000900:	48000800 	.word	0x48000800
 8000904:	48000400 	.word	0x48000400

08000908 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	// Check which version of the timer triggered this interrupt
	if(htim == &htim16)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4a06      	ldr	r2, [pc, #24]	; (800092c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d102      	bne.n	800091e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		adc_timer_flag = 1;
 8000918:	4b05      	ldr	r3, [pc, #20]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800091a:	2201      	movs	r2, #1
 800091c:	701a      	strb	r2, [r3, #0]
	}
}
 800091e:	bf00      	nop
 8000920:	370c      	adds	r7, #12
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	2000018c 	.word	0x2000018c
 8000930:	200000a2 	.word	0x200000a2

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
	...

08000944 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094a:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <HAL_MspInit+0x44>)
 800094c:	699b      	ldr	r3, [r3, #24]
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <HAL_MspInit+0x44>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	6193      	str	r3, [r2, #24]
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <HAL_MspInit+0x44>)
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <HAL_MspInit+0x44>)
 8000964:	69db      	ldr	r3, [r3, #28]
 8000966:	4a08      	ldr	r2, [pc, #32]	; (8000988 <HAL_MspInit+0x44>)
 8000968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800096c:	61d3      	str	r3, [r2, #28]
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <HAL_MspInit+0x44>)
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800097a:	2007      	movs	r0, #7
 800097c:	f001 fc62 	bl	8002244 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40021000 	.word	0x40021000

0800098c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08a      	sub	sp, #40	; 0x28
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 0314 	add.w	r3, r7, #20
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80009ac:	d124      	bne.n	80009f8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80009ae:	4b14      	ldr	r3, [pc, #80]	; (8000a00 <HAL_ADC_MspInit+0x74>)
 80009b0:	695b      	ldr	r3, [r3, #20]
 80009b2:	4a13      	ldr	r2, [pc, #76]	; (8000a00 <HAL_ADC_MspInit+0x74>)
 80009b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b8:	6153      	str	r3, [r2, #20]
 80009ba:	4b11      	ldr	r3, [pc, #68]	; (8000a00 <HAL_ADC_MspInit+0x74>)
 80009bc:	695b      	ldr	r3, [r3, #20]
 80009be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	4b0e      	ldr	r3, [pc, #56]	; (8000a00 <HAL_ADC_MspInit+0x74>)
 80009c8:	695b      	ldr	r3, [r3, #20]
 80009ca:	4a0d      	ldr	r2, [pc, #52]	; (8000a00 <HAL_ADC_MspInit+0x74>)
 80009cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009d0:	6153      	str	r3, [r2, #20]
 80009d2:	4b0b      	ldr	r3, [pc, #44]	; (8000a00 <HAL_ADC_MspInit+0x74>)
 80009d4:	695b      	ldr	r3, [r3, #20]
 80009d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009de:	2301      	movs	r3, #1
 80009e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009e2:	2303      	movs	r3, #3
 80009e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ea:	f107 0314 	add.w	r3, r7, #20
 80009ee:	4619      	mov	r1, r3
 80009f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009f4:	f001 fcde 	bl	80023b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009f8:	bf00      	nop
 80009fa:	3728      	adds	r7, #40	; 0x28
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	40021000 	.word	0x40021000

08000a04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a0d      	ldr	r2, [pc, #52]	; (8000a48 <HAL_TIM_Base_MspInit+0x44>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d113      	bne.n	8000a3e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000a16:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <HAL_TIM_Base_MspInit+0x48>)
 8000a18:	699b      	ldr	r3, [r3, #24]
 8000a1a:	4a0c      	ldr	r2, [pc, #48]	; (8000a4c <HAL_TIM_Base_MspInit+0x48>)
 8000a1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a20:	6193      	str	r3, [r2, #24]
 8000a22:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <HAL_TIM_Base_MspInit+0x48>)
 8000a24:	699b      	ldr	r3, [r3, #24]
 8000a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2100      	movs	r1, #0
 8000a32:	2019      	movs	r0, #25
 8000a34:	f001 fc11 	bl	800225a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000a38:	2019      	movs	r0, #25
 8000a3a:	f001 fc2a 	bl	8002292 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000a3e:	bf00      	nop
 8000a40:	3710      	adds	r7, #16
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40014400 	.word	0x40014400
 8000a4c:	40021000 	.word	0x40021000

08000a50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	; 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a1b      	ldr	r2, [pc, #108]	; (8000adc <HAL_UART_MspInit+0x8c>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d130      	bne.n	8000ad4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a72:	4b1b      	ldr	r3, [pc, #108]	; (8000ae0 <HAL_UART_MspInit+0x90>)
 8000a74:	69db      	ldr	r3, [r3, #28]
 8000a76:	4a1a      	ldr	r2, [pc, #104]	; (8000ae0 <HAL_UART_MspInit+0x90>)
 8000a78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a7c:	61d3      	str	r3, [r2, #28]
 8000a7e:	4b18      	ldr	r3, [pc, #96]	; (8000ae0 <HAL_UART_MspInit+0x90>)
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <HAL_UART_MspInit+0x90>)
 8000a8c:	695b      	ldr	r3, [r3, #20]
 8000a8e:	4a14      	ldr	r2, [pc, #80]	; (8000ae0 <HAL_UART_MspInit+0x90>)
 8000a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a94:	6153      	str	r3, [r2, #20]
 8000a96:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <HAL_UART_MspInit+0x90>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aa2:	230c      	movs	r3, #12
 8000aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ab2:	2307      	movs	r3, #7
 8000ab4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac0:	f001 fc78 	bl	80023b4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	2026      	movs	r0, #38	; 0x26
 8000aca:	f001 fbc6 	bl	800225a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ace:	2026      	movs	r0, #38	; 0x26
 8000ad0:	f001 fbdf 	bl	8002292 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ad4:	bf00      	nop
 8000ad6:	3728      	adds	r7, #40	; 0x28
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40004400 	.word	0x40004400
 8000ae0:	40021000 	.word	0x40021000

08000ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ae8:	bf00      	nop
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr

08000af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000af2:	b480      	push	{r7}
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000af6:	e7fe      	b.n	8000af6 <HardFault_Handler+0x4>

08000af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000afc:	e7fe      	b.n	8000afc <MemManage_Handler+0x4>

08000afe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000afe:	b480      	push	{r7}
 8000b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b02:	e7fe      	b.n	8000b02 <BusFault_Handler+0x4>

08000b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b08:	e7fe      	b.n	8000b08 <UsageFault_Handler+0x4>

08000b0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b0a:	b480      	push	{r7}
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b0e:	bf00      	nop
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b38:	f000 f8e2 	bl	8000d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b3c:	bf00      	nop
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000b44:	2040      	movs	r0, #64	; 0x40
 8000b46:	f001 fe09 	bl	800275c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000b4a:	2080      	movs	r0, #128	; 0x80
 8000b4c:	f001 fe06 	bl	800275c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000b50:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000b54:	f001 fe02 	bl	800275c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000b58:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b5c:	f001 fdfe 	bl	800275c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000b68:	4802      	ldr	r0, [pc, #8]	; (8000b74 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000b6a:	f003 fa41 	bl	8003ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	2000018c 	.word	0x2000018c

08000b78 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b7c:	4802      	ldr	r0, [pc, #8]	; (8000b88 <USART2_IRQHandler+0x10>)
 8000b7e:	f003 fd6b 	bl	8004658 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000108 	.word	0x20000108

08000b8c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000b90:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000b94:	f001 fde2 	bl	800275c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000b98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b9c:	f001 fdde 	bl	800275c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <_sbrk+0x50>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <_sbrk+0x16>
		heap_end = &end;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	; (8000bf4 <_sbrk+0x50>)
 8000bb6:	4a10      	ldr	r2, [pc, #64]	; (8000bf8 <_sbrk+0x54>)
 8000bb8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <_sbrk+0x50>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <_sbrk+0x50>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	466a      	mov	r2, sp
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d907      	bls.n	8000bde <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000bce:	f004 fe7d 	bl	80058cc <__errno>
 8000bd2:	4602      	mov	r2, r0
 8000bd4:	230c      	movs	r3, #12
 8000bd6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000bdc:	e006      	b.n	8000bec <_sbrk+0x48>
	}

	heap_end += incr;
 8000bde:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <_sbrk+0x50>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a03      	ldr	r2, [pc, #12]	; (8000bf4 <_sbrk+0x50>)
 8000be8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000bea:	68fb      	ldr	r3, [r7, #12]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200000a8 	.word	0x200000a8
 8000bf8:	200001e0 	.word	0x200001e0

08000bfc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c00:	4b06      	ldr	r3, [pc, #24]	; (8000c1c <SystemInit+0x20>)
 8000c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c06:	4a05      	ldr	r2, [pc, #20]	; (8000c1c <SystemInit+0x20>)
 8000c08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	e000ed00 	.word	0xe000ed00

08000c20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c58 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c24:	480d      	ldr	r0, [pc, #52]	; (8000c5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c26:	490e      	ldr	r1, [pc, #56]	; (8000c60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c28:	4a0e      	ldr	r2, [pc, #56]	; (8000c64 <LoopForever+0xe>)
  movs r3, #0
 8000c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c2c:	e002      	b.n	8000c34 <LoopCopyDataInit>

08000c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c32:	3304      	adds	r3, #4

08000c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c38:	d3f9      	bcc.n	8000c2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c3a:	4a0b      	ldr	r2, [pc, #44]	; (8000c68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c3c:	4c0b      	ldr	r4, [pc, #44]	; (8000c6c <LoopForever+0x16>)
  movs r3, #0
 8000c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c40:	e001      	b.n	8000c46 <LoopFillZerobss>

08000c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c44:	3204      	adds	r2, #4

08000c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c48:	d3fb      	bcc.n	8000c42 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c4a:	f7ff ffd7 	bl	8000bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c4e:	f004 fe43 	bl	80058d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c52:	f7ff fb65 	bl	8000320 <main>

08000c56 <LoopForever>:

LoopForever:
    b LoopForever
 8000c56:	e7fe      	b.n	8000c56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c58:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c60:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000c64:	080061d0 	.word	0x080061d0
  ldr r2, =_sbss
 8000c68:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000c6c:	200001e0 	.word	0x200001e0

08000c70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c70:	e7fe      	b.n	8000c70 <ADC1_2_IRQHandler>
	...

08000c74 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c78:	4b08      	ldr	r3, [pc, #32]	; (8000c9c <HAL_Init+0x28>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a07      	ldr	r2, [pc, #28]	; (8000c9c <HAL_Init+0x28>)
 8000c7e:	f043 0310 	orr.w	r3, r3, #16
 8000c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c84:	2003      	movs	r0, #3
 8000c86:	f001 fadd 	bl	8002244 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f000 f808 	bl	8000ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c90:	f7ff fe58 	bl	8000944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c94:	2300      	movs	r3, #0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40022000 	.word	0x40022000

08000ca0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ca8:	4b12      	ldr	r3, [pc, #72]	; (8000cf4 <HAL_InitTick+0x54>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0x58>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f001 faf5 	bl	80022ae <HAL_SYSTICK_Config>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d001      	beq.n	8000cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	e00e      	b.n	8000cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2b0f      	cmp	r3, #15
 8000cd2:	d80a      	bhi.n	8000cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	6879      	ldr	r1, [r7, #4]
 8000cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cdc:	f001 fabd 	bl	800225a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce0:	4a06      	ldr	r2, [pc, #24]	; (8000cfc <HAL_InitTick+0x5c>)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e000      	b.n	8000cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cea:	2301      	movs	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000010 	.word	0x20000010
 8000cf8:	20000018 	.word	0x20000018
 8000cfc:	20000014 	.word	0x20000014

08000d00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d04:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HAL_IncTick+0x20>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_IncTick+0x24>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4413      	add	r3, r2
 8000d10:	4a04      	ldr	r2, [pc, #16]	; (8000d24 <HAL_IncTick+0x24>)
 8000d12:	6013      	str	r3, [r2, #0]
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	20000018 	.word	0x20000018
 8000d24:	200001d8 	.word	0x200001d8

08000d28 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000d2c:	4b03      	ldr	r3, [pc, #12]	; (8000d3c <HAL_GetTick+0x14>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	200001d8 	.word	0x200001d8

08000d40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b09a      	sub	sp, #104	; 0x68
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000d52:	2300      	movs	r3, #0
 8000d54:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d101      	bne.n	8000d60 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	e1e3      	b.n	8001128 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	691b      	ldr	r3, [r3, #16]
 8000d64:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	f003 0310 	and.w	r3, r3, #16
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d176      	bne.n	8000e60 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d152      	bne.n	8000e20 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2200      	movs	r2, #0
 8000d84:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	2200      	movs	r2, #0
 8000d8a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f7ff fdf9 	bl	800098c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d13b      	bne.n	8000e20 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f001 f861 	bl	8001e70 <ADC_Disable>
 8000dae:	4603      	mov	r3, r0
 8000db0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db8:	f003 0310 	and.w	r3, r3, #16
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d12f      	bne.n	8000e20 <HAL_ADC_Init+0xe0>
 8000dc0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d12b      	bne.n	8000e20 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dcc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000dd0:	f023 0302 	bic.w	r3, r3, #2
 8000dd4:	f043 0202 	orr.w	r2, r3, #2
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	689a      	ldr	r2, [r3, #8]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000dea:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000dfa:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dfc:	4b92      	ldr	r3, [pc, #584]	; (8001048 <HAL_ADC_Init+0x308>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a92      	ldr	r2, [pc, #584]	; (800104c <HAL_ADC_Init+0x30c>)
 8000e02:	fba2 2303 	umull	r2, r3, r2, r3
 8000e06:	0c9a      	lsrs	r2, r3, #18
 8000e08:	4613      	mov	r3, r2
 8000e0a:	009b      	lsls	r3, r3, #2
 8000e0c:	4413      	add	r3, r2
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e12:	e002      	b.n	8000e1a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	3b01      	subs	r3, #1
 8000e18:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1f9      	bne.n	8000e14 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d007      	beq.n	8000e3e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000e38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e3c:	d110      	bne.n	8000e60 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e42:	f023 0312 	bic.w	r3, r3, #18
 8000e46:	f043 0210 	orr.w	r2, r3, #16
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e52:	f043 0201 	orr.w	r2, r3, #1
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e64:	f003 0310 	and.w	r3, r3, #16
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	f040 8150 	bne.w	800110e <HAL_ADC_Init+0x3ce>
 8000e6e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f040 814b 	bne.w	800110e <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f040 8143 	bne.w	800110e <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000e90:	f043 0202 	orr.w	r2, r3, #2
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ea0:	d004      	beq.n	8000eac <HAL_ADC_Init+0x16c>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a6a      	ldr	r2, [pc, #424]	; (8001050 <HAL_ADC_Init+0x310>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d101      	bne.n	8000eb0 <HAL_ADC_Init+0x170>
 8000eac:	4b69      	ldr	r3, [pc, #420]	; (8001054 <HAL_ADC_Init+0x314>)
 8000eae:	e000      	b.n	8000eb2 <HAL_ADC_Init+0x172>
 8000eb0:	4b69      	ldr	r3, [pc, #420]	; (8001058 <HAL_ADC_Init+0x318>)
 8000eb2:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ebc:	d102      	bne.n	8000ec4 <HAL_ADC_Init+0x184>
 8000ebe:	4b64      	ldr	r3, [pc, #400]	; (8001050 <HAL_ADC_Init+0x310>)
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	e01a      	b.n	8000efa <HAL_ADC_Init+0x1ba>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a61      	ldr	r2, [pc, #388]	; (8001050 <HAL_ADC_Init+0x310>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d103      	bne.n	8000ed6 <HAL_ADC_Init+0x196>
 8000ece:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	e011      	b.n	8000efa <HAL_ADC_Init+0x1ba>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a60      	ldr	r2, [pc, #384]	; (800105c <HAL_ADC_Init+0x31c>)
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d102      	bne.n	8000ee6 <HAL_ADC_Init+0x1a6>
 8000ee0:	4b5f      	ldr	r3, [pc, #380]	; (8001060 <HAL_ADC_Init+0x320>)
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e009      	b.n	8000efa <HAL_ADC_Init+0x1ba>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a5d      	ldr	r2, [pc, #372]	; (8001060 <HAL_ADC_Init+0x320>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d102      	bne.n	8000ef6 <HAL_ADC_Init+0x1b6>
 8000ef0:	4b5a      	ldr	r3, [pc, #360]	; (800105c <HAL_ADC_Init+0x31c>)
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	e001      	b.n	8000efa <HAL_ADC_Init+0x1ba>
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	f003 0303 	and.w	r3, r3, #3
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d108      	bne.n	8000f1a <HAL_ADC_Init+0x1da>
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d101      	bne.n	8000f1a <HAL_ADC_Init+0x1da>
 8000f16:	2301      	movs	r3, #1
 8000f18:	e000      	b.n	8000f1c <HAL_ADC_Init+0x1dc>
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d11c      	bne.n	8000f5a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000f20:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d010      	beq.n	8000f48 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f003 0303 	and.w	r3, r3, #3
 8000f2e:	2b01      	cmp	r3, #1
 8000f30:	d107      	bne.n	8000f42 <HAL_ADC_Init+0x202>
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	2b01      	cmp	r3, #1
 8000f3c:	d101      	bne.n	8000f42 <HAL_ADC_Init+0x202>
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e000      	b.n	8000f44 <HAL_ADC_Init+0x204>
 8000f42:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d108      	bne.n	8000f5a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000f48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	431a      	orrs	r2, r3
 8000f56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f58:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	7e5b      	ldrb	r3, [r3, #25]
 8000f5e:	035b      	lsls	r3, r3, #13
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f64:	2a01      	cmp	r2, #1
 8000f66:	d002      	beq.n	8000f6e <HAL_ADC_Init+0x22e>
 8000f68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f6c:	e000      	b.n	8000f70 <HAL_ADC_Init+0x230>
 8000f6e:	2200      	movs	r2, #0
 8000f70:	431a      	orrs	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	68db      	ldr	r3, [r3, #12]
 8000f76:	431a      	orrs	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000f80:	4313      	orrs	r3, r2
 8000f82:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d11b      	bne.n	8000fc6 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	7e5b      	ldrb	r3, [r3, #25]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d109      	bne.n	8000faa <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f9a:	3b01      	subs	r3, #1
 8000f9c:	045a      	lsls	r2, r3, #17
 8000f9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fa6:	663b      	str	r3, [r7, #96]	; 0x60
 8000fa8:	e00d      	b.n	8000fc6 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000fb2:	f043 0220 	orr.w	r2, r3, #32
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fbe:	f043 0201 	orr.w	r2, r3, #1
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d054      	beq.n	8001078 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a22      	ldr	r2, [pc, #136]	; (800105c <HAL_ADC_Init+0x31c>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d004      	beq.n	8000fe2 <HAL_ADC_Init+0x2a2>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a20      	ldr	r2, [pc, #128]	; (8001060 <HAL_ADC_Init+0x320>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d140      	bne.n	8001064 <HAL_ADC_Init+0x324>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fe6:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8000fea:	d02a      	beq.n	8001042 <HAL_ADC_Init+0x302>
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000ff4:	d022      	beq.n	800103c <HAL_ADC_Init+0x2fc>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ffa:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000ffe:	d01a      	beq.n	8001036 <HAL_ADC_Init+0x2f6>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001004:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001008:	d012      	beq.n	8001030 <HAL_ADC_Init+0x2f0>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800100e:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001012:	d00a      	beq.n	800102a <HAL_ADC_Init+0x2ea>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001018:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 800101c:	d002      	beq.n	8001024 <HAL_ADC_Init+0x2e4>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001022:	e023      	b.n	800106c <HAL_ADC_Init+0x32c>
 8001024:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001028:	e020      	b.n	800106c <HAL_ADC_Init+0x32c>
 800102a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800102e:	e01d      	b.n	800106c <HAL_ADC_Init+0x32c>
 8001030:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001034:	e01a      	b.n	800106c <HAL_ADC_Init+0x32c>
 8001036:	f44f 7380 	mov.w	r3, #256	; 0x100
 800103a:	e017      	b.n	800106c <HAL_ADC_Init+0x32c>
 800103c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001040:	e014      	b.n	800106c <HAL_ADC_Init+0x32c>
 8001042:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001046:	e011      	b.n	800106c <HAL_ADC_Init+0x32c>
 8001048:	20000010 	.word	0x20000010
 800104c:	431bde83 	.word	0x431bde83
 8001050:	50000100 	.word	0x50000100
 8001054:	50000300 	.word	0x50000300
 8001058:	50000700 	.word	0x50000700
 800105c:	50000400 	.word	0x50000400
 8001060:	50000500 	.word	0x50000500
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001068:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001070:	4313      	orrs	r3, r2
 8001072:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001074:	4313      	orrs	r3, r2
 8001076:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	f003 030c 	and.w	r3, r3, #12
 8001082:	2b00      	cmp	r3, #0
 8001084:	d114      	bne.n	80010b0 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	6812      	ldr	r2, [r2, #0]
 8001090:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001094:	f023 0302 	bic.w	r3, r3, #2
 8001098:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	7e1b      	ldrb	r3, [r3, #24]
 800109e:	039a      	lsls	r2, r3, #14
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	4313      	orrs	r3, r2
 80010aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80010ac:	4313      	orrs	r3, r2
 80010ae:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	68da      	ldr	r2, [r3, #12]
 80010b6:	4b1e      	ldr	r3, [pc, #120]	; (8001130 <HAL_ADC_Init+0x3f0>)
 80010b8:	4013      	ands	r3, r2
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	6812      	ldr	r2, [r2, #0]
 80010be:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80010c0:	430b      	orrs	r3, r1
 80010c2:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	691b      	ldr	r3, [r3, #16]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d10c      	bne.n	80010e6 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	f023 010f 	bic.w	r1, r3, #15
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	1e5a      	subs	r2, r3, #1
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	430a      	orrs	r2, r1
 80010e2:	631a      	str	r2, [r3, #48]	; 0x30
 80010e4:	e007      	b.n	80010f6 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f022 020f 	bic.w	r2, r2, #15
 80010f4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001100:	f023 0303 	bic.w	r3, r3, #3
 8001104:	f043 0201 	orr.w	r2, r3, #1
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	641a      	str	r2, [r3, #64]	; 0x40
 800110c:	e00a      	b.n	8001124 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001112:	f023 0312 	bic.w	r3, r3, #18
 8001116:	f043 0210 	orr.w	r2, r3, #16
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800111e:	2301      	movs	r3, #1
 8001120:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001124:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001128:	4618      	mov	r0, r3
 800112a:	3768      	adds	r7, #104	; 0x68
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	fff0c007 	.word	0xfff0c007

08001134 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800113c:	2300      	movs	r3, #0
 800113e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	f003 0304 	and.w	r3, r3, #4
 800114a:	2b00      	cmp	r3, #0
 800114c:	f040 80f9 	bne.w	8001342 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001156:	2b01      	cmp	r3, #1
 8001158:	d101      	bne.n	800115e <HAL_ADC_Start+0x2a>
 800115a:	2302      	movs	r3, #2
 800115c:	e0f4      	b.n	8001348 <HAL_ADC_Start+0x214>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2201      	movs	r2, #1
 8001162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f000 fe1e 	bl	8001da8 <ADC_Enable>
 800116c:	4603      	mov	r3, r0
 800116e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	2b00      	cmp	r3, #0
 8001174:	f040 80e0 	bne.w	8001338 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001180:	f023 0301 	bic.w	r3, r3, #1
 8001184:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001194:	d004      	beq.n	80011a0 <HAL_ADC_Start+0x6c>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a6d      	ldr	r2, [pc, #436]	; (8001350 <HAL_ADC_Start+0x21c>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d106      	bne.n	80011ae <HAL_ADC_Start+0x7a>
 80011a0:	4b6c      	ldr	r3, [pc, #432]	; (8001354 <HAL_ADC_Start+0x220>)
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	f003 031f 	and.w	r3, r3, #31
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d010      	beq.n	80011ce <HAL_ADC_Start+0x9a>
 80011ac:	e005      	b.n	80011ba <HAL_ADC_Start+0x86>
 80011ae:	4b6a      	ldr	r3, [pc, #424]	; (8001358 <HAL_ADC_Start+0x224>)
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f003 031f 	and.w	r3, r3, #31
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d009      	beq.n	80011ce <HAL_ADC_Start+0x9a>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011c2:	d004      	beq.n	80011ce <HAL_ADC_Start+0x9a>
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a64      	ldr	r2, [pc, #400]	; (800135c <HAL_ADC_Start+0x228>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d115      	bne.n	80011fa <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d036      	beq.n	8001256 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80011f8:	e02d      	b.n	8001256 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800120e:	d004      	beq.n	800121a <HAL_ADC_Start+0xe6>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a4e      	ldr	r2, [pc, #312]	; (8001350 <HAL_ADC_Start+0x21c>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d10a      	bne.n	8001230 <HAL_ADC_Start+0xfc>
 800121a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001224:	2b00      	cmp	r3, #0
 8001226:	bf14      	ite	ne
 8001228:	2301      	movne	r3, #1
 800122a:	2300      	moveq	r3, #0
 800122c:	b2db      	uxtb	r3, r3
 800122e:	e008      	b.n	8001242 <HAL_ADC_Start+0x10e>
 8001230:	4b4a      	ldr	r3, [pc, #296]	; (800135c <HAL_ADC_Start+0x228>)
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001238:	2b00      	cmp	r3, #0
 800123a:	bf14      	ite	ne
 800123c:	2301      	movne	r3, #1
 800123e:	2300      	moveq	r3, #0
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b00      	cmp	r3, #0
 8001244:	d007      	beq.n	8001256 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800124e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800125e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001262:	d106      	bne.n	8001272 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001268:	f023 0206 	bic.w	r2, r3, #6
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	645a      	str	r2, [r3, #68]	; 0x44
 8001270:	e002      	b.n	8001278 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	221c      	movs	r2, #28
 8001286:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001290:	d004      	beq.n	800129c <HAL_ADC_Start+0x168>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a2e      	ldr	r2, [pc, #184]	; (8001350 <HAL_ADC_Start+0x21c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d106      	bne.n	80012aa <HAL_ADC_Start+0x176>
 800129c:	4b2d      	ldr	r3, [pc, #180]	; (8001354 <HAL_ADC_Start+0x220>)
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f003 031f 	and.w	r3, r3, #31
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d03e      	beq.n	8001326 <HAL_ADC_Start+0x1f2>
 80012a8:	e005      	b.n	80012b6 <HAL_ADC_Start+0x182>
 80012aa:	4b2b      	ldr	r3, [pc, #172]	; (8001358 <HAL_ADC_Start+0x224>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 031f 	and.w	r3, r3, #31
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d037      	beq.n	8001326 <HAL_ADC_Start+0x1f2>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012be:	d004      	beq.n	80012ca <HAL_ADC_Start+0x196>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a22      	ldr	r2, [pc, #136]	; (8001350 <HAL_ADC_Start+0x21c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d106      	bne.n	80012d8 <HAL_ADC_Start+0x1a4>
 80012ca:	4b22      	ldr	r3, [pc, #136]	; (8001354 <HAL_ADC_Start+0x220>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f003 031f 	and.w	r3, r3, #31
 80012d2:	2b05      	cmp	r3, #5
 80012d4:	d027      	beq.n	8001326 <HAL_ADC_Start+0x1f2>
 80012d6:	e005      	b.n	80012e4 <HAL_ADC_Start+0x1b0>
 80012d8:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <HAL_ADC_Start+0x224>)
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f003 031f 	and.w	r3, r3, #31
 80012e0:	2b05      	cmp	r3, #5
 80012e2:	d020      	beq.n	8001326 <HAL_ADC_Start+0x1f2>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012ec:	d004      	beq.n	80012f8 <HAL_ADC_Start+0x1c4>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a17      	ldr	r2, [pc, #92]	; (8001350 <HAL_ADC_Start+0x21c>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d106      	bne.n	8001306 <HAL_ADC_Start+0x1d2>
 80012f8:	4b16      	ldr	r3, [pc, #88]	; (8001354 <HAL_ADC_Start+0x220>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 031f 	and.w	r3, r3, #31
 8001300:	2b09      	cmp	r3, #9
 8001302:	d010      	beq.n	8001326 <HAL_ADC_Start+0x1f2>
 8001304:	e005      	b.n	8001312 <HAL_ADC_Start+0x1de>
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <HAL_ADC_Start+0x224>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f003 031f 	and.w	r3, r3, #31
 800130e:	2b09      	cmp	r3, #9
 8001310:	d009      	beq.n	8001326 <HAL_ADC_Start+0x1f2>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800131a:	d004      	beq.n	8001326 <HAL_ADC_Start+0x1f2>
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	4a0e      	ldr	r2, [pc, #56]	; (800135c <HAL_ADC_Start+0x228>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d10f      	bne.n	8001346 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689a      	ldr	r2, [r3, #8]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f042 0204 	orr.w	r2, r2, #4
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	e006      	b.n	8001346 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001340:	e001      	b.n	8001346 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001342:	2302      	movs	r3, #2
 8001344:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	50000100 	.word	0x50000100
 8001354:	50000300 	.word	0x50000300
 8001358:	50000700 	.word	0x50000700
 800135c:	50000400 	.word	0x50000400

08001360 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001368:	2300      	movs	r3, #0
 800136a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001372:	2b01      	cmp	r3, #1
 8001374:	d101      	bne.n	800137a <HAL_ADC_Stop+0x1a>
 8001376:	2302      	movs	r3, #2
 8001378:	e023      	b.n	80013c2 <HAL_ADC_Stop+0x62>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001382:	216c      	movs	r1, #108	; 0x6c
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f000 fdd9 	bl	8001f3c <ADC_ConversionStop>
 800138a:	4603      	mov	r3, r0
 800138c:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d111      	bne.n	80013b8 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f000 fd6b 	bl	8001e70 <ADC_Disable>
 800139a:	4603      	mov	r3, r0
 800139c:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800139e:	7bfb      	ldrb	r3, [r7, #15]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d109      	bne.n	80013b8 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80013ac:	f023 0301 	bic.w	r3, r3, #1
 80013b0:	f043 0201 	orr.w	r2, r3, #1
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d102      	bne.n	80013e8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80013e2:	2308      	movs	r3, #8
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	e03a      	b.n	800145e <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80013f0:	d004      	beq.n	80013fc <HAL_ADC_PollForConversion+0x30>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a72      	ldr	r2, [pc, #456]	; (80015c0 <HAL_ADC_PollForConversion+0x1f4>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d101      	bne.n	8001400 <HAL_ADC_PollForConversion+0x34>
 80013fc:	4b71      	ldr	r3, [pc, #452]	; (80015c4 <HAL_ADC_PollForConversion+0x1f8>)
 80013fe:	e000      	b.n	8001402 <HAL_ADC_PollForConversion+0x36>
 8001400:	4b71      	ldr	r3, [pc, #452]	; (80015c8 <HAL_ADC_PollForConversion+0x1fc>)
 8001402:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f003 031f 	and.w	r3, r3, #31
 800140c:	2b00      	cmp	r3, #0
 800140e:	d112      	bne.n	8001436 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b01      	cmp	r3, #1
 800141c:	d11d      	bne.n	800145a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001422:	f043 0220 	orr.w	r2, r3, #32
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e0bf      	b.n	80015b6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00b      	beq.n	800145a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	f043 0220 	orr.w	r2, r3, #32
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e0ad      	b.n	80015b6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800145a:	230c      	movs	r3, #12
 800145c:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001466:	d004      	beq.n	8001472 <HAL_ADC_PollForConversion+0xa6>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a54      	ldr	r2, [pc, #336]	; (80015c0 <HAL_ADC_PollForConversion+0x1f4>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d106      	bne.n	8001480 <HAL_ADC_PollForConversion+0xb4>
 8001472:	4b54      	ldr	r3, [pc, #336]	; (80015c4 <HAL_ADC_PollForConversion+0x1f8>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 031f 	and.w	r3, r3, #31
 800147a:	2b00      	cmp	r3, #0
 800147c:	d010      	beq.n	80014a0 <HAL_ADC_PollForConversion+0xd4>
 800147e:	e005      	b.n	800148c <HAL_ADC_PollForConversion+0xc0>
 8001480:	4b51      	ldr	r3, [pc, #324]	; (80015c8 <HAL_ADC_PollForConversion+0x1fc>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f003 031f 	and.w	r3, r3, #31
 8001488:	2b00      	cmp	r3, #0
 800148a:	d009      	beq.n	80014a0 <HAL_ADC_PollForConversion+0xd4>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001494:	d004      	beq.n	80014a0 <HAL_ADC_PollForConversion+0xd4>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a4c      	ldr	r2, [pc, #304]	; (80015cc <HAL_ADC_PollForConversion+0x200>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d104      	bne.n	80014aa <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	e00f      	b.n	80014ca <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014b2:	d004      	beq.n	80014be <HAL_ADC_PollForConversion+0xf2>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a41      	ldr	r2, [pc, #260]	; (80015c0 <HAL_ADC_PollForConversion+0x1f4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d102      	bne.n	80014c4 <HAL_ADC_PollForConversion+0xf8>
 80014be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80014c2:	e000      	b.n	80014c6 <HAL_ADC_PollForConversion+0xfa>
 80014c4:	4b41      	ldr	r3, [pc, #260]	; (80015cc <HAL_ADC_PollForConversion+0x200>)
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80014ca:	f7ff fc2d 	bl	8000d28 <HAL_GetTick>
 80014ce:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80014d0:	e021      	b.n	8001516 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d8:	d01d      	beq.n	8001516 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d007      	beq.n	80014f0 <HAL_ADC_PollForConversion+0x124>
 80014e0:	f7ff fc22 	bl	8000d28 <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d212      	bcs.n	8001516 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	4013      	ands	r3, r2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10b      	bne.n	8001516 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001502:	f043 0204 	orr.w	r2, r3, #4
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e04f      	b.n	80015b6 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	4013      	ands	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d0d6      	beq.n	80014d2 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001528:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800153a:	2b00      	cmp	r3, #0
 800153c:	d131      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001544:	2b00      	cmp	r3, #0
 8001546:	d12c      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0308 	and.w	r3, r3, #8
 8001552:	2b08      	cmp	r3, #8
 8001554:	d125      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	2b00      	cmp	r3, #0
 8001562:	d112      	bne.n	800158a <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001568:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001574:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d112      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001580:	f043 0201 	orr.w	r2, r3, #1
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	641a      	str	r2, [r3, #64]	; 0x40
 8001588:	e00b      	b.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158e:	f043 0220 	orr.w	r2, r3, #32
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159a:	f043 0201 	orr.w	r2, r3, #1
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d103      	bne.n	80015b4 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	50000100 	.word	0x50000100
 80015c4:	50000300 	.word	0x50000300
 80015c8:	50000700 	.word	0x50000700
 80015cc:	50000400 	.word	0x50000400

080015d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80015de:	4618      	mov	r0, r3
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b09b      	sub	sp, #108	; 0x6c
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001606:	2b01      	cmp	r3, #1
 8001608:	d101      	bne.n	800160e <HAL_ADC_ConfigChannel+0x22>
 800160a:	2302      	movs	r3, #2
 800160c:	e2cb      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x5ba>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2201      	movs	r2, #1
 8001612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	f040 82af 	bne.w	8001b84 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b04      	cmp	r3, #4
 800162c:	d81c      	bhi.n	8001668 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	461a      	mov	r2, r3
 8001642:	231f      	movs	r3, #31
 8001644:	4093      	lsls	r3, r2
 8001646:	43db      	mvns	r3, r3
 8001648:	4019      	ands	r1, r3
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	6818      	ldr	r0, [r3, #0]
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685a      	ldr	r2, [r3, #4]
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	fa00 f203 	lsl.w	r2, r0, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	430a      	orrs	r2, r1
 8001664:	631a      	str	r2, [r3, #48]	; 0x30
 8001666:	e063      	b.n	8001730 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	2b09      	cmp	r3, #9
 800166e:	d81e      	bhi.n	80016ae <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	3b1e      	subs	r3, #30
 8001684:	221f      	movs	r2, #31
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43db      	mvns	r3, r3
 800168c:	4019      	ands	r1, r3
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	6818      	ldr	r0, [r3, #0]
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685a      	ldr	r2, [r3, #4]
 8001696:	4613      	mov	r3, r2
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4413      	add	r3, r2
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	3b1e      	subs	r3, #30
 80016a0:	fa00 f203 	lsl.w	r2, r0, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	635a      	str	r2, [r3, #52]	; 0x34
 80016ac:	e040      	b.n	8001730 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	2b0e      	cmp	r3, #14
 80016b4:	d81e      	bhi.n	80016f4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685a      	ldr	r2, [r3, #4]
 80016c0:	4613      	mov	r3, r2
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	4413      	add	r3, r2
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	3b3c      	subs	r3, #60	; 0x3c
 80016ca:	221f      	movs	r2, #31
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	4019      	ands	r1, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	3b3c      	subs	r3, #60	; 0x3c
 80016e6:	fa00 f203 	lsl.w	r2, r0, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	430a      	orrs	r2, r1
 80016f0:	639a      	str	r2, [r3, #56]	; 0x38
 80016f2:	e01d      	b.n	8001730 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	4413      	add	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	3b5a      	subs	r3, #90	; 0x5a
 8001708:	221f      	movs	r2, #31
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	4019      	ands	r1, r3
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	3b5a      	subs	r3, #90	; 0x5a
 8001724:	fa00 f203 	lsl.w	r2, r0, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 030c 	and.w	r3, r3, #12
 800173a:	2b00      	cmp	r3, #0
 800173c:	f040 80e5 	bne.w	800190a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b09      	cmp	r3, #9
 8001746:	d91c      	bls.n	8001782 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6999      	ldr	r1, [r3, #24]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4613      	mov	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	4413      	add	r3, r2
 8001758:	3b1e      	subs	r3, #30
 800175a:	2207      	movs	r2, #7
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	4019      	ands	r1, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	6898      	ldr	r0, [r3, #8]
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4613      	mov	r3, r2
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4413      	add	r3, r2
 8001772:	3b1e      	subs	r3, #30
 8001774:	fa00 f203 	lsl.w	r2, r0, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	430a      	orrs	r2, r1
 800177e:	619a      	str	r2, [r3, #24]
 8001780:	e019      	b.n	80017b6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6959      	ldr	r1, [r3, #20]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4613      	mov	r3, r2
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	4413      	add	r3, r2
 8001792:	2207      	movs	r2, #7
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	4019      	ands	r1, r3
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	6898      	ldr	r0, [r3, #8]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4613      	mov	r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	fa00 f203 	lsl.w	r2, r0, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	430a      	orrs	r2, r1
 80017b4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	695a      	ldr	r2, [r3, #20]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	08db      	lsrs	r3, r3, #3
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	3b01      	subs	r3, #1
 80017d4:	2b03      	cmp	r3, #3
 80017d6:	d84f      	bhi.n	8001878 <HAL_ADC_ConfigChannel+0x28c>
 80017d8:	a201      	add	r2, pc, #4	; (adr r2, 80017e0 <HAL_ADC_ConfigChannel+0x1f4>)
 80017da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017de:	bf00      	nop
 80017e0:	080017f1 	.word	0x080017f1
 80017e4:	08001813 	.word	0x08001813
 80017e8:	08001835 	.word	0x08001835
 80017ec:	08001857 	.word	0x08001857
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017f6:	4b9f      	ldr	r3, [pc, #636]	; (8001a74 <HAL_ADC_ConfigChannel+0x488>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	0691      	lsls	r1, r2, #26
 8001800:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001802:	430a      	orrs	r2, r1
 8001804:	431a      	orrs	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800180e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001810:	e07e      	b.n	8001910 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001818:	4b96      	ldr	r3, [pc, #600]	; (8001a74 <HAL_ADC_ConfigChannel+0x488>)
 800181a:	4013      	ands	r3, r2
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	0691      	lsls	r1, r2, #26
 8001822:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001824:	430a      	orrs	r2, r1
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001830:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001832:	e06d      	b.n	8001910 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800183a:	4b8e      	ldr	r3, [pc, #568]	; (8001a74 <HAL_ADC_ConfigChannel+0x488>)
 800183c:	4013      	ands	r3, r2
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	6812      	ldr	r2, [r2, #0]
 8001842:	0691      	lsls	r1, r2, #26
 8001844:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001846:	430a      	orrs	r2, r1
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001852:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001854:	e05c      	b.n	8001910 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800185c:	4b85      	ldr	r3, [pc, #532]	; (8001a74 <HAL_ADC_ConfigChannel+0x488>)
 800185e:	4013      	ands	r3, r2
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	0691      	lsls	r1, r2, #26
 8001866:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001868:	430a      	orrs	r2, r1
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001874:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001876:	e04b      	b.n	8001910 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	069b      	lsls	r3, r3, #26
 8001888:	429a      	cmp	r2, r3
 800188a:	d107      	bne.n	800189c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800189a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80018a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	069b      	lsls	r3, r3, #26
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d107      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80018be:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80018c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	069b      	lsls	r3, r3, #26
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d107      	bne.n	80018e4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80018e2:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80018ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	069b      	lsls	r3, r3, #26
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d10a      	bne.n	800190e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001906:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001908:	e001      	b.n	800190e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800190a:	bf00      	nop
 800190c:	e000      	b.n	8001910 <HAL_ADC_ConfigChannel+0x324>
      break;
 800190e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f003 0303 	and.w	r3, r3, #3
 800191a:	2b01      	cmp	r3, #1
 800191c:	d108      	bne.n	8001930 <HAL_ADC_ConfigChannel+0x344>
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0301 	and.w	r3, r3, #1
 8001928:	2b01      	cmp	r3, #1
 800192a:	d101      	bne.n	8001930 <HAL_ADC_ConfigChannel+0x344>
 800192c:	2301      	movs	r3, #1
 800192e:	e000      	b.n	8001932 <HAL_ADC_ConfigChannel+0x346>
 8001930:	2300      	movs	r3, #0
 8001932:	2b00      	cmp	r3, #0
 8001934:	f040 8131 	bne.w	8001b9a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d00f      	beq.n	8001960 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2201      	movs	r2, #1
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	43da      	mvns	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	400a      	ands	r2, r1
 800195a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800195e:	e049      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2201      	movs	r2, #1
 800196e:	409a      	lsls	r2, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	430a      	orrs	r2, r1
 8001976:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2b09      	cmp	r3, #9
 8001980:	d91c      	bls.n	80019bc <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6999      	ldr	r1, [r3, #24]
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4613      	mov	r3, r2
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	4413      	add	r3, r2
 8001992:	3b1b      	subs	r3, #27
 8001994:	2207      	movs	r2, #7
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	43db      	mvns	r3, r3
 800199c:	4019      	ands	r1, r3
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	6898      	ldr	r0, [r3, #8]
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	4613      	mov	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	4413      	add	r3, r2
 80019ac:	3b1b      	subs	r3, #27
 80019ae:	fa00 f203 	lsl.w	r2, r0, r3
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	619a      	str	r2, [r3, #24]
 80019ba:	e01b      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	6959      	ldr	r1, [r3, #20]
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	1c5a      	adds	r2, r3, #1
 80019c8:	4613      	mov	r3, r2
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	4413      	add	r3, r2
 80019ce:	2207      	movs	r2, #7
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	4019      	ands	r1, r3
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	6898      	ldr	r0, [r3, #8]
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	1c5a      	adds	r2, r3, #1
 80019e2:	4613      	mov	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	4413      	add	r3, r2
 80019e8:	fa00 f203 	lsl.w	r2, r0, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	430a      	orrs	r2, r1
 80019f2:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019fc:	d004      	beq.n	8001a08 <HAL_ADC_ConfigChannel+0x41c>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a1d      	ldr	r2, [pc, #116]	; (8001a78 <HAL_ADC_ConfigChannel+0x48c>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d101      	bne.n	8001a0c <HAL_ADC_ConfigChannel+0x420>
 8001a08:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <HAL_ADC_ConfigChannel+0x490>)
 8001a0a:	e000      	b.n	8001a0e <HAL_ADC_ConfigChannel+0x422>
 8001a0c:	4b1c      	ldr	r3, [pc, #112]	; (8001a80 <HAL_ADC_ConfigChannel+0x494>)
 8001a0e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2b10      	cmp	r3, #16
 8001a16:	d105      	bne.n	8001a24 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001a18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d015      	beq.n	8001a50 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001a28:	2b11      	cmp	r3, #17
 8001a2a:	d105      	bne.n	8001a38 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001a2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00b      	beq.n	8001a50 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001a3c:	2b12      	cmp	r3, #18
 8001a3e:	f040 80ac 	bne.w	8001b9a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001a42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f040 80a5 	bne.w	8001b9a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a58:	d102      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x474>
 8001a5a:	4b07      	ldr	r3, [pc, #28]	; (8001a78 <HAL_ADC_ConfigChannel+0x48c>)
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	e023      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x4bc>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <HAL_ADC_ConfigChannel+0x48c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d10c      	bne.n	8001a84 <HAL_ADC_ConfigChannel+0x498>
 8001a6a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	e01a      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x4bc>
 8001a72:	bf00      	nop
 8001a74:	83fff000 	.word	0x83fff000
 8001a78:	50000100 	.word	0x50000100
 8001a7c:	50000300 	.word	0x50000300
 8001a80:	50000700 	.word	0x50000700
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a4a      	ldr	r2, [pc, #296]	; (8001bb4 <HAL_ADC_ConfigChannel+0x5c8>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d102      	bne.n	8001a94 <HAL_ADC_ConfigChannel+0x4a8>
 8001a8e:	4b4a      	ldr	r3, [pc, #296]	; (8001bb8 <HAL_ADC_ConfigChannel+0x5cc>)
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	e009      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x4bc>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a47      	ldr	r2, [pc, #284]	; (8001bb8 <HAL_ADC_ConfigChannel+0x5cc>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d102      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0x4b8>
 8001a9e:	4b45      	ldr	r3, [pc, #276]	; (8001bb4 <HAL_ADC_ConfigChannel+0x5c8>)
 8001aa0:	60fb      	str	r3, [r7, #12]
 8001aa2:	e001      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x4bc>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f003 0303 	and.w	r3, r3, #3
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d108      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x4dc>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	2b01      	cmp	r3, #1
 8001ac2:	d101      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x4dc>
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e000      	b.n	8001aca <HAL_ADC_ConfigChannel+0x4de>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d150      	bne.n	8001b70 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ace:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d010      	beq.n	8001af6 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 0303 	and.w	r3, r3, #3
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d107      	bne.n	8001af0 <HAL_ADC_ConfigChannel+0x504>
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d101      	bne.n	8001af0 <HAL_ADC_ConfigChannel+0x504>
 8001aec:	2301      	movs	r3, #1
 8001aee:	e000      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x506>
 8001af0:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d13c      	bne.n	8001b70 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b10      	cmp	r3, #16
 8001afc:	d11d      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x54e>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b06:	d118      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001b08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001b10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b12:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b14:	4b29      	ldr	r3, [pc, #164]	; (8001bbc <HAL_ADC_ConfigChannel+0x5d0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a29      	ldr	r2, [pc, #164]	; (8001bc0 <HAL_ADC_ConfigChannel+0x5d4>)
 8001b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1e:	0c9a      	lsrs	r2, r3, #18
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b2a:	e002      	b.n	8001b32 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	3b01      	subs	r3, #1
 8001b30:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1f9      	bne.n	8001b2c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b38:	e02e      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b11      	cmp	r3, #17
 8001b40:	d10b      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x56e>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001b4a:	d106      	bne.n	8001b5a <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001b4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8001b54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b56:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b58:	e01e      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	2b12      	cmp	r3, #18
 8001b60:	d11a      	bne.n	8001b98 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001b62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001b6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b6c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b6e:	e013      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b74:	f043 0220 	orr.w	r2, r3, #32
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001b82:	e00a      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b88:	f043 0220 	orr.w	r2, r3, #32
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001b96:	e000      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b98:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001ba2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	376c      	adds	r7, #108	; 0x6c
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	50000400 	.word	0x50000400
 8001bb8:	50000500 	.word	0x50000500
 8001bbc:	20000010 	.word	0x20000010
 8001bc0:	431bde83 	.word	0x431bde83

08001bc4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b099      	sub	sp, #100	; 0x64
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bdc:	d102      	bne.n	8001be4 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001bde:	4b6d      	ldr	r3, [pc, #436]	; (8001d94 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001be0:	60bb      	str	r3, [r7, #8]
 8001be2:	e01a      	b.n	8001c1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a6a      	ldr	r2, [pc, #424]	; (8001d94 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d103      	bne.n	8001bf6 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001bee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	e011      	b.n	8001c1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a67      	ldr	r2, [pc, #412]	; (8001d98 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d102      	bne.n	8001c06 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001c00:	4b66      	ldr	r3, [pc, #408]	; (8001d9c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	e009      	b.n	8001c1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4a64      	ldr	r2, [pc, #400]	; (8001d9c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d102      	bne.n	8001c16 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001c10:	4b61      	ldr	r3, [pc, #388]	; (8001d98 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	e001      	b.n	8001c1a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001c16:	2300      	movs	r3, #0
 8001c18:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d101      	bne.n	8001c24 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e0b0      	b.n	8001d86 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d101      	bne.n	8001c32 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001c2e:	2302      	movs	r3, #2
 8001c30:	e0a9      	b.n	8001d86 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2201      	movs	r2, #1
 8001c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f040 808d 	bne.w	8001d64 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	f003 0304 	and.w	r3, r3, #4
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f040 8086 	bne.w	8001d64 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001c60:	d004      	beq.n	8001c6c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a4b      	ldr	r2, [pc, #300]	; (8001d94 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d101      	bne.n	8001c70 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001c6c:	4b4c      	ldr	r3, [pc, #304]	; (8001da0 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8001c6e:	e000      	b.n	8001c72 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001c70:	4b4c      	ldr	r3, [pc, #304]	; (8001da4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8001c72:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d040      	beq.n	8001cfe <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001c7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	6859      	ldr	r1, [r3, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c8e:	035b      	lsls	r3, r3, #13
 8001c90:	430b      	orrs	r3, r1
 8001c92:	431a      	orrs	r2, r3
 8001c94:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c96:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f003 0303 	and.w	r3, r3, #3
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d108      	bne.n	8001cb8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d101      	bne.n	8001cb8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e000      	b.n	8001cba <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001cb8:	2300      	movs	r3, #0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d15c      	bne.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d107      	bne.n	8001cda <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d101      	bne.n	8001cda <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e000      	b.n	8001cdc <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001cda:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d14b      	bne.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001ce0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001ce8:	f023 030f 	bic.w	r3, r3, #15
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	6811      	ldr	r1, [r2, #0]
 8001cf0:	683a      	ldr	r2, [r7, #0]
 8001cf2:	6892      	ldr	r2, [r2, #8]
 8001cf4:	430a      	orrs	r2, r1
 8001cf6:	431a      	orrs	r2, r3
 8001cf8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001cfa:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001cfc:	e03c      	b.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001cfe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d08:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 0303 	and.w	r3, r3, #3
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d108      	bne.n	8001d2a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d101      	bne.n	8001d2a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001d26:	2301      	movs	r3, #1
 8001d28:	e000      	b.n	8001d2c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d123      	bne.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d107      	bne.n	8001d4c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d101      	bne.n	8001d4c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e000      	b.n	8001d4e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001d4c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d112      	bne.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001d52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001d5a:	f023 030f 	bic.w	r3, r3, #15
 8001d5e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001d60:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d62:	e009      	b.n	8001d78 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d68:	f043 0220 	orr.w	r2, r3, #32
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001d76:	e000      	b.n	8001d7a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d78:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001d82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001d86:	4618      	mov	r0, r3
 8001d88:	3764      	adds	r7, #100	; 0x64
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	50000100 	.word	0x50000100
 8001d98:	50000400 	.word	0x50000400
 8001d9c:	50000500 	.word	0x50000500
 8001da0:	50000300 	.word	0x50000300
 8001da4:	50000700 	.word	0x50000700

08001da8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d108      	bne.n	8001dd4 <ADC_Enable+0x2c>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0301 	and.w	r3, r3, #1
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d101      	bne.n	8001dd4 <ADC_Enable+0x2c>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <ADC_Enable+0x2e>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d143      	bne.n	8001e62 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689a      	ldr	r2, [r3, #8]
 8001de0:	4b22      	ldr	r3, [pc, #136]	; (8001e6c <ADC_Enable+0xc4>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00d      	beq.n	8001e04 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dec:	f043 0210 	orr.w	r2, r3, #16
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df8:	f043 0201 	orr.w	r2, r3, #1
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e02f      	b.n	8001e64 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	689a      	ldr	r2, [r3, #8]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f042 0201 	orr.w	r2, r2, #1
 8001e12:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001e14:	f7fe ff88 	bl	8000d28 <HAL_GetTick>
 8001e18:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e1a:	e01b      	b.n	8001e54 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e1c:	f7fe ff84 	bl	8000d28 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d914      	bls.n	8001e54 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d00d      	beq.n	8001e54 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f043 0210 	orr.w	r2, r3, #16
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e48:	f043 0201 	orr.w	r2, r3, #1
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e007      	b.n	8001e64 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d1dc      	bne.n	8001e1c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	8000003f 	.word	0x8000003f

08001e70 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f003 0303 	and.w	r3, r3, #3
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d108      	bne.n	8001e9c <ADC_Disable+0x2c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d101      	bne.n	8001e9c <ADC_Disable+0x2c>
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e000      	b.n	8001e9e <ADC_Disable+0x2e>
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d047      	beq.n	8001f32 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	f003 030d 	and.w	r3, r3, #13
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d10f      	bne.n	8001ed0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f042 0202 	orr.w	r2, r2, #2
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001ec8:	f7fe ff2e 	bl	8000d28 <HAL_GetTick>
 8001ecc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ece:	e029      	b.n	8001f24 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed4:	f043 0210 	orr.w	r2, r3, #16
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee0:	f043 0201 	orr.w	r2, r3, #1
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e023      	b.n	8001f34 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001eec:	f7fe ff1c 	bl	8000d28 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d914      	bls.n	8001f24 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d10d      	bne.n	8001f24 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0c:	f043 0210 	orr.w	r2, r3, #16
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f18:	f043 0201 	orr.w	r2, r3, #1
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e007      	b.n	8001f34 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d0dc      	beq.n	8001eec <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f32:	2300      	movs	r3, #0
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3710      	adds	r7, #16
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8001f46:	2300      	movs	r3, #0
 8001f48:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f003 030c 	and.w	r3, r3, #12
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 809a 	beq.w	8002096 <ADC_ConversionStop+0x15a>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f70:	d12a      	bne.n	8001fc8 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d126      	bne.n	8001fc8 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d122      	bne.n	8001fc8 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8001f82:	230c      	movs	r3, #12
 8001f84:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8001f86:	e014      	b.n	8001fb2 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4a45      	ldr	r2, [pc, #276]	; (80020a0 <ADC_ConversionStop+0x164>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d90d      	bls.n	8001fac <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	f043 0210 	orr.w	r2, r3, #16
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa0:	f043 0201 	orr.w	r2, r3, #1
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e075      	b.n	8002098 <ADC_ConversionStop+0x15c>
        }
        Conversion_Timeout_CPU_cycles ++;
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fbc:	2b40      	cmp	r3, #64	; 0x40
 8001fbe:	d1e3      	bne.n	8001f88 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	2240      	movs	r2, #64	; 0x40
 8001fc6:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	2b60      	cmp	r3, #96	; 0x60
 8001fcc:	d015      	beq.n	8001ffa <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	d10e      	bne.n	8001ffa <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d107      	bne.n	8001ffa <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689a      	ldr	r2, [r3, #8]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f042 0210 	orr.w	r2, r2, #16
 8001ff8:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	2b0c      	cmp	r3, #12
 8001ffe:	d015      	beq.n	800202c <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 0308 	and.w	r3, r3, #8
 800200a:	2b08      	cmp	r3, #8
 800200c:	d10e      	bne.n	800202c <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002018:	2b00      	cmp	r3, #0
 800201a:	d107      	bne.n	800202c <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689a      	ldr	r2, [r3, #8]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f042 0220 	orr.w	r2, r2, #32
 800202a:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	2b60      	cmp	r3, #96	; 0x60
 8002030:	d004      	beq.n	800203c <ADC_ConversionStop+0x100>
 8002032:	2b6c      	cmp	r3, #108	; 0x6c
 8002034:	d105      	bne.n	8002042 <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002036:	230c      	movs	r3, #12
 8002038:	617b      	str	r3, [r7, #20]
        break;
 800203a:	e005      	b.n	8002048 <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800203c:	2308      	movs	r3, #8
 800203e:	617b      	str	r3, [r7, #20]
        break;
 8002040:	e002      	b.n	8002048 <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002042:	2304      	movs	r3, #4
 8002044:	617b      	str	r3, [r7, #20]
        break;
 8002046:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002048:	f7fe fe6e 	bl	8000d28 <HAL_GetTick>
 800204c:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800204e:	e01b      	b.n	8002088 <ADC_ConversionStop+0x14c>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002050:	f7fe fe6a 	bl	8000d28 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	2b0b      	cmp	r3, #11
 800205c:	d914      	bls.n	8002088 <ADC_ConversionStop+0x14c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	4013      	ands	r3, r2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d00d      	beq.n	8002088 <ADC_ConversionStop+0x14c>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002070:	f043 0210 	orr.w	r2, r3, #16
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207c:	f043 0201 	orr.w	r2, r3, #1
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e007      	b.n	8002098 <ADC_ConversionStop+0x15c>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	4013      	ands	r3, r2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1dc      	bne.n	8002050 <ADC_ConversionStop+0x114>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	000993ff 	.word	0x000993ff

080020a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b4:	4b0c      	ldr	r3, [pc, #48]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ba:	68ba      	ldr	r2, [r7, #8]
 80020bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d6:	4a04      	ldr	r2, [pc, #16]	; (80020e8 <__NVIC_SetPriorityGrouping+0x44>)
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60d3      	str	r3, [r2, #12]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <__NVIC_GetPriorityGrouping+0x18>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	0a1b      	lsrs	r3, r3, #8
 80020f6:	f003 0307 	and.w	r3, r3, #7
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	db0b      	blt.n	8002132 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	f003 021f 	and.w	r2, r3, #31
 8002120:	4907      	ldr	r1, [pc, #28]	; (8002140 <__NVIC_EnableIRQ+0x38>)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	095b      	lsrs	r3, r3, #5
 8002128:	2001      	movs	r0, #1
 800212a:	fa00 f202 	lsl.w	r2, r0, r2
 800212e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002132:	bf00      	nop
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	e000e100 	.word	0xe000e100

08002144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	4603      	mov	r3, r0
 800214c:	6039      	str	r1, [r7, #0]
 800214e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002154:	2b00      	cmp	r3, #0
 8002156:	db0a      	blt.n	800216e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	b2da      	uxtb	r2, r3
 800215c:	490c      	ldr	r1, [pc, #48]	; (8002190 <__NVIC_SetPriority+0x4c>)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	0112      	lsls	r2, r2, #4
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	440b      	add	r3, r1
 8002168:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800216c:	e00a      	b.n	8002184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	b2da      	uxtb	r2, r3
 8002172:	4908      	ldr	r1, [pc, #32]	; (8002194 <__NVIC_SetPriority+0x50>)
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	f003 030f 	and.w	r3, r3, #15
 800217a:	3b04      	subs	r3, #4
 800217c:	0112      	lsls	r2, r2, #4
 800217e:	b2d2      	uxtb	r2, r2
 8002180:	440b      	add	r3, r1
 8002182:	761a      	strb	r2, [r3, #24]
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr
 8002190:	e000e100 	.word	0xe000e100
 8002194:	e000ed00 	.word	0xe000ed00

08002198 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002198:	b480      	push	{r7}
 800219a:	b089      	sub	sp, #36	; 0x24
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f003 0307 	and.w	r3, r3, #7
 80021aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	f1c3 0307 	rsb	r3, r3, #7
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	bf28      	it	cs
 80021b6:	2304      	movcs	r3, #4
 80021b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	3304      	adds	r3, #4
 80021be:	2b06      	cmp	r3, #6
 80021c0:	d902      	bls.n	80021c8 <NVIC_EncodePriority+0x30>
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	3b03      	subs	r3, #3
 80021c6:	e000      	b.n	80021ca <NVIC_EncodePriority+0x32>
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021cc:	f04f 32ff 	mov.w	r2, #4294967295
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	43da      	mvns	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	401a      	ands	r2, r3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021e0:	f04f 31ff 	mov.w	r1, #4294967295
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ea:	43d9      	mvns	r1, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021f0:	4313      	orrs	r3, r2
         );
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3724      	adds	r7, #36	; 0x24
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
	...

08002200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3b01      	subs	r3, #1
 800220c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002210:	d301      	bcc.n	8002216 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002212:	2301      	movs	r3, #1
 8002214:	e00f      	b.n	8002236 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002216:	4a0a      	ldr	r2, [pc, #40]	; (8002240 <SysTick_Config+0x40>)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3b01      	subs	r3, #1
 800221c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800221e:	210f      	movs	r1, #15
 8002220:	f04f 30ff 	mov.w	r0, #4294967295
 8002224:	f7ff ff8e 	bl	8002144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002228:	4b05      	ldr	r3, [pc, #20]	; (8002240 <SysTick_Config+0x40>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800222e:	4b04      	ldr	r3, [pc, #16]	; (8002240 <SysTick_Config+0x40>)
 8002230:	2207      	movs	r2, #7
 8002232:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	e000e010 	.word	0xe000e010

08002244 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f7ff ff29 	bl	80020a4 <__NVIC_SetPriorityGrouping>
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b086      	sub	sp, #24
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	60b9      	str	r1, [r7, #8]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800226c:	f7ff ff3e 	bl	80020ec <__NVIC_GetPriorityGrouping>
 8002270:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	68b9      	ldr	r1, [r7, #8]
 8002276:	6978      	ldr	r0, [r7, #20]
 8002278:	f7ff ff8e 	bl	8002198 <NVIC_EncodePriority>
 800227c:	4602      	mov	r2, r0
 800227e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002282:	4611      	mov	r1, r2
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff ff5d 	bl	8002144 <__NVIC_SetPriority>
}
 800228a:	bf00      	nop
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	4603      	mov	r3, r0
 800229a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800229c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff ff31 	bl	8002108 <__NVIC_EnableIRQ>
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b082      	sub	sp, #8
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff ffa2 	bl	8002200 <SysTick_Config>
 80022bc:	4603      	mov	r3, r0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d008      	beq.n	80022ea <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2204      	movs	r2, #4
 80022dc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e020      	b.n	800232c <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 020e 	bic.w	r2, r2, #14
 80022f8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0201 	bic.w	r2, r2, #1
 8002308:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002312:	2101      	movs	r1, #1
 8002314:	fa01 f202 	lsl.w	r2, r1, r2
 8002318:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002340:	2300      	movs	r3, #0
 8002342:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800234a:	2b02      	cmp	r3, #2
 800234c:	d005      	beq.n	800235a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2204      	movs	r2, #4
 8002352:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
 8002358:	e027      	b.n	80023aa <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 020e 	bic.w	r2, r2, #14
 8002368:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 0201 	bic.w	r2, r2, #1
 8002378:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002382:	2101      	movs	r1, #1
 8002384:	fa01 f202 	lsl.w	r2, r1, r2
 8002388:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2201      	movs	r2, #1
 800238e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d003      	beq.n	80023aa <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	4798      	blx	r3
    } 
  }
  return status;
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b087      	sub	sp, #28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023be:	2300      	movs	r3, #0
 80023c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023c2:	e160      	b.n	8002686 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	2101      	movs	r1, #1
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	fa01 f303 	lsl.w	r3, r1, r3
 80023d0:	4013      	ands	r3, r2
 80023d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f000 8152 	beq.w	8002680 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f003 0303 	and.w	r3, r3, #3
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d005      	beq.n	80023f4 <HAL_GPIO_Init+0x40>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f003 0303 	and.w	r3, r3, #3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d130      	bne.n	8002456 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	2203      	movs	r2, #3
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	43db      	mvns	r3, r3
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	68da      	ldr	r2, [r3, #12]
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4313      	orrs	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800242a:	2201      	movs	r2, #1
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	4013      	ands	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	f003 0201 	and.w	r2, r3, #1
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 0303 	and.w	r3, r3, #3
 800245e:	2b03      	cmp	r3, #3
 8002460:	d017      	beq.n	8002492 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	2203      	movs	r2, #3
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43db      	mvns	r3, r3
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	689a      	ldr	r2, [r3, #8]
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f003 0303 	and.w	r3, r3, #3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d123      	bne.n	80024e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	08da      	lsrs	r2, r3, #3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3208      	adds	r2, #8
 80024a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	220f      	movs	r2, #15
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	43db      	mvns	r3, r3
 80024bc:	693a      	ldr	r2, [r7, #16]
 80024be:	4013      	ands	r3, r2
 80024c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	691a      	ldr	r2, [r3, #16]
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	f003 0307 	and.w	r3, r3, #7
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	08da      	lsrs	r2, r3, #3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3208      	adds	r2, #8
 80024e0:	6939      	ldr	r1, [r7, #16]
 80024e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	2203      	movs	r2, #3
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f003 0203 	and.w	r2, r3, #3
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002522:	2b00      	cmp	r3, #0
 8002524:	f000 80ac 	beq.w	8002680 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002528:	4b5e      	ldr	r3, [pc, #376]	; (80026a4 <HAL_GPIO_Init+0x2f0>)
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	4a5d      	ldr	r2, [pc, #372]	; (80026a4 <HAL_GPIO_Init+0x2f0>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6193      	str	r3, [r2, #24]
 8002534:	4b5b      	ldr	r3, [pc, #364]	; (80026a4 <HAL_GPIO_Init+0x2f0>)
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	60bb      	str	r3, [r7, #8]
 800253e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002540:	4a59      	ldr	r2, [pc, #356]	; (80026a8 <HAL_GPIO_Init+0x2f4>)
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	089b      	lsrs	r3, r3, #2
 8002546:	3302      	adds	r3, #2
 8002548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800254c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f003 0303 	and.w	r3, r3, #3
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	220f      	movs	r2, #15
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	43db      	mvns	r3, r3
 800255e:	693a      	ldr	r2, [r7, #16]
 8002560:	4013      	ands	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800256a:	d025      	beq.n	80025b8 <HAL_GPIO_Init+0x204>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4a4f      	ldr	r2, [pc, #316]	; (80026ac <HAL_GPIO_Init+0x2f8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d01f      	beq.n	80025b4 <HAL_GPIO_Init+0x200>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a4e      	ldr	r2, [pc, #312]	; (80026b0 <HAL_GPIO_Init+0x2fc>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d019      	beq.n	80025b0 <HAL_GPIO_Init+0x1fc>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a4d      	ldr	r2, [pc, #308]	; (80026b4 <HAL_GPIO_Init+0x300>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d013      	beq.n	80025ac <HAL_GPIO_Init+0x1f8>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a4c      	ldr	r2, [pc, #304]	; (80026b8 <HAL_GPIO_Init+0x304>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d00d      	beq.n	80025a8 <HAL_GPIO_Init+0x1f4>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a4b      	ldr	r2, [pc, #300]	; (80026bc <HAL_GPIO_Init+0x308>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d007      	beq.n	80025a4 <HAL_GPIO_Init+0x1f0>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a4a      	ldr	r2, [pc, #296]	; (80026c0 <HAL_GPIO_Init+0x30c>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d101      	bne.n	80025a0 <HAL_GPIO_Init+0x1ec>
 800259c:	2306      	movs	r3, #6
 800259e:	e00c      	b.n	80025ba <HAL_GPIO_Init+0x206>
 80025a0:	2307      	movs	r3, #7
 80025a2:	e00a      	b.n	80025ba <HAL_GPIO_Init+0x206>
 80025a4:	2305      	movs	r3, #5
 80025a6:	e008      	b.n	80025ba <HAL_GPIO_Init+0x206>
 80025a8:	2304      	movs	r3, #4
 80025aa:	e006      	b.n	80025ba <HAL_GPIO_Init+0x206>
 80025ac:	2303      	movs	r3, #3
 80025ae:	e004      	b.n	80025ba <HAL_GPIO_Init+0x206>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e002      	b.n	80025ba <HAL_GPIO_Init+0x206>
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <HAL_GPIO_Init+0x206>
 80025b8:	2300      	movs	r3, #0
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	f002 0203 	and.w	r2, r2, #3
 80025c0:	0092      	lsls	r2, r2, #2
 80025c2:	4093      	lsls	r3, r2
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025ca:	4937      	ldr	r1, [pc, #220]	; (80026a8 <HAL_GPIO_Init+0x2f4>)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	089b      	lsrs	r3, r3, #2
 80025d0:	3302      	adds	r3, #2
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025d8:	4b3a      	ldr	r3, [pc, #232]	; (80026c4 <HAL_GPIO_Init+0x310>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	4013      	ands	r3, r2
 80025e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025fc:	4a31      	ldr	r2, [pc, #196]	; (80026c4 <HAL_GPIO_Init+0x310>)
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002602:	4b30      	ldr	r3, [pc, #192]	; (80026c4 <HAL_GPIO_Init+0x310>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	43db      	mvns	r3, r3
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4013      	ands	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002626:	4a27      	ldr	r2, [pc, #156]	; (80026c4 <HAL_GPIO_Init+0x310>)
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800262c:	4b25      	ldr	r3, [pc, #148]	; (80026c4 <HAL_GPIO_Init+0x310>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002650:	4a1c      	ldr	r2, [pc, #112]	; (80026c4 <HAL_GPIO_Init+0x310>)
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002656:	4b1b      	ldr	r3, [pc, #108]	; (80026c4 <HAL_GPIO_Init+0x310>)
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	43db      	mvns	r3, r3
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4013      	ands	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	4313      	orrs	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800267a:	4a12      	ldr	r2, [pc, #72]	; (80026c4 <HAL_GPIO_Init+0x310>)
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	3301      	adds	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	fa22 f303 	lsr.w	r3, r2, r3
 8002690:	2b00      	cmp	r3, #0
 8002692:	f47f ae97 	bne.w	80023c4 <HAL_GPIO_Init+0x10>
  }
}
 8002696:	bf00      	nop
 8002698:	371c      	adds	r7, #28
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40010000 	.word	0x40010000
 80026ac:	48000400 	.word	0x48000400
 80026b0:	48000800 	.word	0x48000800
 80026b4:	48000c00 	.word	0x48000c00
 80026b8:	48001000 	.word	0x48001000
 80026bc:	48001400 	.word	0x48001400
 80026c0:	48001800 	.word	0x48001800
 80026c4:	40010400 	.word	0x40010400

080026c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	691a      	ldr	r2, [r3, #16]
 80026d8:	887b      	ldrh	r3, [r7, #2]
 80026da:	4013      	ands	r3, r2
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d002      	beq.n	80026e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026e0:	2301      	movs	r3, #1
 80026e2:	73fb      	strb	r3, [r7, #15]
 80026e4:	e001      	b.n	80026ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026e6:	2300      	movs	r3, #0
 80026e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	807b      	strh	r3, [r7, #2]
 8002704:	4613      	mov	r3, r2
 8002706:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002708:	787b      	ldrb	r3, [r7, #1]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800270e:	887a      	ldrh	r2, [r7, #2]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002714:	e002      	b.n	800271c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002716:	887a      	ldrh	r2, [r7, #2]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	460b      	mov	r3, r1
 8002732:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800273a:	887a      	ldrh	r2, [r7, #2]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4013      	ands	r3, r2
 8002740:	041a      	lsls	r2, r3, #16
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	43d9      	mvns	r1, r3
 8002746:	887b      	ldrh	r3, [r7, #2]
 8002748:	400b      	ands	r3, r1
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	619a      	str	r2, [r3, #24]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002766:	4b08      	ldr	r3, [pc, #32]	; (8002788 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	88fb      	ldrh	r3, [r7, #6]
 800276c:	4013      	ands	r3, r2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d006      	beq.n	8002780 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002772:	4a05      	ldr	r2, [pc, #20]	; (8002788 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002774:	88fb      	ldrh	r3, [r7, #6]
 8002776:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002778:	88fb      	ldrh	r3, [r7, #6]
 800277a:	4618      	mov	r0, r3
 800277c:	f7fd fd90 	bl	80002a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002780:	bf00      	nop
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40010400 	.word	0x40010400

0800278c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002792:	af00      	add	r7, sp, #0
 8002794:	1d3b      	adds	r3, r7, #4
 8002796:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002798:	1d3b      	adds	r3, r7, #4
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d102      	bne.n	80027a6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	f000 bf01 	b.w	80035a8 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027a6:	1d3b      	adds	r3, r7, #4
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 8160 	beq.w	8002a76 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027b6:	4bae      	ldr	r3, [pc, #696]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 030c 	and.w	r3, r3, #12
 80027be:	2b04      	cmp	r3, #4
 80027c0:	d00c      	beq.n	80027dc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027c2:	4bab      	ldr	r3, [pc, #684]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f003 030c 	and.w	r3, r3, #12
 80027ca:	2b08      	cmp	r3, #8
 80027cc:	d159      	bne.n	8002882 <HAL_RCC_OscConfig+0xf6>
 80027ce:	4ba8      	ldr	r3, [pc, #672]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80027d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027da:	d152      	bne.n	8002882 <HAL_RCC_OscConfig+0xf6>
 80027dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027e0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80027e8:	fa93 f3a3 	rbit	r3, r3
 80027ec:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027f0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f4:	fab3 f383 	clz	r3, r3
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b01      	cmp	r3, #1
 8002806:	d102      	bne.n	800280e <HAL_RCC_OscConfig+0x82>
 8002808:	4b99      	ldr	r3, [pc, #612]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	e015      	b.n	800283a <HAL_RCC_OscConfig+0xae>
 800280e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002812:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002816:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800281a:	fa93 f3a3 	rbit	r3, r3
 800281e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002822:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002826:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800282a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800282e:	fa93 f3a3 	rbit	r3, r3
 8002832:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002836:	4b8e      	ldr	r3, [pc, #568]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 8002838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800283e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002842:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002846:	fa92 f2a2 	rbit	r2, r2
 800284a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800284e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002852:	fab2 f282 	clz	r2, r2
 8002856:	b2d2      	uxtb	r2, r2
 8002858:	f042 0220 	orr.w	r2, r2, #32
 800285c:	b2d2      	uxtb	r2, r2
 800285e:	f002 021f 	and.w	r2, r2, #31
 8002862:	2101      	movs	r1, #1
 8002864:	fa01 f202 	lsl.w	r2, r1, r2
 8002868:	4013      	ands	r3, r2
 800286a:	2b00      	cmp	r3, #0
 800286c:	f000 8102 	beq.w	8002a74 <HAL_RCC_OscConfig+0x2e8>
 8002870:	1d3b      	adds	r3, r7, #4
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	f040 80fc 	bne.w	8002a74 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	f000 be93 	b.w	80035a8 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800288c:	d106      	bne.n	800289c <HAL_RCC_OscConfig+0x110>
 800288e:	4b78      	ldr	r3, [pc, #480]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a77      	ldr	r2, [pc, #476]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 8002894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	e030      	b.n	80028fe <HAL_RCC_OscConfig+0x172>
 800289c:	1d3b      	adds	r3, r7, #4
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10c      	bne.n	80028c0 <HAL_RCC_OscConfig+0x134>
 80028a6:	4b72      	ldr	r3, [pc, #456]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a71      	ldr	r2, [pc, #452]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	4b6f      	ldr	r3, [pc, #444]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a6e      	ldr	r2, [pc, #440]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028bc:	6013      	str	r3, [r2, #0]
 80028be:	e01e      	b.n	80028fe <HAL_RCC_OscConfig+0x172>
 80028c0:	1d3b      	adds	r3, r7, #4
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028ca:	d10c      	bne.n	80028e6 <HAL_RCC_OscConfig+0x15a>
 80028cc:	4b68      	ldr	r3, [pc, #416]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a67      	ldr	r2, [pc, #412]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028d6:	6013      	str	r3, [r2, #0]
 80028d8:	4b65      	ldr	r3, [pc, #404]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a64      	ldr	r2, [pc, #400]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e2:	6013      	str	r3, [r2, #0]
 80028e4:	e00b      	b.n	80028fe <HAL_RCC_OscConfig+0x172>
 80028e6:	4b62      	ldr	r3, [pc, #392]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a61      	ldr	r2, [pc, #388]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	4b5f      	ldr	r3, [pc, #380]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a5e      	ldr	r2, [pc, #376]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 80028f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028fc:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d059      	beq.n	80029bc <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002908:	f7fe fa0e 	bl	8000d28 <HAL_GetTick>
 800290c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002910:	e00a      	b.n	8002928 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002912:	f7fe fa09 	bl	8000d28 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	; 0x64
 8002920:	d902      	bls.n	8002928 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	f000 be40 	b.w	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8002928:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800292c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002930:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002934:	fa93 f3a3 	rbit	r3, r3
 8002938:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800293c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002940:	fab3 f383 	clz	r3, r3
 8002944:	b2db      	uxtb	r3, r3
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	b2db      	uxtb	r3, r3
 800294a:	f043 0301 	orr.w	r3, r3, #1
 800294e:	b2db      	uxtb	r3, r3
 8002950:	2b01      	cmp	r3, #1
 8002952:	d102      	bne.n	800295a <HAL_RCC_OscConfig+0x1ce>
 8002954:	4b46      	ldr	r3, [pc, #280]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	e015      	b.n	8002986 <HAL_RCC_OscConfig+0x1fa>
 800295a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800295e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002962:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800296e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002972:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002976:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800297a:	fa93 f3a3 	rbit	r3, r3
 800297e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002982:	4b3b      	ldr	r3, [pc, #236]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 8002984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002986:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800298a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800298e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002992:	fa92 f2a2 	rbit	r2, r2
 8002996:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800299a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800299e:	fab2 f282 	clz	r2, r2
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	f042 0220 	orr.w	r2, r2, #32
 80029a8:	b2d2      	uxtb	r2, r2
 80029aa:	f002 021f 	and.w	r2, r2, #31
 80029ae:	2101      	movs	r1, #1
 80029b0:	fa01 f202 	lsl.w	r2, r1, r2
 80029b4:	4013      	ands	r3, r2
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0ab      	beq.n	8002912 <HAL_RCC_OscConfig+0x186>
 80029ba:	e05c      	b.n	8002a76 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7fe f9b4 	bl	8000d28 <HAL_GetTick>
 80029c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029c4:	e00a      	b.n	80029dc <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80029c6:	f7fe f9af 	bl	8000d28 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b64      	cmp	r3, #100	; 0x64
 80029d4:	d902      	bls.n	80029dc <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	f000 bde6 	b.w	80035a8 <HAL_RCC_OscConfig+0xe1c>
 80029dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029e0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80029e8:	fa93 f3a3 	rbit	r3, r3
 80029ec:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80029f0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029f4:	fab3 f383 	clz	r3, r3
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d102      	bne.n	8002a0e <HAL_RCC_OscConfig+0x282>
 8002a08:	4b19      	ldr	r3, [pc, #100]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	e015      	b.n	8002a3a <HAL_RCC_OscConfig+0x2ae>
 8002a0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a12:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a16:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 8002a1e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002a22:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a26:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002a2a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002a2e:	fa93 f3a3 	rbit	r3, r3
 8002a32:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002a36:	4b0e      	ldr	r3, [pc, #56]	; (8002a70 <HAL_RCC_OscConfig+0x2e4>)
 8002a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002a3e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002a42:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002a46:	fa92 f2a2 	rbit	r2, r2
 8002a4a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002a4e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002a52:	fab2 f282 	clz	r2, r2
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	f042 0220 	orr.w	r2, r2, #32
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	f002 021f 	and.w	r2, r2, #31
 8002a62:	2101      	movs	r1, #1
 8002a64:	fa01 f202 	lsl.w	r2, r1, r2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1ab      	bne.n	80029c6 <HAL_RCC_OscConfig+0x23a>
 8002a6e:	e002      	b.n	8002a76 <HAL_RCC_OscConfig+0x2ea>
 8002a70:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a76:	1d3b      	adds	r3, r7, #4
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8170 	beq.w	8002d66 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002a86:	4bd0      	ldr	r3, [pc, #832]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00c      	beq.n	8002aac <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002a92:	4bcd      	ldr	r3, [pc, #820]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f003 030c 	and.w	r3, r3, #12
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d16d      	bne.n	8002b7a <HAL_RCC_OscConfig+0x3ee>
 8002a9e:	4bca      	ldr	r3, [pc, #808]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002aa6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002aaa:	d166      	bne.n	8002b7a <HAL_RCC_OscConfig+0x3ee>
 8002aac:	2302      	movs	r3, #2
 8002aae:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab2:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002ab6:	fa93 f3a3 	rbit	r3, r3
 8002aba:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002abe:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	095b      	lsrs	r3, r3, #5
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d102      	bne.n	8002adc <HAL_RCC_OscConfig+0x350>
 8002ad6:	4bbc      	ldr	r3, [pc, #752]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	e013      	b.n	8002b04 <HAL_RCC_OscConfig+0x378>
 8002adc:	2302      	movs	r3, #2
 8002ade:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002ae6:	fa93 f3a3 	rbit	r3, r3
 8002aea:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002aee:	2302      	movs	r3, #2
 8002af0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002af4:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002af8:	fa93 f3a3 	rbit	r3, r3
 8002afc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002b00:	4bb1      	ldr	r3, [pc, #708]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	2202      	movs	r2, #2
 8002b06:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002b0a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8002b0e:	fa92 f2a2 	rbit	r2, r2
 8002b12:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8002b16:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002b1a:	fab2 f282 	clz	r2, r2
 8002b1e:	b2d2      	uxtb	r2, r2
 8002b20:	f042 0220 	orr.w	r2, r2, #32
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	f002 021f 	and.w	r2, r2, #31
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b30:	4013      	ands	r3, r2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d007      	beq.n	8002b46 <HAL_RCC_OscConfig+0x3ba>
 8002b36:	1d3b      	adds	r3, r7, #4
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68db      	ldr	r3, [r3, #12]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d002      	beq.n	8002b46 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	f000 bd31 	b.w	80035a8 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b46:	4ba0      	ldr	r3, [pc, #640]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b4e:	1d3b      	adds	r3, r7, #4
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	21f8      	movs	r1, #248	; 0xf8
 8002b56:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5a:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002b5e:	fa91 f1a1 	rbit	r1, r1
 8002b62:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002b66:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002b6a:	fab1 f181 	clz	r1, r1
 8002b6e:	b2c9      	uxtb	r1, r1
 8002b70:	408b      	lsls	r3, r1
 8002b72:	4995      	ldr	r1, [pc, #596]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b78:	e0f5      	b.n	8002d66 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b7a:	1d3b      	adds	r3, r7, #4
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 8085 	beq.w	8002c90 <HAL_RCC_OscConfig+0x504>
 8002b86:	2301      	movs	r3, #1
 8002b88:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002b90:	fa93 f3a3 	rbit	r3, r3
 8002b94:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002b98:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b9c:	fab3 f383 	clz	r3, r3
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ba6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	461a      	mov	r2, r3
 8002bae:	2301      	movs	r3, #1
 8002bb0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb2:	f7fe f8b9 	bl	8000d28 <HAL_GetTick>
 8002bb6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bbc:	f7fe f8b4 	bl	8000d28 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d902      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	f000 bceb 	b.w	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8002bdc:	fa93 f3a3 	rbit	r3, r3
 8002be0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8002be4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be8:	fab3 f383 	clz	r3, r3
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	f043 0301 	orr.w	r3, r3, #1
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d102      	bne.n	8002c02 <HAL_RCC_OscConfig+0x476>
 8002bfc:	4b72      	ldr	r3, [pc, #456]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	e013      	b.n	8002c2a <HAL_RCC_OscConfig+0x49e>
 8002c02:	2302      	movs	r3, #2
 8002c04:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8002c0c:	fa93 f3a3 	rbit	r3, r3
 8002c10:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002c14:	2302      	movs	r3, #2
 8002c16:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002c1a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002c1e:	fa93 f3a3 	rbit	r3, r3
 8002c22:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002c26:	4b68      	ldr	r3, [pc, #416]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	2202      	movs	r2, #2
 8002c2c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002c30:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002c34:	fa92 f2a2 	rbit	r2, r2
 8002c38:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8002c3c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002c40:	fab2 f282 	clz	r2, r2
 8002c44:	b2d2      	uxtb	r2, r2
 8002c46:	f042 0220 	orr.w	r2, r2, #32
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	f002 021f 	and.w	r2, r2, #31
 8002c50:	2101      	movs	r1, #1
 8002c52:	fa01 f202 	lsl.w	r2, r1, r2
 8002c56:	4013      	ands	r3, r2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0af      	beq.n	8002bbc <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c5c:	4b5a      	ldr	r3, [pc, #360]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c64:	1d3b      	adds	r3, r7, #4
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	21f8      	movs	r1, #248	; 0xf8
 8002c6c:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c70:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8002c74:	fa91 f1a1 	rbit	r1, r1
 8002c78:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002c7c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002c80:	fab1 f181 	clz	r1, r1
 8002c84:	b2c9      	uxtb	r1, r1
 8002c86:	408b      	lsls	r3, r1
 8002c88:	494f      	ldr	r1, [pc, #316]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]
 8002c8e:	e06a      	b.n	8002d66 <HAL_RCC_OscConfig+0x5da>
 8002c90:	2301      	movs	r3, #1
 8002c92:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c96:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002c9a:	fa93 f3a3 	rbit	r3, r3
 8002c9e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002ca2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ca6:	fab3 f383 	clz	r3, r3
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002cb0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	2300      	movs	r3, #0
 8002cba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cbc:	f7fe f834 	bl	8000d28 <HAL_GetTick>
 8002cc0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cc4:	e00a      	b.n	8002cdc <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cc6:	f7fe f82f 	bl	8000d28 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d902      	bls.n	8002cdc <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	f000 bc66 	b.w	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8002cdc:	2302      	movs	r3, #2
 8002cde:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002ce6:	fa93 f3a3 	rbit	r3, r3
 8002cea:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8002cee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cf2:	fab3 f383 	clz	r3, r3
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	095b      	lsrs	r3, r3, #5
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d102      	bne.n	8002d0c <HAL_RCC_OscConfig+0x580>
 8002d06:	4b30      	ldr	r3, [pc, #192]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	e013      	b.n	8002d34 <HAL_RCC_OscConfig+0x5a8>
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002d16:	fa93 f3a3 	rbit	r3, r3
 8002d1a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002d1e:	2302      	movs	r3, #2
 8002d20:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002d24:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002d28:	fa93 f3a3 	rbit	r3, r3
 8002d2c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002d30:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <HAL_RCC_OscConfig+0x63c>)
 8002d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d34:	2202      	movs	r2, #2
 8002d36:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002d3a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8002d3e:	fa92 f2a2 	rbit	r2, r2
 8002d42:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002d46:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002d4a:	fab2 f282 	clz	r2, r2
 8002d4e:	b2d2      	uxtb	r2, r2
 8002d50:	f042 0220 	orr.w	r2, r2, #32
 8002d54:	b2d2      	uxtb	r2, r2
 8002d56:	f002 021f 	and.w	r2, r2, #31
 8002d5a:	2101      	movs	r1, #1
 8002d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d60:	4013      	ands	r3, r2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1af      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d66:	1d3b      	adds	r3, r7, #4
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 80da 	beq.w	8002f2a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d76:	1d3b      	adds	r3, r7, #4
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	695b      	ldr	r3, [r3, #20]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d069      	beq.n	8002e54 <HAL_RCC_OscConfig+0x6c8>
 8002d80:	2301      	movs	r3, #1
 8002d82:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d8a:	fa93 f3a3 	rbit	r3, r3
 8002d8e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8002d92:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d96:	fab3 f383 	clz	r3, r3
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <HAL_RCC_OscConfig+0x640>)
 8002da0:	4413      	add	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	461a      	mov	r2, r3
 8002da6:	2301      	movs	r3, #1
 8002da8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002daa:	f7fd ffbd 	bl	8000d28 <HAL_GetTick>
 8002dae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002db2:	e00d      	b.n	8002dd0 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002db4:	f7fd ffb8 	bl	8000d28 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d905      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e3ef      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	10908120 	.word	0x10908120
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002dda:	fa93 f2a3 	rbit	r2, r3
 8002dde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002de8:	2202      	movs	r2, #2
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	fa93 f2a3 	rbit	r2, r3
 8002df6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002e00:	2202      	movs	r2, #2
 8002e02:	601a      	str	r2, [r3, #0]
 8002e04:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	fa93 f2a3 	rbit	r2, r3
 8002e0e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8002e12:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e14:	4ba4      	ldr	r3, [pc, #656]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002e16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e18:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002e1c:	2102      	movs	r1, #2
 8002e1e:	6019      	str	r1, [r3, #0]
 8002e20:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	fa93 f1a3 	rbit	r1, r3
 8002e2a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002e2e:	6019      	str	r1, [r3, #0]
  return result;
 8002e30:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	fab3 f383 	clz	r3, r3
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	f003 031f 	and.w	r3, r3, #31
 8002e46:	2101      	movs	r1, #1
 8002e48:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d0b0      	beq.n	8002db4 <HAL_RCC_OscConfig+0x628>
 8002e52:	e06a      	b.n	8002f2a <HAL_RCC_OscConfig+0x79e>
 8002e54:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002e58:	2201      	movs	r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	fa93 f2a3 	rbit	r2, r3
 8002e66:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002e6a:	601a      	str	r2, [r3, #0]
  return result;
 8002e6c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002e70:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e72:	fab3 f383 	clz	r3, r3
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4b8c      	ldr	r3, [pc, #560]	; (80030ac <HAL_RCC_OscConfig+0x920>)
 8002e7c:	4413      	add	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	461a      	mov	r2, r3
 8002e82:	2300      	movs	r3, #0
 8002e84:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e86:	f7fd ff4f 	bl	8000d28 <HAL_GetTick>
 8002e8a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e8e:	e009      	b.n	8002ea4 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e90:	f7fd ff4a 	bl	8000d28 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e381      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8002ea4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002ea8:	2202      	movs	r2, #2
 8002eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eac:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	fa93 f2a3 	rbit	r2, r3
 8002eb6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	fa93 f2a3 	rbit	r2, r3
 8002ece:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002ed8:	2202      	movs	r2, #2
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	fa93 f2a3 	rbit	r2, r3
 8002ee6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002eea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eec:	4b6e      	ldr	r3, [pc, #440]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002eee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ef0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002ef4:	2102      	movs	r1, #2
 8002ef6:	6019      	str	r1, [r3, #0]
 8002ef8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	fa93 f1a3 	rbit	r1, r3
 8002f02:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002f06:	6019      	str	r1, [r3, #0]
  return result;
 8002f08:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	fab3 f383 	clz	r3, r3
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	f003 031f 	and.w	r3, r3, #31
 8002f1e:	2101      	movs	r1, #1
 8002f20:	fa01 f303 	lsl.w	r3, r1, r3
 8002f24:	4013      	ands	r3, r2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1b2      	bne.n	8002e90 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f2a:	1d3b      	adds	r3, r7, #4
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0304 	and.w	r3, r3, #4
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 8157 	beq.w	80031e8 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f40:	4b59      	ldr	r3, [pc, #356]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002f42:	69db      	ldr	r3, [r3, #28]
 8002f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d112      	bne.n	8002f72 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f4c:	4b56      	ldr	r3, [pc, #344]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002f4e:	69db      	ldr	r3, [r3, #28]
 8002f50:	4a55      	ldr	r2, [pc, #340]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002f52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f56:	61d3      	str	r3, [r2, #28]
 8002f58:	4b53      	ldr	r3, [pc, #332]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002f5a:	69db      	ldr	r3, [r3, #28]
 8002f5c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002f60:	f107 030c 	add.w	r3, r7, #12
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	f107 030c 	add.w	r3, r7, #12
 8002f6a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f72:	4b4f      	ldr	r3, [pc, #316]	; (80030b0 <HAL_RCC_OscConfig+0x924>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d11a      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f7e:	4b4c      	ldr	r3, [pc, #304]	; (80030b0 <HAL_RCC_OscConfig+0x924>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a4b      	ldr	r2, [pc, #300]	; (80030b0 <HAL_RCC_OscConfig+0x924>)
 8002f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f88:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f8a:	f7fd fecd 	bl	8000d28 <HAL_GetTick>
 8002f8e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f92:	e009      	b.n	8002fa8 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f94:	f7fd fec8 	bl	8000d28 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b64      	cmp	r3, #100	; 0x64
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e2ff      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa8:	4b41      	ldr	r3, [pc, #260]	; (80030b0 <HAL_RCC_OscConfig+0x924>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d0ef      	beq.n	8002f94 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fb4:	1d3b      	adds	r3, r7, #4
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d106      	bne.n	8002fcc <HAL_RCC_OscConfig+0x840>
 8002fbe:	4b3a      	ldr	r3, [pc, #232]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002fc0:	6a1b      	ldr	r3, [r3, #32]
 8002fc2:	4a39      	ldr	r2, [pc, #228]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6213      	str	r3, [r2, #32]
 8002fca:	e02f      	b.n	800302c <HAL_RCC_OscConfig+0x8a0>
 8002fcc:	1d3b      	adds	r3, r7, #4
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x864>
 8002fd6:	4b34      	ldr	r3, [pc, #208]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	4a33      	ldr	r2, [pc, #204]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	6213      	str	r3, [r2, #32]
 8002fe2:	4b31      	ldr	r3, [pc, #196]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002fe4:	6a1b      	ldr	r3, [r3, #32]
 8002fe6:	4a30      	ldr	r2, [pc, #192]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002fe8:	f023 0304 	bic.w	r3, r3, #4
 8002fec:	6213      	str	r3, [r2, #32]
 8002fee:	e01d      	b.n	800302c <HAL_RCC_OscConfig+0x8a0>
 8002ff0:	1d3b      	adds	r3, r7, #4
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	2b05      	cmp	r3, #5
 8002ff8:	d10c      	bne.n	8003014 <HAL_RCC_OscConfig+0x888>
 8002ffa:	4b2b      	ldr	r3, [pc, #172]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	4a2a      	ldr	r2, [pc, #168]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8003000:	f043 0304 	orr.w	r3, r3, #4
 8003004:	6213      	str	r3, [r2, #32]
 8003006:	4b28      	ldr	r3, [pc, #160]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	4a27      	ldr	r2, [pc, #156]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 800300c:	f043 0301 	orr.w	r3, r3, #1
 8003010:	6213      	str	r3, [r2, #32]
 8003012:	e00b      	b.n	800302c <HAL_RCC_OscConfig+0x8a0>
 8003014:	4b24      	ldr	r3, [pc, #144]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	4a23      	ldr	r2, [pc, #140]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 800301a:	f023 0301 	bic.w	r3, r3, #1
 800301e:	6213      	str	r3, [r2, #32]
 8003020:	4b21      	ldr	r3, [pc, #132]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4a20      	ldr	r2, [pc, #128]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 8003026:	f023 0304 	bic.w	r3, r3, #4
 800302a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800302c:	1d3b      	adds	r3, r7, #4
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d06a      	beq.n	800310c <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003036:	f7fd fe77 	bl	8000d28 <HAL_GetTick>
 800303a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800303e:	e00b      	b.n	8003058 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003040:	f7fd fe72 	bl	8000d28 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003050:	4293      	cmp	r3, r2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e2a7      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8003058:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800305c:	2202      	movs	r2, #2
 800305e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003060:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	fa93 f2a3 	rbit	r2, r3
 800306a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003074:	2202      	movs	r2, #2
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	fa93 f2a3 	rbit	r2, r3
 8003082:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003086:	601a      	str	r2, [r3, #0]
  return result;
 8003088:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800308c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800308e:	fab3 f383 	clz	r3, r3
 8003092:	b2db      	uxtb	r3, r3
 8003094:	095b      	lsrs	r3, r3, #5
 8003096:	b2db      	uxtb	r3, r3
 8003098:	f043 0302 	orr.w	r3, r3, #2
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d108      	bne.n	80030b4 <HAL_RCC_OscConfig+0x928>
 80030a2:	4b01      	ldr	r3, [pc, #4]	; (80030a8 <HAL_RCC_OscConfig+0x91c>)
 80030a4:	6a1b      	ldr	r3, [r3, #32]
 80030a6:	e013      	b.n	80030d0 <HAL_RCC_OscConfig+0x944>
 80030a8:	40021000 	.word	0x40021000
 80030ac:	10908120 	.word	0x10908120
 80030b0:	40007000 	.word	0x40007000
 80030b4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80030b8:	2202      	movs	r2, #2
 80030ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	fa93 f2a3 	rbit	r2, r3
 80030c6:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	4bc0      	ldr	r3, [pc, #768]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80030d4:	2102      	movs	r1, #2
 80030d6:	6011      	str	r1, [r2, #0]
 80030d8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	fa92 f1a2 	rbit	r1, r2
 80030e2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80030e6:	6011      	str	r1, [r2, #0]
  return result;
 80030e8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80030ec:	6812      	ldr	r2, [r2, #0]
 80030ee:	fab2 f282 	clz	r2, r2
 80030f2:	b2d2      	uxtb	r2, r2
 80030f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030f8:	b2d2      	uxtb	r2, r2
 80030fa:	f002 021f 	and.w	r2, r2, #31
 80030fe:	2101      	movs	r1, #1
 8003100:	fa01 f202 	lsl.w	r2, r1, r2
 8003104:	4013      	ands	r3, r2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d09a      	beq.n	8003040 <HAL_RCC_OscConfig+0x8b4>
 800310a:	e063      	b.n	80031d4 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800310c:	f7fd fe0c 	bl	8000d28 <HAL_GetTick>
 8003110:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003114:	e00b      	b.n	800312e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003116:	f7fd fe07 	bl	8000d28 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	f241 3288 	movw	r2, #5000	; 0x1388
 8003126:	4293      	cmp	r3, r2
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e23c      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
 800312e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003132:	2202      	movs	r2, #2
 8003134:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003136:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	fa93 f2a3 	rbit	r2, r3
 8003140:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800314a:	2202      	movs	r2, #2
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	fa93 f2a3 	rbit	r2, r3
 8003158:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800315c:	601a      	str	r2, [r3, #0]
  return result;
 800315e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003162:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003164:	fab3 f383 	clz	r3, r3
 8003168:	b2db      	uxtb	r3, r3
 800316a:	095b      	lsrs	r3, r3, #5
 800316c:	b2db      	uxtb	r3, r3
 800316e:	f043 0302 	orr.w	r3, r3, #2
 8003172:	b2db      	uxtb	r3, r3
 8003174:	2b02      	cmp	r3, #2
 8003176:	d102      	bne.n	800317e <HAL_RCC_OscConfig+0x9f2>
 8003178:	4b95      	ldr	r3, [pc, #596]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	e00d      	b.n	800319a <HAL_RCC_OscConfig+0xa0e>
 800317e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003182:	2202      	movs	r2, #2
 8003184:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003186:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	fa93 f2a3 	rbit	r2, r3
 8003190:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	4b8e      	ldr	r3, [pc, #568]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800319e:	2102      	movs	r1, #2
 80031a0:	6011      	str	r1, [r2, #0]
 80031a2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80031a6:	6812      	ldr	r2, [r2, #0]
 80031a8:	fa92 f1a2 	rbit	r1, r2
 80031ac:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80031b0:	6011      	str	r1, [r2, #0]
  return result;
 80031b2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80031b6:	6812      	ldr	r2, [r2, #0]
 80031b8:	fab2 f282 	clz	r2, r2
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	f002 021f 	and.w	r2, r2, #31
 80031c8:	2101      	movs	r1, #1
 80031ca:	fa01 f202 	lsl.w	r2, r1, r2
 80031ce:	4013      	ands	r3, r2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1a0      	bne.n	8003116 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031d4:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d105      	bne.n	80031e8 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031dc:	4b7c      	ldr	r3, [pc, #496]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 80031de:	69db      	ldr	r3, [r3, #28]
 80031e0:	4a7b      	ldr	r2, [pc, #492]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 80031e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031e6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031e8:	1d3b      	adds	r3, r7, #4
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	f000 81d9 	beq.w	80035a6 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031f4:	4b76      	ldr	r3, [pc, #472]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f003 030c 	and.w	r3, r3, #12
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	f000 81a6 	beq.w	800354e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003202:	1d3b      	adds	r3, r7, #4
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	2b02      	cmp	r3, #2
 800320a:	f040 811e 	bne.w	800344a <HAL_RCC_OscConfig+0xcbe>
 800320e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003212:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003216:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003218:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	fa93 f2a3 	rbit	r2, r3
 8003222:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003226:	601a      	str	r2, [r3, #0]
  return result;
 8003228:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800322c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800322e:	fab3 f383 	clz	r3, r3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003238:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	461a      	mov	r2, r3
 8003240:	2300      	movs	r3, #0
 8003242:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003244:	f7fd fd70 	bl	8000d28 <HAL_GetTick>
 8003248:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800324c:	e009      	b.n	8003262 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800324e:	f7fd fd6b 	bl	8000d28 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e1a2      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8003262:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003266:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800326a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	fa93 f2a3 	rbit	r2, r3
 8003276:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800327a:	601a      	str	r2, [r3, #0]
  return result;
 800327c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003280:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003282:	fab3 f383 	clz	r3, r3
 8003286:	b2db      	uxtb	r3, r3
 8003288:	095b      	lsrs	r3, r3, #5
 800328a:	b2db      	uxtb	r3, r3
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b01      	cmp	r3, #1
 8003294:	d102      	bne.n	800329c <HAL_RCC_OscConfig+0xb10>
 8003296:	4b4e      	ldr	r3, [pc, #312]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	e01b      	b.n	80032d4 <HAL_RCC_OscConfig+0xb48>
 800329c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80032a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	fa93 f2a3 	rbit	r2, r3
 80032b0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80032b4:	601a      	str	r2, [r3, #0]
 80032b6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80032ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	fa93 f2a3 	rbit	r2, r3
 80032ca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	4b3f      	ldr	r3, [pc, #252]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80032d8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80032dc:	6011      	str	r1, [r2, #0]
 80032de:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	fa92 f1a2 	rbit	r1, r2
 80032e8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80032ec:	6011      	str	r1, [r2, #0]
  return result;
 80032ee:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80032f2:	6812      	ldr	r2, [r2, #0]
 80032f4:	fab2 f282 	clz	r2, r2
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	f042 0220 	orr.w	r2, r2, #32
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	f002 021f 	and.w	r2, r2, #31
 8003304:	2101      	movs	r1, #1
 8003306:	fa01 f202 	lsl.w	r2, r1, r2
 800330a:	4013      	ands	r3, r2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d19e      	bne.n	800324e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003310:	4b2f      	ldr	r3, [pc, #188]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 8003312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003314:	f023 020f 	bic.w	r2, r3, #15
 8003318:	1d3b      	adds	r3, r7, #4
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	492c      	ldr	r1, [pc, #176]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 8003320:	4313      	orrs	r3, r2
 8003322:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003324:	4b2a      	ldr	r3, [pc, #168]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800332c:	1d3b      	adds	r3, r7, #4
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	6a19      	ldr	r1, [r3, #32]
 8003332:	1d3b      	adds	r3, r7, #4
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	69db      	ldr	r3, [r3, #28]
 8003338:	430b      	orrs	r3, r1
 800333a:	4925      	ldr	r1, [pc, #148]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
 8003340:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003344:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003348:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	fa93 f2a3 	rbit	r2, r3
 8003354:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003358:	601a      	str	r2, [r3, #0]
  return result;
 800335a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800335e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003360:	fab3 f383 	clz	r3, r3
 8003364:	b2db      	uxtb	r3, r3
 8003366:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800336a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	461a      	mov	r2, r3
 8003372:	2301      	movs	r3, #1
 8003374:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003376:	f7fd fcd7 	bl	8000d28 <HAL_GetTick>
 800337a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800337e:	e009      	b.n	8003394 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003380:	f7fd fcd2 	bl	8000d28 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e109      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
 8003394:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003398:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800339c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	fa93 f2a3 	rbit	r2, r3
 80033a8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80033ac:	601a      	str	r2, [r3, #0]
  return result;
 80033ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80033b2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033b4:	fab3 f383 	clz	r3, r3
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	095b      	lsrs	r3, r3, #5
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	f043 0301 	orr.w	r3, r3, #1
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d105      	bne.n	80033d4 <HAL_RCC_OscConfig+0xc48>
 80033c8:	4b01      	ldr	r3, [pc, #4]	; (80033d0 <HAL_RCC_OscConfig+0xc44>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	e01e      	b.n	800340c <HAL_RCC_OscConfig+0xc80>
 80033ce:	bf00      	nop
 80033d0:	40021000 	.word	0x40021000
 80033d4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80033d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033de:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	fa93 f2a3 	rbit	r2, r3
 80033e8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80033f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	fa93 f2a3 	rbit	r2, r3
 8003402:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	4b6a      	ldr	r3, [pc, #424]	; (80035b4 <HAL_RCC_OscConfig+0xe28>)
 800340a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003410:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003414:	6011      	str	r1, [r2, #0]
 8003416:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800341a:	6812      	ldr	r2, [r2, #0]
 800341c:	fa92 f1a2 	rbit	r1, r2
 8003420:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003424:	6011      	str	r1, [r2, #0]
  return result;
 8003426:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800342a:	6812      	ldr	r2, [r2, #0]
 800342c:	fab2 f282 	clz	r2, r2
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	f042 0220 	orr.w	r2, r2, #32
 8003436:	b2d2      	uxtb	r2, r2
 8003438:	f002 021f 	and.w	r2, r2, #31
 800343c:	2101      	movs	r1, #1
 800343e:	fa01 f202 	lsl.w	r2, r1, r2
 8003442:	4013      	ands	r3, r2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d09b      	beq.n	8003380 <HAL_RCC_OscConfig+0xbf4>
 8003448:	e0ad      	b.n	80035a6 <HAL_RCC_OscConfig+0xe1a>
 800344a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800344e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003452:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	fa93 f2a3 	rbit	r2, r3
 800345e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003462:	601a      	str	r2, [r3, #0]
  return result;
 8003464:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003468:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346a:	fab3 f383 	clz	r3, r3
 800346e:	b2db      	uxtb	r3, r3
 8003470:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003474:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	461a      	mov	r2, r3
 800347c:	2300      	movs	r3, #0
 800347e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003480:	f7fd fc52 	bl	8000d28 <HAL_GetTick>
 8003484:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003488:	e009      	b.n	800349e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800348a:	f7fd fc4d 	bl	8000d28 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e084      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
 800349e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	fa93 f2a3 	rbit	r2, r3
 80034b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034b6:	601a      	str	r2, [r3, #0]
  return result;
 80034b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034bc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034be:	fab3 f383 	clz	r3, r3
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	095b      	lsrs	r3, r3, #5
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d102      	bne.n	80034d8 <HAL_RCC_OscConfig+0xd4c>
 80034d2:	4b38      	ldr	r3, [pc, #224]	; (80035b4 <HAL_RCC_OscConfig+0xe28>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	e01b      	b.n	8003510 <HAL_RCC_OscConfig+0xd84>
 80034d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	fa93 f2a3 	rbit	r2, r3
 80034ec:	f107 0320 	add.w	r3, r7, #32
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	f107 031c 	add.w	r3, r7, #28
 80034f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034fa:	601a      	str	r2, [r3, #0]
 80034fc:	f107 031c 	add.w	r3, r7, #28
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	fa93 f2a3 	rbit	r2, r3
 8003506:	f107 0318 	add.w	r3, r7, #24
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	4b29      	ldr	r3, [pc, #164]	; (80035b4 <HAL_RCC_OscConfig+0xe28>)
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	f107 0214 	add.w	r2, r7, #20
 8003514:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003518:	6011      	str	r1, [r2, #0]
 800351a:	f107 0214 	add.w	r2, r7, #20
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	fa92 f1a2 	rbit	r1, r2
 8003524:	f107 0210 	add.w	r2, r7, #16
 8003528:	6011      	str	r1, [r2, #0]
  return result;
 800352a:	f107 0210 	add.w	r2, r7, #16
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	fab2 f282 	clz	r2, r2
 8003534:	b2d2      	uxtb	r2, r2
 8003536:	f042 0220 	orr.w	r2, r2, #32
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	f002 021f 	and.w	r2, r2, #31
 8003540:	2101      	movs	r1, #1
 8003542:	fa01 f202 	lsl.w	r2, r1, r2
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d19e      	bne.n	800348a <HAL_RCC_OscConfig+0xcfe>
 800354c:	e02b      	b.n	80035a6 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800354e:	1d3b      	adds	r3, r7, #4
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e025      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800355c:	4b15      	ldr	r3, [pc, #84]	; (80035b4 <HAL_RCC_OscConfig+0xe28>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003564:	4b13      	ldr	r3, [pc, #76]	; (80035b4 <HAL_RCC_OscConfig+0xe28>)
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003568:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800356c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003570:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003574:	1d3b      	adds	r3, r7, #4
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	69db      	ldr	r3, [r3, #28]
 800357a:	429a      	cmp	r2, r3
 800357c:	d111      	bne.n	80035a2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800357e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003582:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003586:	1d3b      	adds	r3, r7, #4
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800358c:	429a      	cmp	r2, r3
 800358e:	d108      	bne.n	80035a2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003590:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003594:	f003 020f 	and.w	r2, r3, #15
 8003598:	1d3b      	adds	r3, r7, #4
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800359e:	429a      	cmp	r2, r3
 80035a0:	d001      	beq.n	80035a6 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e000      	b.n	80035a8 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	40021000 	.word	0x40021000

080035b8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b09e      	sub	sp, #120	; 0x78
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80035c2:	2300      	movs	r3, #0
 80035c4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d101      	bne.n	80035d0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e162      	b.n	8003896 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035d0:	4b90      	ldr	r3, [pc, #576]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0307 	and.w	r3, r3, #7
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d910      	bls.n	8003600 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035de:	4b8d      	ldr	r3, [pc, #564]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f023 0207 	bic.w	r2, r3, #7
 80035e6:	498b      	ldr	r1, [pc, #556]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ee:	4b89      	ldr	r3, [pc, #548]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d001      	beq.n	8003600 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e14a      	b.n	8003896 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d008      	beq.n	800361e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800360c:	4b82      	ldr	r3, [pc, #520]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	497f      	ldr	r1, [pc, #508]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 800361a:	4313      	orrs	r3, r2
 800361c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 80dc 	beq.w	80037e4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d13c      	bne.n	80036ae <HAL_RCC_ClockConfig+0xf6>
 8003634:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003638:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003642:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003644:	fab3 f383 	clz	r3, r3
 8003648:	b2db      	uxtb	r3, r3
 800364a:	095b      	lsrs	r3, r3, #5
 800364c:	b2db      	uxtb	r3, r3
 800364e:	f043 0301 	orr.w	r3, r3, #1
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b01      	cmp	r3, #1
 8003656:	d102      	bne.n	800365e <HAL_RCC_ClockConfig+0xa6>
 8003658:	4b6f      	ldr	r3, [pc, #444]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	e00f      	b.n	800367e <HAL_RCC_ClockConfig+0xc6>
 800365e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003662:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003664:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003666:	fa93 f3a3 	rbit	r3, r3
 800366a:	667b      	str	r3, [r7, #100]	; 0x64
 800366c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003670:	663b      	str	r3, [r7, #96]	; 0x60
 8003672:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003674:	fa93 f3a3 	rbit	r3, r3
 8003678:	65fb      	str	r3, [r7, #92]	; 0x5c
 800367a:	4b67      	ldr	r3, [pc, #412]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 800367c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003682:	65ba      	str	r2, [r7, #88]	; 0x58
 8003684:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003686:	fa92 f2a2 	rbit	r2, r2
 800368a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800368c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800368e:	fab2 f282 	clz	r2, r2
 8003692:	b2d2      	uxtb	r2, r2
 8003694:	f042 0220 	orr.w	r2, r2, #32
 8003698:	b2d2      	uxtb	r2, r2
 800369a:	f002 021f 	and.w	r2, r2, #31
 800369e:	2101      	movs	r1, #1
 80036a0:	fa01 f202 	lsl.w	r2, r1, r2
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d17b      	bne.n	80037a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e0f3      	b.n	8003896 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d13c      	bne.n	8003730 <HAL_RCC_ClockConfig+0x178>
 80036b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036be:	fa93 f3a3 	rbit	r3, r3
 80036c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80036c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036c6:	fab3 f383 	clz	r3, r3
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	095b      	lsrs	r3, r3, #5
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	f043 0301 	orr.w	r3, r3, #1
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d102      	bne.n	80036e0 <HAL_RCC_ClockConfig+0x128>
 80036da:	4b4f      	ldr	r3, [pc, #316]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	e00f      	b.n	8003700 <HAL_RCC_ClockConfig+0x148>
 80036e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036e8:	fa93 f3a3 	rbit	r3, r3
 80036ec:	647b      	str	r3, [r7, #68]	; 0x44
 80036ee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80036f2:	643b      	str	r3, [r7, #64]	; 0x40
 80036f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036f6:	fa93 f3a3 	rbit	r3, r3
 80036fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036fc:	4b46      	ldr	r3, [pc, #280]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 80036fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003700:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003704:	63ba      	str	r2, [r7, #56]	; 0x38
 8003706:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003708:	fa92 f2a2 	rbit	r2, r2
 800370c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800370e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003710:	fab2 f282 	clz	r2, r2
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	f042 0220 	orr.w	r2, r2, #32
 800371a:	b2d2      	uxtb	r2, r2
 800371c:	f002 021f 	and.w	r2, r2, #31
 8003720:	2101      	movs	r1, #1
 8003722:	fa01 f202 	lsl.w	r2, r1, r2
 8003726:	4013      	ands	r3, r2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d13a      	bne.n	80037a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e0b2      	b.n	8003896 <HAL_RCC_ClockConfig+0x2de>
 8003730:	2302      	movs	r3, #2
 8003732:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003736:	fa93 f3a3 	rbit	r3, r3
 800373a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800373c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800373e:	fab3 f383 	clz	r3, r3
 8003742:	b2db      	uxtb	r3, r3
 8003744:	095b      	lsrs	r3, r3, #5
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b01      	cmp	r3, #1
 8003750:	d102      	bne.n	8003758 <HAL_RCC_ClockConfig+0x1a0>
 8003752:	4b31      	ldr	r3, [pc, #196]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	e00d      	b.n	8003774 <HAL_RCC_ClockConfig+0x1bc>
 8003758:	2302      	movs	r3, #2
 800375a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800375c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800375e:	fa93 f3a3 	rbit	r3, r3
 8003762:	627b      	str	r3, [r7, #36]	; 0x24
 8003764:	2302      	movs	r3, #2
 8003766:	623b      	str	r3, [r7, #32]
 8003768:	6a3b      	ldr	r3, [r7, #32]
 800376a:	fa93 f3a3 	rbit	r3, r3
 800376e:	61fb      	str	r3, [r7, #28]
 8003770:	4b29      	ldr	r3, [pc, #164]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	2202      	movs	r2, #2
 8003776:	61ba      	str	r2, [r7, #24]
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	fa92 f2a2 	rbit	r2, r2
 800377e:	617a      	str	r2, [r7, #20]
  return result;
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	fab2 f282 	clz	r2, r2
 8003786:	b2d2      	uxtb	r2, r2
 8003788:	f042 0220 	orr.w	r2, r2, #32
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	f002 021f 	and.w	r2, r2, #31
 8003792:	2101      	movs	r1, #1
 8003794:	fa01 f202 	lsl.w	r2, r1, r2
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e079      	b.n	8003896 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037a2:	4b1d      	ldr	r3, [pc, #116]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	f023 0203 	bic.w	r2, r3, #3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	491a      	ldr	r1, [pc, #104]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037b4:	f7fd fab8 	bl	8000d28 <HAL_GetTick>
 80037b8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ba:	e00a      	b.n	80037d2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037bc:	f7fd fab4 	bl	8000d28 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e061      	b.n	8003896 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037d2:	4b11      	ldr	r3, [pc, #68]	; (8003818 <HAL_RCC_ClockConfig+0x260>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 020c 	and.w	r2, r3, #12
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d1eb      	bne.n	80037bc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037e4:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	683a      	ldr	r2, [r7, #0]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d214      	bcs.n	800381c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037f2:	4b08      	ldr	r3, [pc, #32]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f023 0207 	bic.w	r2, r3, #7
 80037fa:	4906      	ldr	r1, [pc, #24]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	4313      	orrs	r3, r2
 8003800:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003802:	4b04      	ldr	r3, [pc, #16]	; (8003814 <HAL_RCC_ClockConfig+0x25c>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	429a      	cmp	r2, r3
 800380e:	d005      	beq.n	800381c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e040      	b.n	8003896 <HAL_RCC_ClockConfig+0x2de>
 8003814:	40022000 	.word	0x40022000
 8003818:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	d008      	beq.n	800383a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003828:	4b1d      	ldr	r3, [pc, #116]	; (80038a0 <HAL_RCC_ClockConfig+0x2e8>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	491a      	ldr	r1, [pc, #104]	; (80038a0 <HAL_RCC_ClockConfig+0x2e8>)
 8003836:	4313      	orrs	r3, r2
 8003838:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b00      	cmp	r3, #0
 8003844:	d009      	beq.n	800385a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003846:	4b16      	ldr	r3, [pc, #88]	; (80038a0 <HAL_RCC_ClockConfig+0x2e8>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4912      	ldr	r1, [pc, #72]	; (80038a0 <HAL_RCC_ClockConfig+0x2e8>)
 8003856:	4313      	orrs	r3, r2
 8003858:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800385a:	f000 f829 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 800385e:	4601      	mov	r1, r0
 8003860:	4b0f      	ldr	r3, [pc, #60]	; (80038a0 <HAL_RCC_ClockConfig+0x2e8>)
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003868:	22f0      	movs	r2, #240	; 0xf0
 800386a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	fa92 f2a2 	rbit	r2, r2
 8003872:	60fa      	str	r2, [r7, #12]
  return result;
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	fab2 f282 	clz	r2, r2
 800387a:	b2d2      	uxtb	r2, r2
 800387c:	40d3      	lsrs	r3, r2
 800387e:	4a09      	ldr	r2, [pc, #36]	; (80038a4 <HAL_RCC_ClockConfig+0x2ec>)
 8003880:	5cd3      	ldrb	r3, [r2, r3]
 8003882:	fa21 f303 	lsr.w	r3, r1, r3
 8003886:	4a08      	ldr	r2, [pc, #32]	; (80038a8 <HAL_RCC_ClockConfig+0x2f0>)
 8003888:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800388a:	4b08      	ldr	r3, [pc, #32]	; (80038ac <HAL_RCC_ClockConfig+0x2f4>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f7fd fa06 	bl	8000ca0 <HAL_InitTick>
  
  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3778      	adds	r7, #120	; 0x78
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40021000 	.word	0x40021000
 80038a4:	0800615c 	.word	0x0800615c
 80038a8:	20000010 	.word	0x20000010
 80038ac:	20000014 	.word	0x20000014

080038b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b08b      	sub	sp, #44	; 0x2c
 80038b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	61fb      	str	r3, [r7, #28]
 80038ba:	2300      	movs	r3, #0
 80038bc:	61bb      	str	r3, [r7, #24]
 80038be:	2300      	movs	r3, #0
 80038c0:	627b      	str	r3, [r7, #36]	; 0x24
 80038c2:	2300      	movs	r3, #0
 80038c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80038ca:	4b2a      	ldr	r3, [pc, #168]	; (8003974 <HAL_RCC_GetSysClockFreq+0xc4>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	f003 030c 	and.w	r3, r3, #12
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d002      	beq.n	80038e0 <HAL_RCC_GetSysClockFreq+0x30>
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d003      	beq.n	80038e6 <HAL_RCC_GetSysClockFreq+0x36>
 80038de:	e03f      	b.n	8003960 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038e0:	4b25      	ldr	r3, [pc, #148]	; (8003978 <HAL_RCC_GetSysClockFreq+0xc8>)
 80038e2:	623b      	str	r3, [r7, #32]
      break;
 80038e4:	e03f      	b.n	8003966 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80038e6:	69fb      	ldr	r3, [r7, #28]
 80038e8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80038ec:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80038f0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	fa92 f2a2 	rbit	r2, r2
 80038f8:	607a      	str	r2, [r7, #4]
  return result;
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	fab2 f282 	clz	r2, r2
 8003900:	b2d2      	uxtb	r2, r2
 8003902:	40d3      	lsrs	r3, r2
 8003904:	4a1d      	ldr	r2, [pc, #116]	; (800397c <HAL_RCC_GetSysClockFreq+0xcc>)
 8003906:	5cd3      	ldrb	r3, [r2, r3]
 8003908:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800390a:	4b1a      	ldr	r3, [pc, #104]	; (8003974 <HAL_RCC_GetSysClockFreq+0xc4>)
 800390c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	220f      	movs	r2, #15
 8003914:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003916:	693a      	ldr	r2, [r7, #16]
 8003918:	fa92 f2a2 	rbit	r2, r2
 800391c:	60fa      	str	r2, [r7, #12]
  return result;
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	fab2 f282 	clz	r2, r2
 8003924:	b2d2      	uxtb	r2, r2
 8003926:	40d3      	lsrs	r3, r2
 8003928:	4a15      	ldr	r2, [pc, #84]	; (8003980 <HAL_RCC_GetSysClockFreq+0xd0>)
 800392a:	5cd3      	ldrb	r3, [r2, r3]
 800392c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003938:	4a0f      	ldr	r2, [pc, #60]	; (8003978 <HAL_RCC_GetSysClockFreq+0xc8>)
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	fb02 f303 	mul.w	r3, r2, r3
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
 8003948:	e007      	b.n	800395a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800394a:	4a0b      	ldr	r2, [pc, #44]	; (8003978 <HAL_RCC_GetSysClockFreq+0xc8>)
 800394c:	69bb      	ldr	r3, [r7, #24]
 800394e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	fb02 f303 	mul.w	r3, r2, r3
 8003958:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800395a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395c:	623b      	str	r3, [r7, #32]
      break;
 800395e:	e002      	b.n	8003966 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003960:	4b05      	ldr	r3, [pc, #20]	; (8003978 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003962:	623b      	str	r3, [r7, #32]
      break;
 8003964:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003966:	6a3b      	ldr	r3, [r7, #32]
}
 8003968:	4618      	mov	r0, r3
 800396a:	372c      	adds	r7, #44	; 0x2c
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	40021000 	.word	0x40021000
 8003978:	007a1200 	.word	0x007a1200
 800397c:	08006174 	.word	0x08006174
 8003980:	08006184 	.word	0x08006184

08003984 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003984:	b480      	push	{r7}
 8003986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003988:	4b03      	ldr	r3, [pc, #12]	; (8003998 <HAL_RCC_GetHCLKFreq+0x14>)
 800398a:	681b      	ldr	r3, [r3, #0]
}
 800398c:	4618      	mov	r0, r3
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	20000010 	.word	0x20000010

0800399c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80039a2:	f7ff ffef 	bl	8003984 <HAL_RCC_GetHCLKFreq>
 80039a6:	4601      	mov	r1, r0
 80039a8:	4b0b      	ldr	r3, [pc, #44]	; (80039d8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80039b0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80039b4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	fa92 f2a2 	rbit	r2, r2
 80039bc:	603a      	str	r2, [r7, #0]
  return result;
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	fab2 f282 	clz	r2, r2
 80039c4:	b2d2      	uxtb	r2, r2
 80039c6:	40d3      	lsrs	r3, r2
 80039c8:	4a04      	ldr	r2, [pc, #16]	; (80039dc <HAL_RCC_GetPCLK1Freq+0x40>)
 80039ca:	5cd3      	ldrb	r3, [r2, r3]
 80039cc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80039d0:	4618      	mov	r0, r3
 80039d2:	3708      	adds	r7, #8
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40021000 	.word	0x40021000
 80039dc:	0800616c 	.word	0x0800616c

080039e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80039e6:	f7ff ffcd 	bl	8003984 <HAL_RCC_GetHCLKFreq>
 80039ea:	4601      	mov	r1, r0
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <HAL_RCC_GetPCLK2Freq+0x3c>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80039f4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80039f8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	fa92 f2a2 	rbit	r2, r2
 8003a00:	603a      	str	r2, [r7, #0]
  return result;
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	fab2 f282 	clz	r2, r2
 8003a08:	b2d2      	uxtb	r2, r2
 8003a0a:	40d3      	lsrs	r3, r2
 8003a0c:	4a04      	ldr	r2, [pc, #16]	; (8003a20 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003a0e:	5cd3      	ldrb	r3, [r2, r3]
 8003a10:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003a14:	4618      	mov	r0, r3
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	0800616c 	.word	0x0800616c

08003a24 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b092      	sub	sp, #72	; 0x48
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003a34:	2300      	movs	r3, #0
 8003a36:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 80d4 	beq.w	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a48:	4b4e      	ldr	r3, [pc, #312]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a4a:	69db      	ldr	r3, [r3, #28]
 8003a4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d10e      	bne.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a54:	4b4b      	ldr	r3, [pc, #300]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a56:	69db      	ldr	r3, [r3, #28]
 8003a58:	4a4a      	ldr	r2, [pc, #296]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a5e:	61d3      	str	r3, [r2, #28]
 8003a60:	4b48      	ldr	r3, [pc, #288]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a62:	69db      	ldr	r3, [r3, #28]
 8003a64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a68:	60bb      	str	r3, [r7, #8]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a72:	4b45      	ldr	r3, [pc, #276]	; (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d118      	bne.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a7e:	4b42      	ldr	r3, [pc, #264]	; (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a41      	ldr	r2, [pc, #260]	; (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a88:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a8a:	f7fd f94d 	bl	8000d28 <HAL_GetTick>
 8003a8e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a90:	e008      	b.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a92:	f7fd f949 	bl	8000d28 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b64      	cmp	r3, #100	; 0x64
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e1d6      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa4:	4b38      	ldr	r3, [pc, #224]	; (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d0f0      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ab0:	4b34      	ldr	r3, [pc, #208]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ab2:	6a1b      	ldr	r3, [r3, #32]
 8003ab4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ab8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003aba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 8084 	beq.w	8003bca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d07c      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ad0:	4b2c      	ldr	r3, [pc, #176]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ada:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ade:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae2:	fa93 f3a3 	rbit	r3, r3
 8003ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003aea:	fab3 f383 	clz	r3, r3
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	461a      	mov	r2, r3
 8003af2:	4b26      	ldr	r3, [pc, #152]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003af4:	4413      	add	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	461a      	mov	r2, r3
 8003afa:	2301      	movs	r3, #1
 8003afc:	6013      	str	r3, [r2, #0]
 8003afe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b02:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b06:	fa93 f3a3 	rbit	r3, r3
 8003b0a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003b0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b0e:	fab3 f383 	clz	r3, r3
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	461a      	mov	r2, r3
 8003b16:	4b1d      	ldr	r3, [pc, #116]	; (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b18:	4413      	add	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	2300      	movs	r3, #0
 8003b20:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b22:	4a18      	ldr	r2, [pc, #96]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b26:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d04b      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b32:	f7fd f8f9 	bl	8000d28 <HAL_GetTick>
 8003b36:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b38:	e00a      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b3a:	f7fd f8f5 	bl	8000d28 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e180      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003b50:	2302      	movs	r3, #2
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	623b      	str	r3, [r7, #32]
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	fa93 f3a3 	rbit	r3, r3
 8003b66:	61fb      	str	r3, [r7, #28]
  return result;
 8003b68:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b6a:	fab3 f383 	clz	r3, r3
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	095b      	lsrs	r3, r3, #5
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	f043 0302 	orr.w	r3, r3, #2
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d108      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003b7e:	4b01      	ldr	r3, [pc, #4]	; (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b80:	6a1b      	ldr	r3, [r3, #32]
 8003b82:	e00d      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003b84:	40021000 	.word	0x40021000
 8003b88:	40007000 	.word	0x40007000
 8003b8c:	10908100 	.word	0x10908100
 8003b90:	2302      	movs	r3, #2
 8003b92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	fa93 f3a3 	rbit	r3, r3
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	4ba0      	ldr	r3, [pc, #640]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	613a      	str	r2, [r7, #16]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	fa92 f2a2 	rbit	r2, r2
 8003baa:	60fa      	str	r2, [r7, #12]
  return result;
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	fab2 f282 	clz	r2, r2
 8003bb2:	b2d2      	uxtb	r2, r2
 8003bb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bb8:	b2d2      	uxtb	r2, r2
 8003bba:	f002 021f 	and.w	r2, r2, #31
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0b7      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003bca:	4b95      	ldr	r3, [pc, #596]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	4992      	ldr	r1, [pc, #584]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bdc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d105      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be4:	4b8e      	ldr	r3, [pc, #568]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	4a8d      	ldr	r2, [pc, #564]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d008      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bfc:	4b88      	ldr	r3, [pc, #544]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c00:	f023 0203 	bic.w	r2, r3, #3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	4985      	ldr	r1, [pc, #532]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d008      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c1a:	4b81      	ldr	r3, [pc, #516]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	497e      	ldr	r1, [pc, #504]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c38:	4b79      	ldr	r3, [pc, #484]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	4976      	ldr	r1, [pc, #472]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0320 	and.w	r3, r3, #32
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c56:	4b72      	ldr	r3, [pc, #456]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5a:	f023 0210 	bic.w	r2, r3, #16
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	496f      	ldr	r1, [pc, #444]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d008      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003c74:	4b6a      	ldr	r3, [pc, #424]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c80:	4967      	ldr	r1, [pc, #412]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c92:	4b63      	ldr	r3, [pc, #396]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	f023 0220 	bic.w	r2, r3, #32
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	4960      	ldr	r1, [pc, #384]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d008      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cb0:	4b5b      	ldr	r3, [pc, #364]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbc:	4958      	ldr	r1, [pc, #352]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0308 	and.w	r3, r3, #8
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d008      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cce:	4b54      	ldr	r3, [pc, #336]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	4951      	ldr	r1, [pc, #324]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cec:	4b4c      	ldr	r3, [pc, #304]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	4949      	ldr	r1, [pc, #292]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d008      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d0a:	4b45      	ldr	r3, [pc, #276]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d16:	4942      	ldr	r1, [pc, #264]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d28:	4b3d      	ldr	r3, [pc, #244]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d34:	493a      	ldr	r1, [pc, #232]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d008      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003d46:	4b36      	ldr	r3, [pc, #216]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d4a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d52:	4933      	ldr	r1, [pc, #204]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d64:	4b2e      	ldr	r3, [pc, #184]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d68:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d70:	492b      	ldr	r1, [pc, #172]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d008      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003d82:	4b27      	ldr	r3, [pc, #156]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d86:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	4924      	ldr	r1, [pc, #144]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003da0:	4b1f      	ldr	r3, [pc, #124]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dac:	491c      	ldr	r1, [pc, #112]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003dbe:	4b18      	ldr	r3, [pc, #96]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dca:	4915      	ldr	r1, [pc, #84]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d008      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003ddc:	4b10      	ldr	r3, [pc, #64]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de8:	490d      	ldr	r1, [pc, #52]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d008      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003dfa:	4b09      	ldr	r3, [pc, #36]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e06:	4906      	ldr	r1, [pc, #24]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00c      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003e18:	4b01      	ldr	r3, [pc, #4]	; (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e1c:	e002      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8003e1e:	bf00      	nop
 8003e20:	40021000 	.word	0x40021000
 8003e24:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e2c:	490b      	ldr	r1, [pc, #44]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d008      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003e3e:	4b07      	ldr	r3, [pc, #28]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e4a:	4904      	ldr	r1, [pc, #16]	; (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3748      	adds	r7, #72	; 0x48
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40021000 	.word	0x40021000

08003e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e049      	b.n	8003f06 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fc fdbc 	bl	8000a04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4610      	mov	r0, r2
 8003ea0:	f000 f9ee 	bl	8004280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
	...

08003f10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d001      	beq.n	8003f28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e04f      	b.n	8003fc8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68da      	ldr	r2, [r3, #12]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a23      	ldr	r2, [pc, #140]	; (8003fd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d01d      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f52:	d018      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a1f      	ldr	r2, [pc, #124]	; (8003fd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d013      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a1e      	ldr	r2, [pc, #120]	; (8003fdc <HAL_TIM_Base_Start_IT+0xcc>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d00e      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a1c      	ldr	r2, [pc, #112]	; (8003fe0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d009      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a1b      	ldr	r2, [pc, #108]	; (8003fe4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d004      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a19      	ldr	r2, [pc, #100]	; (8003fe8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d115      	bne.n	8003fb2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	4b17      	ldr	r3, [pc, #92]	; (8003fec <HAL_TIM_Base_Start_IT+0xdc>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b06      	cmp	r3, #6
 8003f96:	d015      	beq.n	8003fc4 <HAL_TIM_Base_Start_IT+0xb4>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f9e:	d011      	beq.n	8003fc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb0:	e008      	b.n	8003fc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f042 0201 	orr.w	r2, r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	e000      	b.n	8003fc6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	40012c00 	.word	0x40012c00
 8003fd8:	40000400 	.word	0x40000400
 8003fdc:	40000800 	.word	0x40000800
 8003fe0:	40013400 	.word	0x40013400
 8003fe4:	40014000 	.word	0x40014000
 8003fe8:	40015000 	.word	0x40015000
 8003fec:	00010007 	.word	0x00010007

08003ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b02      	cmp	r3, #2
 8004004:	d122      	bne.n	800404c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b02      	cmp	r3, #2
 8004012:	d11b      	bne.n	800404c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f06f 0202 	mvn.w	r2, #2
 800401c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2201      	movs	r2, #1
 8004022:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f905 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 8004038:	e005      	b.n	8004046 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f8f7 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f908 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f003 0304 	and.w	r3, r3, #4
 8004056:	2b04      	cmp	r3, #4
 8004058:	d122      	bne.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b04      	cmp	r3, #4
 8004066:	d11b      	bne.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0204 	mvn.w	r2, #4
 8004070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2202      	movs	r2, #2
 8004076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f8db 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f8cd 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f8de 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b08      	cmp	r3, #8
 80040ac:	d122      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f003 0308 	and.w	r3, r3, #8
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d11b      	bne.n	80040f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f06f 0208 	mvn.w	r2, #8
 80040c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2204      	movs	r2, #4
 80040ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	69db      	ldr	r3, [r3, #28]
 80040d2:	f003 0303 	and.w	r3, r3, #3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f8b1 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 80040e0:	e005      	b.n	80040ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f8a3 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 f8b4 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f003 0310 	and.w	r3, r3, #16
 80040fe:	2b10      	cmp	r3, #16
 8004100:	d122      	bne.n	8004148 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	f003 0310 	and.w	r3, r3, #16
 800410c:	2b10      	cmp	r3, #16
 800410e:	d11b      	bne.n	8004148 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f06f 0210 	mvn.w	r2, #16
 8004118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2208      	movs	r2, #8
 800411e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69db      	ldr	r3, [r3, #28]
 8004126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f887 	bl	8004242 <HAL_TIM_IC_CaptureCallback>
 8004134:	e005      	b.n	8004142 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f879 	bl	800422e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 f88a 	bl	8004256 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b01      	cmp	r3, #1
 8004154:	d10e      	bne.n	8004174 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b01      	cmp	r3, #1
 8004162:	d107      	bne.n	8004174 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0201 	mvn.w	r2, #1
 800416c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7fc fbca 	bl	8000908 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417e:	2b80      	cmp	r3, #128	; 0x80
 8004180:	d10e      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800418c:	2b80      	cmp	r3, #128	; 0x80
 800418e:	d107      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 f918 	bl	80043d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ae:	d10e      	bne.n	80041ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ba:	2b80      	cmp	r3, #128	; 0x80
 80041bc:	d107      	bne.n	80041ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80041c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f90b 	bl	80043e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d8:	2b40      	cmp	r3, #64	; 0x40
 80041da:	d10e      	bne.n	80041fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e6:	2b40      	cmp	r3, #64	; 0x40
 80041e8:	d107      	bne.n	80041fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f838 	bl	800426a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b20      	cmp	r3, #32
 8004206:	d10e      	bne.n	8004226 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0320 	and.w	r3, r3, #32
 8004212:	2b20      	cmp	r3, #32
 8004214:	d107      	bne.n	8004226 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f06f 0220 	mvn.w	r2, #32
 800421e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f000 f8cb 	bl	80043bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004226:	bf00      	nop
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800424a:	bf00      	nop
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr

08004256 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800425e:	bf00      	nop
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr

0800426a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800426a:	b480      	push	{r7}
 800426c:	b083      	sub	sp, #12
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
	...

08004280 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4a42      	ldr	r2, [pc, #264]	; (800439c <TIM_Base_SetConfig+0x11c>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d013      	beq.n	80042c0 <TIM_Base_SetConfig+0x40>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800429e:	d00f      	beq.n	80042c0 <TIM_Base_SetConfig+0x40>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a3f      	ldr	r2, [pc, #252]	; (80043a0 <TIM_Base_SetConfig+0x120>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d00b      	beq.n	80042c0 <TIM_Base_SetConfig+0x40>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a3e      	ldr	r2, [pc, #248]	; (80043a4 <TIM_Base_SetConfig+0x124>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d007      	beq.n	80042c0 <TIM_Base_SetConfig+0x40>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a3d      	ldr	r2, [pc, #244]	; (80043a8 <TIM_Base_SetConfig+0x128>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d003      	beq.n	80042c0 <TIM_Base_SetConfig+0x40>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a3c      	ldr	r2, [pc, #240]	; (80043ac <TIM_Base_SetConfig+0x12c>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d108      	bne.n	80042d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	68fa      	ldr	r2, [r7, #12]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a31      	ldr	r2, [pc, #196]	; (800439c <TIM_Base_SetConfig+0x11c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d01f      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e0:	d01b      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a2e      	ldr	r2, [pc, #184]	; (80043a0 <TIM_Base_SetConfig+0x120>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d017      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a2d      	ldr	r2, [pc, #180]	; (80043a4 <TIM_Base_SetConfig+0x124>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d013      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a2c      	ldr	r2, [pc, #176]	; (80043a8 <TIM_Base_SetConfig+0x128>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d00f      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a2c      	ldr	r2, [pc, #176]	; (80043b0 <TIM_Base_SetConfig+0x130>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d00b      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a2b      	ldr	r2, [pc, #172]	; (80043b4 <TIM_Base_SetConfig+0x134>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d007      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a2a      	ldr	r2, [pc, #168]	; (80043b8 <TIM_Base_SetConfig+0x138>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d003      	beq.n	800431a <TIM_Base_SetConfig+0x9a>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a25      	ldr	r2, [pc, #148]	; (80043ac <TIM_Base_SetConfig+0x12c>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d108      	bne.n	800432c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	4313      	orrs	r3, r2
 800432a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	695b      	ldr	r3, [r3, #20]
 8004336:	4313      	orrs	r3, r2
 8004338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	689a      	ldr	r2, [r3, #8]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	4a12      	ldr	r2, [pc, #72]	; (800439c <TIM_Base_SetConfig+0x11c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d013      	beq.n	8004380 <TIM_Base_SetConfig+0x100>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a13      	ldr	r2, [pc, #76]	; (80043a8 <TIM_Base_SetConfig+0x128>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d00f      	beq.n	8004380 <TIM_Base_SetConfig+0x100>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a13      	ldr	r2, [pc, #76]	; (80043b0 <TIM_Base_SetConfig+0x130>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d00b      	beq.n	8004380 <TIM_Base_SetConfig+0x100>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a12      	ldr	r2, [pc, #72]	; (80043b4 <TIM_Base_SetConfig+0x134>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d007      	beq.n	8004380 <TIM_Base_SetConfig+0x100>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a11      	ldr	r2, [pc, #68]	; (80043b8 <TIM_Base_SetConfig+0x138>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d003      	beq.n	8004380 <TIM_Base_SetConfig+0x100>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a0c      	ldr	r2, [pc, #48]	; (80043ac <TIM_Base_SetConfig+0x12c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d103      	bne.n	8004388 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	615a      	str	r2, [r3, #20]
}
 800438e:	bf00      	nop
 8004390:	3714      	adds	r7, #20
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40012c00 	.word	0x40012c00
 80043a0:	40000400 	.word	0x40000400
 80043a4:	40000800 	.word	0x40000800
 80043a8:	40013400 	.word	0x40013400
 80043ac:	40015000 	.word	0x40015000
 80043b0:	40014000 	.word	0x40014000
 80043b4:	40014400 	.word	0x40014400
 80043b8:	40014800 	.word	0x40014800

080043bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043c4:	bf00      	nop
 80043c6:	370c      	adds	r7, #12
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e040      	b.n	800448c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800440e:	2b00      	cmp	r3, #0
 8004410:	d106      	bne.n	8004420 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7fc fb18 	bl	8000a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2224      	movs	r2, #36	; 0x24
 8004424:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 0201 	bic.w	r2, r2, #1
 8004434:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 fc0e 	bl	8004c58 <UART_SetConfig>
 800443c:	4603      	mov	r3, r0
 800443e:	2b01      	cmp	r3, #1
 8004440:	d101      	bne.n	8004446 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e022      	b.n	800448c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 fdd6 	bl	8005000 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004462:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	689a      	ldr	r2, [r3, #8]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004472:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f042 0201 	orr.w	r2, r2, #1
 8004482:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 fe5d 	bl	8005144 <UART_CheckIdleState>
 800448a:	4603      	mov	r3, r0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	; 0x28
 8004498:	af02      	add	r7, sp, #8
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	603b      	str	r3, [r7, #0]
 80044a0:	4613      	mov	r3, r2
 80044a2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80044a8:	2b20      	cmp	r3, #32
 80044aa:	f040 8082 	bne.w	80045b2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d002      	beq.n	80044ba <HAL_UART_Transmit+0x26>
 80044b4:	88fb      	ldrh	r3, [r7, #6]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e07a      	b.n	80045b4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d101      	bne.n	80044cc <HAL_UART_Transmit+0x38>
 80044c8:	2302      	movs	r3, #2
 80044ca:	e073      	b.n	80045b4 <HAL_UART_Transmit+0x120>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2221      	movs	r2, #33	; 0x21
 80044e0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044e2:	f7fc fc21 	bl	8000d28 <HAL_GetTick>
 80044e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	88fa      	ldrh	r2, [r7, #6]
 80044ec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	88fa      	ldrh	r2, [r7, #6]
 80044f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004500:	d108      	bne.n	8004514 <HAL_UART_Transmit+0x80>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d104      	bne.n	8004514 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800450a:	2300      	movs	r3, #0
 800450c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	e003      	b.n	800451c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004518:	2300      	movs	r3, #0
 800451a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004524:	e02d      	b.n	8004582 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2200      	movs	r2, #0
 800452e:	2180      	movs	r1, #128	; 0x80
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 fe50 	bl	80051d6 <UART_WaitOnFlagUntilTimeout>
 8004536:	4603      	mov	r3, r0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d001      	beq.n	8004540 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e039      	b.n	80045b4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10b      	bne.n	800455e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	881a      	ldrh	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004552:	b292      	uxth	r2, r2
 8004554:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	3302      	adds	r3, #2
 800455a:	61bb      	str	r3, [r7, #24]
 800455c:	e008      	b.n	8004570 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	781a      	ldrb	r2, [r3, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	b292      	uxth	r2, r2
 8004568:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	3301      	adds	r3, #1
 800456e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004588:	b29b      	uxth	r3, r3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1cb      	bne.n	8004526 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	9300      	str	r3, [sp, #0]
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	2200      	movs	r2, #0
 8004596:	2140      	movs	r1, #64	; 0x40
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 fe1c 	bl	80051d6 <UART_WaitOnFlagUntilTimeout>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e005      	b.n	80045b4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2220      	movs	r2, #32
 80045ac:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80045ae:	2300      	movs	r3, #0
 80045b0:	e000      	b.n	80045b4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80045b2:	2302      	movs	r3, #2
  }
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3720      	adds	r7, #32
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08a      	sub	sp, #40	; 0x28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	4613      	mov	r3, r2
 80045c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045ce:	2b20      	cmp	r3, #32
 80045d0:	d13d      	bne.n	800464e <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <HAL_UART_Receive_IT+0x22>
 80045d8:	88fb      	ldrh	r3, [r7, #6]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e036      	b.n	8004650 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d101      	bne.n	80045f0 <HAL_UART_Receive_IT+0x34>
 80045ec:	2302      	movs	r3, #2
 80045ee:	e02f      	b.n	8004650 <HAL_UART_Receive_IT+0x94>
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d018      	beq.n	800463e <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	e853 3f00 	ldrex	r3, [r3]
 8004618:	613b      	str	r3, [r7, #16]
   return(result);
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004620:	627b      	str	r3, [r7, #36]	; 0x24
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	461a      	mov	r2, r3
 8004628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462a:	623b      	str	r3, [r7, #32]
 800462c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462e:	69f9      	ldr	r1, [r7, #28]
 8004630:	6a3a      	ldr	r2, [r7, #32]
 8004632:	e841 2300 	strex	r3, r2, [r1]
 8004636:	61bb      	str	r3, [r7, #24]
   return(result);
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1e6      	bne.n	800460c <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	461a      	mov	r2, r3
 8004642:	68b9      	ldr	r1, [r7, #8]
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 fe8b 	bl	8005360 <UART_Start_Receive_IT>
 800464a:	4603      	mov	r3, r0
 800464c:	e000      	b.n	8004650 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800464e:	2302      	movs	r3, #2
  }
}
 8004650:	4618      	mov	r0, r3
 8004652:	3728      	adds	r7, #40	; 0x28
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b0ba      	sub	sp, #232	; 0xe8
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800467e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004682:	f640 030f 	movw	r3, #2063	; 0x80f
 8004686:	4013      	ands	r3, r2
 8004688:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800468c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004690:	2b00      	cmp	r3, #0
 8004692:	d115      	bne.n	80046c0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004698:	f003 0320 	and.w	r3, r3, #32
 800469c:	2b00      	cmp	r3, #0
 800469e:	d00f      	beq.n	80046c0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a4:	f003 0320 	and.w	r3, r3, #32
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d009      	beq.n	80046c0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f000 82a4 	beq.w	8004bfe <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	4798      	blx	r3
      }
      return;
 80046be:	e29e      	b.n	8004bfe <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80046c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 8117 	beq.w	80048f8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80046ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d106      	bne.n	80046e4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80046d6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80046da:	4b85      	ldr	r3, [pc, #532]	; (80048f0 <HAL_UART_IRQHandler+0x298>)
 80046dc:	4013      	ands	r3, r2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	f000 810a 	beq.w	80048f8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80046e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d011      	beq.n	8004714 <HAL_UART_IRQHandler+0xbc>
 80046f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00b      	beq.n	8004714 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2201      	movs	r2, #1
 8004702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800470a:	f043 0201 	orr.w	r2, r3, #1
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d011      	beq.n	8004744 <HAL_UART_IRQHandler+0xec>
 8004720:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004724:	f003 0301 	and.w	r3, r3, #1
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00b      	beq.n	8004744 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2202      	movs	r2, #2
 8004732:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800473a:	f043 0204 	orr.w	r2, r3, #4
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004748:	f003 0304 	and.w	r3, r3, #4
 800474c:	2b00      	cmp	r3, #0
 800474e:	d011      	beq.n	8004774 <HAL_UART_IRQHandler+0x11c>
 8004750:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00b      	beq.n	8004774 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2204      	movs	r2, #4
 8004762:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800476a:	f043 0202 	orr.w	r2, r3, #2
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d017      	beq.n	80047b0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004784:	f003 0320 	and.w	r3, r3, #32
 8004788:	2b00      	cmp	r3, #0
 800478a:	d105      	bne.n	8004798 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800478c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004790:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00b      	beq.n	80047b0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2208      	movs	r2, #8
 800479e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047a6:	f043 0208 	orr.w	r2, r3, #8
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80047b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d012      	beq.n	80047e2 <HAL_UART_IRQHandler+0x18a>
 80047bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d00c      	beq.n	80047e2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047d8:	f043 0220 	orr.w	r2, r3, #32
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 820a 	beq.w	8004c02 <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80047ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047f2:	f003 0320 	and.w	r3, r3, #32
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00d      	beq.n	8004816 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80047fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047fe:	f003 0320 	and.w	r3, r3, #32
 8004802:	2b00      	cmp	r3, #0
 8004804:	d007      	beq.n	8004816 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800481c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800482a:	2b40      	cmp	r3, #64	; 0x40
 800482c:	d005      	beq.n	800483a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800482e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004832:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004836:	2b00      	cmp	r3, #0
 8004838:	d04f      	beq.n	80048da <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 fe3c 	bl	80054b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b40      	cmp	r3, #64	; 0x40
 800484c:	d141      	bne.n	80048d2 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	3308      	adds	r3, #8
 8004854:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800485c:	e853 3f00 	ldrex	r3, [r3]
 8004860:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004864:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004868:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800486c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	3308      	adds	r3, #8
 8004876:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800487a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800487e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004882:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004886:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800488a:	e841 2300 	strex	r3, r2, [r1]
 800488e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004892:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1d9      	bne.n	800484e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d013      	beq.n	80048ca <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048a6:	4a13      	ldr	r2, [pc, #76]	; (80048f4 <HAL_UART_IRQHandler+0x29c>)
 80048a8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7fd fd42 	bl	8002338 <HAL_DMA_Abort_IT>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d017      	beq.n	80048ea <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80048c4:	4610      	mov	r0, r2
 80048c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048c8:	e00f      	b.n	80048ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f9ae 	bl	8004c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d0:	e00b      	b.n	80048ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 f9aa 	bl	8004c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d8:	e007      	b.n	80048ea <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f9a6 	bl	8004c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80048e8:	e18b      	b.n	8004c02 <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ea:	bf00      	nop
    return;
 80048ec:	e189      	b.n	8004c02 <HAL_UART_IRQHandler+0x5aa>
 80048ee:	bf00      	nop
 80048f0:	04000120 	.word	0x04000120
 80048f4:	0800557f 	.word	0x0800557f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	f040 8143 	bne.w	8004b88 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004906:	f003 0310 	and.w	r3, r3, #16
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 813c 	beq.w	8004b88 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004914:	f003 0310 	and.w	r3, r3, #16
 8004918:	2b00      	cmp	r3, #0
 800491a:	f000 8135 	beq.w	8004b88 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2210      	movs	r2, #16
 8004924:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004930:	2b40      	cmp	r3, #64	; 0x40
 8004932:	f040 80b1 	bne.w	8004a98 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004942:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004946:	2b00      	cmp	r3, #0
 8004948:	f000 815d 	beq.w	8004c06 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004952:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004956:	429a      	cmp	r2, r3
 8004958:	f080 8155 	bcs.w	8004c06 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004962:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	2b20      	cmp	r3, #32
 800496e:	f000 8085 	beq.w	8004a7c <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800497e:	e853 3f00 	ldrex	r3, [r3]
 8004982:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004986:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800498a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800498e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	461a      	mov	r2, r3
 8004998:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800499c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80049a0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80049a8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80049ac:	e841 2300 	strex	r3, r2, [r1]
 80049b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80049b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1da      	bne.n	8004972 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	3308      	adds	r3, #8
 80049c2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049c6:	e853 3f00 	ldrex	r3, [r3]
 80049ca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80049cc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	3308      	adds	r3, #8
 80049dc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80049e0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80049e4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80049e8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80049ec:	e841 2300 	strex	r3, r2, [r1]
 80049f0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80049f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d1e1      	bne.n	80049bc <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	3308      	adds	r3, #8
 80049fe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a02:	e853 3f00 	ldrex	r3, [r3]
 8004a06:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004a08:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	3308      	adds	r3, #8
 8004a18:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004a1c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004a1e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a20:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004a22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004a24:	e841 2300 	strex	r3, r2, [r1]
 8004a28:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004a2a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d1e3      	bne.n	80049f8 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2220      	movs	r2, #32
 8004a34:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a44:	e853 3f00 	ldrex	r3, [r3]
 8004a48:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004a4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a4c:	f023 0310 	bic.w	r3, r3, #16
 8004a50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	461a      	mov	r2, r3
 8004a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004a5e:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a60:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a62:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a64:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a66:	e841 2300 	strex	r3, r2, [r1]
 8004a6a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1e4      	bne.n	8004a3c <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7fd fc25 	bl	80022c6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	4619      	mov	r1, r3
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f000 f8d5 	bl	8004c40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004a96:	e0b6      	b.n	8004c06 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	1ad3      	subs	r3, r2, r3
 8004aa8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ab2:	b29b      	uxth	r3, r3
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 80a8 	beq.w	8004c0a <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8004aba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	f000 80a3 	beq.w	8004c0a <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004acc:	e853 3f00 	ldrex	r3, [r3]
 8004ad0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ad4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004ad8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004ae6:	647b      	str	r3, [r7, #68]	; 0x44
 8004ae8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004aec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004aee:	e841 2300 	strex	r3, r2, [r1]
 8004af2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1e4      	bne.n	8004ac4 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	3308      	adds	r3, #8
 8004b00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b04:	e853 3f00 	ldrex	r3, [r3]
 8004b08:	623b      	str	r3, [r7, #32]
   return(result);
 8004b0a:	6a3b      	ldr	r3, [r7, #32]
 8004b0c:	f023 0301 	bic.w	r3, r3, #1
 8004b10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3308      	adds	r3, #8
 8004b1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004b1e:	633a      	str	r2, [r7, #48]	; 0x30
 8004b20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b26:	e841 2300 	strex	r3, r2, [r1]
 8004b2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1e3      	bne.n	8004afa <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2220      	movs	r2, #32
 8004b36:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	e853 3f00 	ldrex	r3, [r3]
 8004b50:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f023 0310 	bic.w	r3, r3, #16
 8004b58:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	461a      	mov	r2, r3
 8004b62:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004b66:	61fb      	str	r3, [r7, #28]
 8004b68:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6a:	69b9      	ldr	r1, [r7, #24]
 8004b6c:	69fa      	ldr	r2, [r7, #28]
 8004b6e:	e841 2300 	strex	r3, r2, [r1]
 8004b72:	617b      	str	r3, [r7, #20]
   return(result);
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d1e4      	bne.n	8004b44 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b7a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b7e:	4619      	mov	r1, r3
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f85d 	bl	8004c40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004b86:	e040      	b.n	8004c0a <HAL_UART_IRQHandler+0x5b2>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d00e      	beq.n	8004bb2 <HAL_UART_IRQHandler+0x55a>
 8004b94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004b98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d008      	beq.n	8004bb2 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004ba8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f000 fe83 	bl	80058b6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004bb0:	e02e      	b.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00e      	beq.n	8004bdc <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004bbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d008      	beq.n	8004bdc <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d01d      	beq.n	8004c0e <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	4798      	blx	r3
    }
    return;
 8004bda:	e018      	b.n	8004c0e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004bdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d013      	beq.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
 8004be8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00d      	beq.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 fcd8 	bl	80055aa <UART_EndTransmit_IT>
    return;
 8004bfa:	bf00      	nop
 8004bfc:	e008      	b.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
      return;
 8004bfe:	bf00      	nop
 8004c00:	e006      	b.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
    return;
 8004c02:	bf00      	nop
 8004c04:	e004      	b.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
      return;
 8004c06:	bf00      	nop
 8004c08:	e002      	b.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
      return;
 8004c0a:	bf00      	nop
 8004c0c:	e000      	b.n	8004c10 <HAL_UART_IRQHandler+0x5b8>
    return;
 8004c0e:	bf00      	nop
  }

}
 8004c10:	37e8      	adds	r7, #232	; 0xe8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop

08004c18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004c20:	bf00      	nop
 8004c22:	370c      	adds	r7, #12
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c34:	bf00      	nop
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b088      	sub	sp, #32
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c60:	2300      	movs	r3, #0
 8004c62:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	431a      	orrs	r2, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	69db      	ldr	r3, [r3, #28]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4baa      	ldr	r3, [pc, #680]	; (8004f2c <UART_SetConfig+0x2d4>)
 8004c84:	4013      	ands	r3, r2
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	6812      	ldr	r2, [r2, #0]
 8004c8a:	6979      	ldr	r1, [r7, #20]
 8004c8c:	430b      	orrs	r3, r1
 8004c8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68da      	ldr	r2, [r3, #12]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6a1b      	ldr	r3, [r3, #32]
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	697a      	ldr	r2, [r7, #20]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a98      	ldr	r2, [pc, #608]	; (8004f30 <UART_SetConfig+0x2d8>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d121      	bne.n	8004d18 <UART_SetConfig+0xc0>
 8004cd4:	4b97      	ldr	r3, [pc, #604]	; (8004f34 <UART_SetConfig+0x2dc>)
 8004cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd8:	f003 0303 	and.w	r3, r3, #3
 8004cdc:	2b03      	cmp	r3, #3
 8004cde:	d817      	bhi.n	8004d10 <UART_SetConfig+0xb8>
 8004ce0:	a201      	add	r2, pc, #4	; (adr r2, 8004ce8 <UART_SetConfig+0x90>)
 8004ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce6:	bf00      	nop
 8004ce8:	08004cf9 	.word	0x08004cf9
 8004cec:	08004d05 	.word	0x08004d05
 8004cf0:	08004d0b 	.word	0x08004d0b
 8004cf4:	08004cff 	.word	0x08004cff
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	77fb      	strb	r3, [r7, #31]
 8004cfc:	e0b2      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004cfe:	2302      	movs	r3, #2
 8004d00:	77fb      	strb	r3, [r7, #31]
 8004d02:	e0af      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d04:	2304      	movs	r3, #4
 8004d06:	77fb      	strb	r3, [r7, #31]
 8004d08:	e0ac      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d0a:	2308      	movs	r3, #8
 8004d0c:	77fb      	strb	r3, [r7, #31]
 8004d0e:	e0a9      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d10:	2310      	movs	r3, #16
 8004d12:	77fb      	strb	r3, [r7, #31]
 8004d14:	bf00      	nop
 8004d16:	e0a5      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a86      	ldr	r2, [pc, #536]	; (8004f38 <UART_SetConfig+0x2e0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d123      	bne.n	8004d6a <UART_SetConfig+0x112>
 8004d22:	4b84      	ldr	r3, [pc, #528]	; (8004f34 <UART_SetConfig+0x2dc>)
 8004d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d26:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d2e:	d012      	beq.n	8004d56 <UART_SetConfig+0xfe>
 8004d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d34:	d802      	bhi.n	8004d3c <UART_SetConfig+0xe4>
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d007      	beq.n	8004d4a <UART_SetConfig+0xf2>
 8004d3a:	e012      	b.n	8004d62 <UART_SetConfig+0x10a>
 8004d3c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d40:	d00c      	beq.n	8004d5c <UART_SetConfig+0x104>
 8004d42:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d46:	d003      	beq.n	8004d50 <UART_SetConfig+0xf8>
 8004d48:	e00b      	b.n	8004d62 <UART_SetConfig+0x10a>
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	77fb      	strb	r3, [r7, #31]
 8004d4e:	e089      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d50:	2302      	movs	r3, #2
 8004d52:	77fb      	strb	r3, [r7, #31]
 8004d54:	e086      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d56:	2304      	movs	r3, #4
 8004d58:	77fb      	strb	r3, [r7, #31]
 8004d5a:	e083      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d5c:	2308      	movs	r3, #8
 8004d5e:	77fb      	strb	r3, [r7, #31]
 8004d60:	e080      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d62:	2310      	movs	r3, #16
 8004d64:	77fb      	strb	r3, [r7, #31]
 8004d66:	bf00      	nop
 8004d68:	e07c      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a73      	ldr	r2, [pc, #460]	; (8004f3c <UART_SetConfig+0x2e4>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d123      	bne.n	8004dbc <UART_SetConfig+0x164>
 8004d74:	4b6f      	ldr	r3, [pc, #444]	; (8004f34 <UART_SetConfig+0x2dc>)
 8004d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d78:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004d7c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d80:	d012      	beq.n	8004da8 <UART_SetConfig+0x150>
 8004d82:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d86:	d802      	bhi.n	8004d8e <UART_SetConfig+0x136>
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d007      	beq.n	8004d9c <UART_SetConfig+0x144>
 8004d8c:	e012      	b.n	8004db4 <UART_SetConfig+0x15c>
 8004d8e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004d92:	d00c      	beq.n	8004dae <UART_SetConfig+0x156>
 8004d94:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004d98:	d003      	beq.n	8004da2 <UART_SetConfig+0x14a>
 8004d9a:	e00b      	b.n	8004db4 <UART_SetConfig+0x15c>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	77fb      	strb	r3, [r7, #31]
 8004da0:	e060      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004da2:	2302      	movs	r3, #2
 8004da4:	77fb      	strb	r3, [r7, #31]
 8004da6:	e05d      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004da8:	2304      	movs	r3, #4
 8004daa:	77fb      	strb	r3, [r7, #31]
 8004dac:	e05a      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004dae:	2308      	movs	r3, #8
 8004db0:	77fb      	strb	r3, [r7, #31]
 8004db2:	e057      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004db4:	2310      	movs	r3, #16
 8004db6:	77fb      	strb	r3, [r7, #31]
 8004db8:	bf00      	nop
 8004dba:	e053      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a5f      	ldr	r2, [pc, #380]	; (8004f40 <UART_SetConfig+0x2e8>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d123      	bne.n	8004e0e <UART_SetConfig+0x1b6>
 8004dc6:	4b5b      	ldr	r3, [pc, #364]	; (8004f34 <UART_SetConfig+0x2dc>)
 8004dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dca:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004dce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dd2:	d012      	beq.n	8004dfa <UART_SetConfig+0x1a2>
 8004dd4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dd8:	d802      	bhi.n	8004de0 <UART_SetConfig+0x188>
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d007      	beq.n	8004dee <UART_SetConfig+0x196>
 8004dde:	e012      	b.n	8004e06 <UART_SetConfig+0x1ae>
 8004de0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004de4:	d00c      	beq.n	8004e00 <UART_SetConfig+0x1a8>
 8004de6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004dea:	d003      	beq.n	8004df4 <UART_SetConfig+0x19c>
 8004dec:	e00b      	b.n	8004e06 <UART_SetConfig+0x1ae>
 8004dee:	2300      	movs	r3, #0
 8004df0:	77fb      	strb	r3, [r7, #31]
 8004df2:	e037      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004df4:	2302      	movs	r3, #2
 8004df6:	77fb      	strb	r3, [r7, #31]
 8004df8:	e034      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004dfa:	2304      	movs	r3, #4
 8004dfc:	77fb      	strb	r3, [r7, #31]
 8004dfe:	e031      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e00:	2308      	movs	r3, #8
 8004e02:	77fb      	strb	r3, [r7, #31]
 8004e04:	e02e      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e06:	2310      	movs	r3, #16
 8004e08:	77fb      	strb	r3, [r7, #31]
 8004e0a:	bf00      	nop
 8004e0c:	e02a      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a4c      	ldr	r2, [pc, #304]	; (8004f44 <UART_SetConfig+0x2ec>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d123      	bne.n	8004e60 <UART_SetConfig+0x208>
 8004e18:	4b46      	ldr	r3, [pc, #280]	; (8004f34 <UART_SetConfig+0x2dc>)
 8004e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004e20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e24:	d012      	beq.n	8004e4c <UART_SetConfig+0x1f4>
 8004e26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e2a:	d802      	bhi.n	8004e32 <UART_SetConfig+0x1da>
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d007      	beq.n	8004e40 <UART_SetConfig+0x1e8>
 8004e30:	e012      	b.n	8004e58 <UART_SetConfig+0x200>
 8004e32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004e36:	d00c      	beq.n	8004e52 <UART_SetConfig+0x1fa>
 8004e38:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004e3c:	d003      	beq.n	8004e46 <UART_SetConfig+0x1ee>
 8004e3e:	e00b      	b.n	8004e58 <UART_SetConfig+0x200>
 8004e40:	2300      	movs	r3, #0
 8004e42:	77fb      	strb	r3, [r7, #31]
 8004e44:	e00e      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e46:	2302      	movs	r3, #2
 8004e48:	77fb      	strb	r3, [r7, #31]
 8004e4a:	e00b      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e4c:	2304      	movs	r3, #4
 8004e4e:	77fb      	strb	r3, [r7, #31]
 8004e50:	e008      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e52:	2308      	movs	r3, #8
 8004e54:	77fb      	strb	r3, [r7, #31]
 8004e56:	e005      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e58:	2310      	movs	r3, #16
 8004e5a:	77fb      	strb	r3, [r7, #31]
 8004e5c:	bf00      	nop
 8004e5e:	e001      	b.n	8004e64 <UART_SetConfig+0x20c>
 8004e60:	2310      	movs	r3, #16
 8004e62:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	69db      	ldr	r3, [r3, #28]
 8004e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e6c:	d16e      	bne.n	8004f4c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8004e6e:	7ffb      	ldrb	r3, [r7, #31]
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d828      	bhi.n	8004ec6 <UART_SetConfig+0x26e>
 8004e74:	a201      	add	r2, pc, #4	; (adr r2, 8004e7c <UART_SetConfig+0x224>)
 8004e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7a:	bf00      	nop
 8004e7c:	08004ea1 	.word	0x08004ea1
 8004e80:	08004ea9 	.word	0x08004ea9
 8004e84:	08004eb1 	.word	0x08004eb1
 8004e88:	08004ec7 	.word	0x08004ec7
 8004e8c:	08004eb7 	.word	0x08004eb7
 8004e90:	08004ec7 	.word	0x08004ec7
 8004e94:	08004ec7 	.word	0x08004ec7
 8004e98:	08004ec7 	.word	0x08004ec7
 8004e9c:	08004ebf 	.word	0x08004ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ea0:	f7fe fd7c 	bl	800399c <HAL_RCC_GetPCLK1Freq>
 8004ea4:	61b8      	str	r0, [r7, #24]
        break;
 8004ea6:	e013      	b.n	8004ed0 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ea8:	f7fe fd9a 	bl	80039e0 <HAL_RCC_GetPCLK2Freq>
 8004eac:	61b8      	str	r0, [r7, #24]
        break;
 8004eae:	e00f      	b.n	8004ed0 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004eb0:	4b25      	ldr	r3, [pc, #148]	; (8004f48 <UART_SetConfig+0x2f0>)
 8004eb2:	61bb      	str	r3, [r7, #24]
        break;
 8004eb4:	e00c      	b.n	8004ed0 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eb6:	f7fe fcfb 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 8004eba:	61b8      	str	r0, [r7, #24]
        break;
 8004ebc:	e008      	b.n	8004ed0 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ec2:	61bb      	str	r3, [r7, #24]
        break;
 8004ec4:	e004      	b.n	8004ed0 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	77bb      	strb	r3, [r7, #30]
        break;
 8004ece:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 8086 	beq.w	8004fe4 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	005a      	lsls	r2, r3, #1
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	085b      	lsrs	r3, r3, #1
 8004ee2:	441a      	add	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	2b0f      	cmp	r3, #15
 8004ef4:	d916      	bls.n	8004f24 <UART_SetConfig+0x2cc>
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004efc:	d212      	bcs.n	8004f24 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	f023 030f 	bic.w	r3, r3, #15
 8004f06:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	085b      	lsrs	r3, r3, #1
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	f003 0307 	and.w	r3, r3, #7
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	89fb      	ldrh	r3, [r7, #14]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	89fa      	ldrh	r2, [r7, #14]
 8004f20:	60da      	str	r2, [r3, #12]
 8004f22:	e05f      	b.n	8004fe4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	77bb      	strb	r3, [r7, #30]
 8004f28:	e05c      	b.n	8004fe4 <UART_SetConfig+0x38c>
 8004f2a:	bf00      	nop
 8004f2c:	efff69f3 	.word	0xefff69f3
 8004f30:	40013800 	.word	0x40013800
 8004f34:	40021000 	.word	0x40021000
 8004f38:	40004400 	.word	0x40004400
 8004f3c:	40004800 	.word	0x40004800
 8004f40:	40004c00 	.word	0x40004c00
 8004f44:	40005000 	.word	0x40005000
 8004f48:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f4c:	7ffb      	ldrb	r3, [r7, #31]
 8004f4e:	2b08      	cmp	r3, #8
 8004f50:	d827      	bhi.n	8004fa2 <UART_SetConfig+0x34a>
 8004f52:	a201      	add	r2, pc, #4	; (adr r2, 8004f58 <UART_SetConfig+0x300>)
 8004f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f58:	08004f7d 	.word	0x08004f7d
 8004f5c:	08004f85 	.word	0x08004f85
 8004f60:	08004f8d 	.word	0x08004f8d
 8004f64:	08004fa3 	.word	0x08004fa3
 8004f68:	08004f93 	.word	0x08004f93
 8004f6c:	08004fa3 	.word	0x08004fa3
 8004f70:	08004fa3 	.word	0x08004fa3
 8004f74:	08004fa3 	.word	0x08004fa3
 8004f78:	08004f9b 	.word	0x08004f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f7c:	f7fe fd0e 	bl	800399c <HAL_RCC_GetPCLK1Freq>
 8004f80:	61b8      	str	r0, [r7, #24]
        break;
 8004f82:	e013      	b.n	8004fac <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f84:	f7fe fd2c 	bl	80039e0 <HAL_RCC_GetPCLK2Freq>
 8004f88:	61b8      	str	r0, [r7, #24]
        break;
 8004f8a:	e00f      	b.n	8004fac <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f8c:	4b1b      	ldr	r3, [pc, #108]	; (8004ffc <UART_SetConfig+0x3a4>)
 8004f8e:	61bb      	str	r3, [r7, #24]
        break;
 8004f90:	e00c      	b.n	8004fac <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f92:	f7fe fc8d 	bl	80038b0 <HAL_RCC_GetSysClockFreq>
 8004f96:	61b8      	str	r0, [r7, #24]
        break;
 8004f98:	e008      	b.n	8004fac <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f9e:	61bb      	str	r3, [r7, #24]
        break;
 8004fa0:	e004      	b.n	8004fac <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	77bb      	strb	r3, [r7, #30]
        break;
 8004faa:	bf00      	nop
    }

    if (pclk != 0U)
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d018      	beq.n	8004fe4 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	085a      	lsrs	r2, r3, #1
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	441a      	add	r2, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc4:	b29b      	uxth	r3, r3
 8004fc6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	2b0f      	cmp	r3, #15
 8004fcc:	d908      	bls.n	8004fe0 <UART_SetConfig+0x388>
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fd4:	d204      	bcs.n	8004fe0 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	60da      	str	r2, [r3, #12]
 8004fde:	e001      	b.n	8004fe4 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004ff0:	7fbb      	ldrb	r3, [r7, #30]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3720      	adds	r7, #32
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
 8004ffa:	bf00      	nop
 8004ffc:	007a1200 	.word	0x007a1200

08005000 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00a      	beq.n	800502a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00a      	beq.n	800504c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00a      	beq.n	800506e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00a      	beq.n	8005090 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005094:	f003 0310 	and.w	r3, r3, #16
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00a      	beq.n	80050b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	f003 0320 	and.w	r3, r3, #32
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00a      	beq.n	80050d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d01a      	beq.n	8005116 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050fe:	d10a      	bne.n	8005116 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00a      	beq.n	8005138 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	430a      	orrs	r2, r1
 8005136:	605a      	str	r2, [r3, #4]
  }
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af02      	add	r7, sp, #8
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005154:	f7fb fde8 	bl	8000d28 <HAL_GetTick>
 8005158:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0308 	and.w	r3, r3, #8
 8005164:	2b08      	cmp	r3, #8
 8005166:	d10e      	bne.n	8005186 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005168:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f000 f82d 	bl	80051d6 <UART_WaitOnFlagUntilTimeout>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e023      	b.n	80051ce <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 0304 	and.w	r3, r3, #4
 8005190:	2b04      	cmp	r3, #4
 8005192:	d10e      	bne.n	80051b2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005194:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f817 	bl	80051d6 <UART_WaitOnFlagUntilTimeout>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d001      	beq.n	80051b2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e00d      	b.n	80051ce <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2220      	movs	r2, #32
 80051b6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2220      	movs	r2, #32
 80051bc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b09c      	sub	sp, #112	; 0x70
 80051da:	af00      	add	r7, sp, #0
 80051dc:	60f8      	str	r0, [r7, #12]
 80051de:	60b9      	str	r1, [r7, #8]
 80051e0:	603b      	str	r3, [r7, #0]
 80051e2:	4613      	mov	r3, r2
 80051e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051e6:	e0a5      	b.n	8005334 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ee:	f000 80a1 	beq.w	8005334 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051f2:	f7fb fd99 	bl	8000d28 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80051fe:	429a      	cmp	r2, r3
 8005200:	d302      	bcc.n	8005208 <UART_WaitOnFlagUntilTimeout+0x32>
 8005202:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005204:	2b00      	cmp	r3, #0
 8005206:	d13e      	bne.n	8005286 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005218:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800521c:	667b      	str	r3, [r7, #100]	; 0x64
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	461a      	mov	r2, r3
 8005224:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005226:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005228:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800522c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800522e:	e841 2300 	strex	r3, r2, [r1]
 8005232:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005234:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1e6      	bne.n	8005208 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3308      	adds	r3, #8
 8005240:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005244:	e853 3f00 	ldrex	r3, [r3]
 8005248:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800524a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	663b      	str	r3, [r7, #96]	; 0x60
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	3308      	adds	r3, #8
 8005258:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800525a:	64ba      	str	r2, [r7, #72]	; 0x48
 800525c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005260:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005262:	e841 2300 	strex	r3, r2, [r1]
 8005266:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1e5      	bne.n	800523a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2220      	movs	r2, #32
 8005272:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005282:	2303      	movs	r3, #3
 8005284:	e067      	b.n	8005356 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f003 0304 	and.w	r3, r3, #4
 8005290:	2b00      	cmp	r3, #0
 8005292:	d04f      	beq.n	8005334 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	69db      	ldr	r3, [r3, #28]
 800529a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800529e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052a2:	d147      	bne.n	8005334 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052ac:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b6:	e853 3f00 	ldrex	r3, [r3]
 80052ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80052bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052be:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80052c2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	461a      	mov	r2, r3
 80052ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052cc:	637b      	str	r3, [r7, #52]	; 0x34
 80052ce:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052d4:	e841 2300 	strex	r3, r2, [r1]
 80052d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80052da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1e6      	bne.n	80052ae <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	3308      	adds	r3, #8
 80052e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	e853 3f00 	ldrex	r3, [r3]
 80052ee:	613b      	str	r3, [r7, #16]
   return(result);
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	f023 0301 	bic.w	r3, r3, #1
 80052f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	3308      	adds	r3, #8
 80052fe:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005300:	623a      	str	r2, [r7, #32]
 8005302:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005304:	69f9      	ldr	r1, [r7, #28]
 8005306:	6a3a      	ldr	r2, [r7, #32]
 8005308:	e841 2300 	strex	r3, r2, [r1]
 800530c:	61bb      	str	r3, [r7, #24]
   return(result);
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1e5      	bne.n	80052e0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2220      	movs	r2, #32
 8005318:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2220      	movs	r2, #32
 800531e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2220      	movs	r2, #32
 8005324:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e010      	b.n	8005356 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	69da      	ldr	r2, [r3, #28]
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	4013      	ands	r3, r2
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	429a      	cmp	r2, r3
 8005342:	bf0c      	ite	eq
 8005344:	2301      	moveq	r3, #1
 8005346:	2300      	movne	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	461a      	mov	r2, r3
 800534c:	79fb      	ldrb	r3, [r7, #7]
 800534e:	429a      	cmp	r2, r3
 8005350:	f43f af4a 	beq.w	80051e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3770      	adds	r7, #112	; 0x70
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
	...

08005360 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005360:	b480      	push	{r7}
 8005362:	b091      	sub	sp, #68	; 0x44
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	4613      	mov	r3, r2
 800536c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	88fa      	ldrh	r2, [r7, #6]
 8005378:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	88fa      	ldrh	r2, [r7, #6]
 8005380:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005392:	d10e      	bne.n	80053b2 <UART_Start_Receive_IT+0x52>
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	691b      	ldr	r3, [r3, #16]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d105      	bne.n	80053a8 <UART_Start_Receive_IT+0x48>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f240 12ff 	movw	r2, #511	; 0x1ff
 80053a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053a6:	e02d      	b.n	8005404 <UART_Start_Receive_IT+0xa4>
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	22ff      	movs	r2, #255	; 0xff
 80053ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053b0:	e028      	b.n	8005404 <UART_Start_Receive_IT+0xa4>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d10d      	bne.n	80053d6 <UART_Start_Receive_IT+0x76>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d104      	bne.n	80053cc <UART_Start_Receive_IT+0x6c>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	22ff      	movs	r2, #255	; 0xff
 80053c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053ca:	e01b      	b.n	8005404 <UART_Start_Receive_IT+0xa4>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	227f      	movs	r2, #127	; 0x7f
 80053d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053d4:	e016      	b.n	8005404 <UART_Start_Receive_IT+0xa4>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053de:	d10d      	bne.n	80053fc <UART_Start_Receive_IT+0x9c>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d104      	bne.n	80053f2 <UART_Start_Receive_IT+0x92>
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	227f      	movs	r2, #127	; 0x7f
 80053ec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053f0:	e008      	b.n	8005404 <UART_Start_Receive_IT+0xa4>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	223f      	movs	r2, #63	; 0x3f
 80053f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80053fa:	e003      	b.n	8005404 <UART_Start_Receive_IT+0xa4>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2200      	movs	r2, #0
 8005400:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2222      	movs	r2, #34	; 0x22
 8005410:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	3308      	adds	r3, #8
 8005418:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541c:	e853 3f00 	ldrex	r3, [r3]
 8005420:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	63fb      	str	r3, [r7, #60]	; 0x3c
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3308      	adds	r3, #8
 8005430:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005432:	637a      	str	r2, [r7, #52]	; 0x34
 8005434:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005436:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005438:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800543a:	e841 2300 	strex	r3, r2, [r1]
 800543e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1e5      	bne.n	8005412 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800544e:	d107      	bne.n	8005460 <UART_Start_Receive_IT+0x100>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	691b      	ldr	r3, [r3, #16]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d103      	bne.n	8005460 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	4a15      	ldr	r2, [pc, #84]	; (80054b0 <UART_Start_Receive_IT+0x150>)
 800545c:	665a      	str	r2, [r3, #100]	; 0x64
 800545e:	e002      	b.n	8005466 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	4a14      	ldr	r2, [pc, #80]	; (80054b4 <UART_Start_Receive_IT+0x154>)
 8005464:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	e853 3f00 	ldrex	r3, [r3]
 800547a:	613b      	str	r3, [r7, #16]
   return(result);
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005482:	63bb      	str	r3, [r7, #56]	; 0x38
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	461a      	mov	r2, r3
 800548a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800548c:	623b      	str	r3, [r7, #32]
 800548e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005490:	69f9      	ldr	r1, [r7, #28]
 8005492:	6a3a      	ldr	r2, [r7, #32]
 8005494:	e841 2300 	strex	r3, r2, [r1]
 8005498:	61bb      	str	r3, [r7, #24]
   return(result);
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e6      	bne.n	800546e <UART_Start_Receive_IT+0x10e>
  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3744      	adds	r7, #68	; 0x44
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	0800575b 	.word	0x0800575b
 80054b4:	080055ff 	.word	0x080055ff

080054b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b095      	sub	sp, #84	; 0x54
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054c8:	e853 3f00 	ldrex	r3, [r3]
 80054cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80054ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80054d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	461a      	mov	r2, r3
 80054dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054de:	643b      	str	r3, [r7, #64]	; 0x40
 80054e0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054e6:	e841 2300 	strex	r3, r2, [r1]
 80054ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d1e6      	bne.n	80054c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	3308      	adds	r3, #8
 80054f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fa:	6a3b      	ldr	r3, [r7, #32]
 80054fc:	e853 3f00 	ldrex	r3, [r3]
 8005500:	61fb      	str	r3, [r7, #28]
   return(result);
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	f023 0301 	bic.w	r3, r3, #1
 8005508:	64bb      	str	r3, [r7, #72]	; 0x48
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3308      	adds	r3, #8
 8005510:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005512:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005514:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005516:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005518:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800551a:	e841 2300 	strex	r3, r2, [r1]
 800551e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1e5      	bne.n	80054f2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800552a:	2b01      	cmp	r3, #1
 800552c:	d118      	bne.n	8005560 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	e853 3f00 	ldrex	r3, [r3]
 800553a:	60bb      	str	r3, [r7, #8]
   return(result);
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	f023 0310 	bic.w	r3, r3, #16
 8005542:	647b      	str	r3, [r7, #68]	; 0x44
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	461a      	mov	r2, r3
 800554a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800554c:	61bb      	str	r3, [r7, #24]
 800554e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005550:	6979      	ldr	r1, [r7, #20]
 8005552:	69ba      	ldr	r2, [r7, #24]
 8005554:	e841 2300 	strex	r3, r2, [r1]
 8005558:	613b      	str	r3, [r7, #16]
   return(result);
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d1e6      	bne.n	800552e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2220      	movs	r2, #32
 8005564:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	665a      	str	r2, [r3, #100]	; 0x64
}
 8005572:	bf00      	nop
 8005574:	3754      	adds	r7, #84	; 0x54
 8005576:	46bd      	mov	sp, r7
 8005578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557c:	4770      	bx	lr

0800557e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b084      	sub	sp, #16
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2200      	movs	r2, #0
 8005590:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f7ff fb45 	bl	8004c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055a2:	bf00      	nop
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b088      	sub	sp, #32
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	e853 3f00 	ldrex	r3, [r3]
 80055be:	60bb      	str	r3, [r7, #8]
   return(result);
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80055c6:	61fb      	str	r3, [r7, #28]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	461a      	mov	r2, r3
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	61bb      	str	r3, [r7, #24]
 80055d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055d4:	6979      	ldr	r1, [r7, #20]
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	e841 2300 	strex	r3, r2, [r1]
 80055dc:	613b      	str	r3, [r7, #16]
   return(result);
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d1e6      	bne.n	80055b2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2220      	movs	r2, #32
 80055e8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff fb11 	bl	8004c18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055f6:	bf00      	nop
 80055f8:	3720      	adds	r7, #32
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b096      	sub	sp, #88	; 0x58
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800560c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005614:	2b22      	cmp	r3, #34	; 0x22
 8005616:	f040 8094 	bne.w	8005742 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005620:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005624:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005628:	b2d9      	uxtb	r1, r3
 800562a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800562e:	b2da      	uxtb	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005634:	400a      	ands	r2, r1
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800564a:	b29b      	uxth	r3, r3
 800564c:	3b01      	subs	r3, #1
 800564e:	b29a      	uxth	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800565c:	b29b      	uxth	r3, r3
 800565e:	2b00      	cmp	r3, #0
 8005660:	d177      	bne.n	8005752 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800566a:	e853 3f00 	ldrex	r3, [r3]
 800566e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005672:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005676:	653b      	str	r3, [r7, #80]	; 0x50
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	461a      	mov	r2, r3
 800567e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005680:	647b      	str	r3, [r7, #68]	; 0x44
 8005682:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005684:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005686:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005688:	e841 2300 	strex	r3, r2, [r1]
 800568c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800568e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1e6      	bne.n	8005662 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	3308      	adds	r3, #8
 800569a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569e:	e853 3f00 	ldrex	r3, [r3]
 80056a2:	623b      	str	r3, [r7, #32]
   return(result);
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	f023 0301 	bic.w	r3, r3, #1
 80056aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	3308      	adds	r3, #8
 80056b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056b4:	633a      	str	r2, [r7, #48]	; 0x30
 80056b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80056ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80056bc:	e841 2300 	strex	r3, r2, [r1]
 80056c0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80056c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1e5      	bne.n	8005694 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d12e      	bne.n	800573a <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	e853 3f00 	ldrex	r3, [r3]
 80056ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0310 	bic.w	r3, r3, #16
 80056f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	461a      	mov	r2, r3
 80056fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005700:	61fb      	str	r3, [r7, #28]
 8005702:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005704:	69b9      	ldr	r1, [r7, #24]
 8005706:	69fa      	ldr	r2, [r7, #28]
 8005708:	e841 2300 	strex	r3, r2, [r1]
 800570c:	617b      	str	r3, [r7, #20]
   return(result);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1e6      	bne.n	80056e2 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	f003 0310 	and.w	r3, r3, #16
 800571e:	2b10      	cmp	r3, #16
 8005720:	d103      	bne.n	800572a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	2210      	movs	r2, #16
 8005728:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005730:	4619      	mov	r1, r3
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f7ff fa84 	bl	8004c40 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005738:	e00b      	b.n	8005752 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f7fa fda0 	bl	8000280 <HAL_UART_RxCpltCallback>
}
 8005740:	e007      	b.n	8005752 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	699a      	ldr	r2, [r3, #24]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f042 0208 	orr.w	r2, r2, #8
 8005750:	619a      	str	r2, [r3, #24]
}
 8005752:	bf00      	nop
 8005754:	3758      	adds	r7, #88	; 0x58
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}

0800575a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800575a:	b580      	push	{r7, lr}
 800575c:	b096      	sub	sp, #88	; 0x58
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005768:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005770:	2b22      	cmp	r3, #34	; 0x22
 8005772:	f040 8094 	bne.w	800589e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800577c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005784:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005786:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800578a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800578e:	4013      	ands	r3, r2
 8005790:	b29a      	uxth	r2, r3
 8005792:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005794:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579a:	1c9a      	adds	r2, r3, #2
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	3b01      	subs	r3, #1
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d177      	bne.n	80058ae <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	461a      	mov	r2, r3
 80057da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057dc:	643b      	str	r3, [r7, #64]	; 0x40
 80057de:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80057e2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e6      	bne.n	80057be <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3308      	adds	r3, #8
 80057f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	e853 3f00 	ldrex	r3, [r3]
 80057fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	f023 0301 	bic.w	r3, r3, #1
 8005806:	64bb      	str	r3, [r7, #72]	; 0x48
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3308      	adds	r3, #8
 800580e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005810:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005812:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005814:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005816:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005818:	e841 2300 	strex	r3, r2, [r1]
 800581c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800581e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1e5      	bne.n	80057f0 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2220      	movs	r2, #32
 8005828:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005834:	2b01      	cmp	r3, #1
 8005836:	d12e      	bne.n	8005896 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	e853 3f00 	ldrex	r3, [r3]
 800584a:	60bb      	str	r3, [r7, #8]
   return(result);
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	f023 0310 	bic.w	r3, r3, #16
 8005852:	647b      	str	r3, [r7, #68]	; 0x44
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	461a      	mov	r2, r3
 800585a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800585c:	61bb      	str	r3, [r7, #24]
 800585e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005860:	6979      	ldr	r1, [r7, #20]
 8005862:	69ba      	ldr	r2, [r7, #24]
 8005864:	e841 2300 	strex	r3, r2, [r1]
 8005868:	613b      	str	r3, [r7, #16]
   return(result);
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1e6      	bne.n	800583e <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	f003 0310 	and.w	r3, r3, #16
 800587a:	2b10      	cmp	r3, #16
 800587c:	d103      	bne.n	8005886 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2210      	movs	r2, #16
 8005884:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800588c:	4619      	mov	r1, r3
 800588e:	6878      	ldr	r0, [r7, #4]
 8005890:	f7ff f9d6 	bl	8004c40 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005894:	e00b      	b.n	80058ae <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7fa fcf2 	bl	8000280 <HAL_UART_RxCpltCallback>
}
 800589c:	e007      	b.n	80058ae <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	699a      	ldr	r2, [r3, #24]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f042 0208 	orr.w	r2, r2, #8
 80058ac:	619a      	str	r2, [r3, #24]
}
 80058ae:	bf00      	nop
 80058b0:	3758      	adds	r7, #88	; 0x58
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80058be:	bf00      	nop
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
	...

080058cc <__errno>:
 80058cc:	4b01      	ldr	r3, [pc, #4]	; (80058d4 <__errno+0x8>)
 80058ce:	6818      	ldr	r0, [r3, #0]
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	2000001c 	.word	0x2000001c

080058d8 <__libc_init_array>:
 80058d8:	b570      	push	{r4, r5, r6, lr}
 80058da:	4e0d      	ldr	r6, [pc, #52]	; (8005910 <__libc_init_array+0x38>)
 80058dc:	4c0d      	ldr	r4, [pc, #52]	; (8005914 <__libc_init_array+0x3c>)
 80058de:	1ba4      	subs	r4, r4, r6
 80058e0:	10a4      	asrs	r4, r4, #2
 80058e2:	2500      	movs	r5, #0
 80058e4:	42a5      	cmp	r5, r4
 80058e6:	d109      	bne.n	80058fc <__libc_init_array+0x24>
 80058e8:	4e0b      	ldr	r6, [pc, #44]	; (8005918 <__libc_init_array+0x40>)
 80058ea:	4c0c      	ldr	r4, [pc, #48]	; (800591c <__libc_init_array+0x44>)
 80058ec:	f000 fc26 	bl	800613c <_init>
 80058f0:	1ba4      	subs	r4, r4, r6
 80058f2:	10a4      	asrs	r4, r4, #2
 80058f4:	2500      	movs	r5, #0
 80058f6:	42a5      	cmp	r5, r4
 80058f8:	d105      	bne.n	8005906 <__libc_init_array+0x2e>
 80058fa:	bd70      	pop	{r4, r5, r6, pc}
 80058fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005900:	4798      	blx	r3
 8005902:	3501      	adds	r5, #1
 8005904:	e7ee      	b.n	80058e4 <__libc_init_array+0xc>
 8005906:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800590a:	4798      	blx	r3
 800590c:	3501      	adds	r5, #1
 800590e:	e7f2      	b.n	80058f6 <__libc_init_array+0x1e>
 8005910:	080061c8 	.word	0x080061c8
 8005914:	080061c8 	.word	0x080061c8
 8005918:	080061c8 	.word	0x080061c8
 800591c:	080061cc 	.word	0x080061cc

08005920 <memset>:
 8005920:	4402      	add	r2, r0
 8005922:	4603      	mov	r3, r0
 8005924:	4293      	cmp	r3, r2
 8005926:	d100      	bne.n	800592a <memset+0xa>
 8005928:	4770      	bx	lr
 800592a:	f803 1b01 	strb.w	r1, [r3], #1
 800592e:	e7f9      	b.n	8005924 <memset+0x4>

08005930 <siprintf>:
 8005930:	b40e      	push	{r1, r2, r3}
 8005932:	b500      	push	{lr}
 8005934:	b09c      	sub	sp, #112	; 0x70
 8005936:	ab1d      	add	r3, sp, #116	; 0x74
 8005938:	9002      	str	r0, [sp, #8]
 800593a:	9006      	str	r0, [sp, #24]
 800593c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005940:	4809      	ldr	r0, [pc, #36]	; (8005968 <siprintf+0x38>)
 8005942:	9107      	str	r1, [sp, #28]
 8005944:	9104      	str	r1, [sp, #16]
 8005946:	4909      	ldr	r1, [pc, #36]	; (800596c <siprintf+0x3c>)
 8005948:	f853 2b04 	ldr.w	r2, [r3], #4
 800594c:	9105      	str	r1, [sp, #20]
 800594e:	6800      	ldr	r0, [r0, #0]
 8005950:	9301      	str	r3, [sp, #4]
 8005952:	a902      	add	r1, sp, #8
 8005954:	f000 f866 	bl	8005a24 <_svfiprintf_r>
 8005958:	9b02      	ldr	r3, [sp, #8]
 800595a:	2200      	movs	r2, #0
 800595c:	701a      	strb	r2, [r3, #0]
 800595e:	b01c      	add	sp, #112	; 0x70
 8005960:	f85d eb04 	ldr.w	lr, [sp], #4
 8005964:	b003      	add	sp, #12
 8005966:	4770      	bx	lr
 8005968:	2000001c 	.word	0x2000001c
 800596c:	ffff0208 	.word	0xffff0208

08005970 <__ssputs_r>:
 8005970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005974:	688e      	ldr	r6, [r1, #8]
 8005976:	429e      	cmp	r6, r3
 8005978:	4682      	mov	sl, r0
 800597a:	460c      	mov	r4, r1
 800597c:	4690      	mov	r8, r2
 800597e:	4699      	mov	r9, r3
 8005980:	d837      	bhi.n	80059f2 <__ssputs_r+0x82>
 8005982:	898a      	ldrh	r2, [r1, #12]
 8005984:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005988:	d031      	beq.n	80059ee <__ssputs_r+0x7e>
 800598a:	6825      	ldr	r5, [r4, #0]
 800598c:	6909      	ldr	r1, [r1, #16]
 800598e:	1a6f      	subs	r7, r5, r1
 8005990:	6965      	ldr	r5, [r4, #20]
 8005992:	2302      	movs	r3, #2
 8005994:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005998:	fb95 f5f3 	sdiv	r5, r5, r3
 800599c:	f109 0301 	add.w	r3, r9, #1
 80059a0:	443b      	add	r3, r7
 80059a2:	429d      	cmp	r5, r3
 80059a4:	bf38      	it	cc
 80059a6:	461d      	movcc	r5, r3
 80059a8:	0553      	lsls	r3, r2, #21
 80059aa:	d530      	bpl.n	8005a0e <__ssputs_r+0x9e>
 80059ac:	4629      	mov	r1, r5
 80059ae:	f000 fb2b 	bl	8006008 <_malloc_r>
 80059b2:	4606      	mov	r6, r0
 80059b4:	b950      	cbnz	r0, 80059cc <__ssputs_r+0x5c>
 80059b6:	230c      	movs	r3, #12
 80059b8:	f8ca 3000 	str.w	r3, [sl]
 80059bc:	89a3      	ldrh	r3, [r4, #12]
 80059be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059c2:	81a3      	strh	r3, [r4, #12]
 80059c4:	f04f 30ff 	mov.w	r0, #4294967295
 80059c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059cc:	463a      	mov	r2, r7
 80059ce:	6921      	ldr	r1, [r4, #16]
 80059d0:	f000 faa8 	bl	8005f24 <memcpy>
 80059d4:	89a3      	ldrh	r3, [r4, #12]
 80059d6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059de:	81a3      	strh	r3, [r4, #12]
 80059e0:	6126      	str	r6, [r4, #16]
 80059e2:	6165      	str	r5, [r4, #20]
 80059e4:	443e      	add	r6, r7
 80059e6:	1bed      	subs	r5, r5, r7
 80059e8:	6026      	str	r6, [r4, #0]
 80059ea:	60a5      	str	r5, [r4, #8]
 80059ec:	464e      	mov	r6, r9
 80059ee:	454e      	cmp	r6, r9
 80059f0:	d900      	bls.n	80059f4 <__ssputs_r+0x84>
 80059f2:	464e      	mov	r6, r9
 80059f4:	4632      	mov	r2, r6
 80059f6:	4641      	mov	r1, r8
 80059f8:	6820      	ldr	r0, [r4, #0]
 80059fa:	f000 fa9e 	bl	8005f3a <memmove>
 80059fe:	68a3      	ldr	r3, [r4, #8]
 8005a00:	1b9b      	subs	r3, r3, r6
 8005a02:	60a3      	str	r3, [r4, #8]
 8005a04:	6823      	ldr	r3, [r4, #0]
 8005a06:	441e      	add	r6, r3
 8005a08:	6026      	str	r6, [r4, #0]
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	e7dc      	b.n	80059c8 <__ssputs_r+0x58>
 8005a0e:	462a      	mov	r2, r5
 8005a10:	f000 fb54 	bl	80060bc <_realloc_r>
 8005a14:	4606      	mov	r6, r0
 8005a16:	2800      	cmp	r0, #0
 8005a18:	d1e2      	bne.n	80059e0 <__ssputs_r+0x70>
 8005a1a:	6921      	ldr	r1, [r4, #16]
 8005a1c:	4650      	mov	r0, sl
 8005a1e:	f000 faa5 	bl	8005f6c <_free_r>
 8005a22:	e7c8      	b.n	80059b6 <__ssputs_r+0x46>

08005a24 <_svfiprintf_r>:
 8005a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a28:	461d      	mov	r5, r3
 8005a2a:	898b      	ldrh	r3, [r1, #12]
 8005a2c:	061f      	lsls	r7, r3, #24
 8005a2e:	b09d      	sub	sp, #116	; 0x74
 8005a30:	4680      	mov	r8, r0
 8005a32:	460c      	mov	r4, r1
 8005a34:	4616      	mov	r6, r2
 8005a36:	d50f      	bpl.n	8005a58 <_svfiprintf_r+0x34>
 8005a38:	690b      	ldr	r3, [r1, #16]
 8005a3a:	b96b      	cbnz	r3, 8005a58 <_svfiprintf_r+0x34>
 8005a3c:	2140      	movs	r1, #64	; 0x40
 8005a3e:	f000 fae3 	bl	8006008 <_malloc_r>
 8005a42:	6020      	str	r0, [r4, #0]
 8005a44:	6120      	str	r0, [r4, #16]
 8005a46:	b928      	cbnz	r0, 8005a54 <_svfiprintf_r+0x30>
 8005a48:	230c      	movs	r3, #12
 8005a4a:	f8c8 3000 	str.w	r3, [r8]
 8005a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a52:	e0c8      	b.n	8005be6 <_svfiprintf_r+0x1c2>
 8005a54:	2340      	movs	r3, #64	; 0x40
 8005a56:	6163      	str	r3, [r4, #20]
 8005a58:	2300      	movs	r3, #0
 8005a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8005a5c:	2320      	movs	r3, #32
 8005a5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a62:	2330      	movs	r3, #48	; 0x30
 8005a64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a68:	9503      	str	r5, [sp, #12]
 8005a6a:	f04f 0b01 	mov.w	fp, #1
 8005a6e:	4637      	mov	r7, r6
 8005a70:	463d      	mov	r5, r7
 8005a72:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005a76:	b10b      	cbz	r3, 8005a7c <_svfiprintf_r+0x58>
 8005a78:	2b25      	cmp	r3, #37	; 0x25
 8005a7a:	d13e      	bne.n	8005afa <_svfiprintf_r+0xd6>
 8005a7c:	ebb7 0a06 	subs.w	sl, r7, r6
 8005a80:	d00b      	beq.n	8005a9a <_svfiprintf_r+0x76>
 8005a82:	4653      	mov	r3, sl
 8005a84:	4632      	mov	r2, r6
 8005a86:	4621      	mov	r1, r4
 8005a88:	4640      	mov	r0, r8
 8005a8a:	f7ff ff71 	bl	8005970 <__ssputs_r>
 8005a8e:	3001      	adds	r0, #1
 8005a90:	f000 80a4 	beq.w	8005bdc <_svfiprintf_r+0x1b8>
 8005a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a96:	4453      	add	r3, sl
 8005a98:	9309      	str	r3, [sp, #36]	; 0x24
 8005a9a:	783b      	ldrb	r3, [r7, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 809d 	beq.w	8005bdc <_svfiprintf_r+0x1b8>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8005aa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005aac:	9304      	str	r3, [sp, #16]
 8005aae:	9307      	str	r3, [sp, #28]
 8005ab0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ab4:	931a      	str	r3, [sp, #104]	; 0x68
 8005ab6:	462f      	mov	r7, r5
 8005ab8:	2205      	movs	r2, #5
 8005aba:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005abe:	4850      	ldr	r0, [pc, #320]	; (8005c00 <_svfiprintf_r+0x1dc>)
 8005ac0:	f7fa fb8e 	bl	80001e0 <memchr>
 8005ac4:	9b04      	ldr	r3, [sp, #16]
 8005ac6:	b9d0      	cbnz	r0, 8005afe <_svfiprintf_r+0xda>
 8005ac8:	06d9      	lsls	r1, r3, #27
 8005aca:	bf44      	itt	mi
 8005acc:	2220      	movmi	r2, #32
 8005ace:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005ad2:	071a      	lsls	r2, r3, #28
 8005ad4:	bf44      	itt	mi
 8005ad6:	222b      	movmi	r2, #43	; 0x2b
 8005ad8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005adc:	782a      	ldrb	r2, [r5, #0]
 8005ade:	2a2a      	cmp	r2, #42	; 0x2a
 8005ae0:	d015      	beq.n	8005b0e <_svfiprintf_r+0xea>
 8005ae2:	9a07      	ldr	r2, [sp, #28]
 8005ae4:	462f      	mov	r7, r5
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	250a      	movs	r5, #10
 8005aea:	4639      	mov	r1, r7
 8005aec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005af0:	3b30      	subs	r3, #48	; 0x30
 8005af2:	2b09      	cmp	r3, #9
 8005af4:	d94d      	bls.n	8005b92 <_svfiprintf_r+0x16e>
 8005af6:	b1b8      	cbz	r0, 8005b28 <_svfiprintf_r+0x104>
 8005af8:	e00f      	b.n	8005b1a <_svfiprintf_r+0xf6>
 8005afa:	462f      	mov	r7, r5
 8005afc:	e7b8      	b.n	8005a70 <_svfiprintf_r+0x4c>
 8005afe:	4a40      	ldr	r2, [pc, #256]	; (8005c00 <_svfiprintf_r+0x1dc>)
 8005b00:	1a80      	subs	r0, r0, r2
 8005b02:	fa0b f000 	lsl.w	r0, fp, r0
 8005b06:	4318      	orrs	r0, r3
 8005b08:	9004      	str	r0, [sp, #16]
 8005b0a:	463d      	mov	r5, r7
 8005b0c:	e7d3      	b.n	8005ab6 <_svfiprintf_r+0x92>
 8005b0e:	9a03      	ldr	r2, [sp, #12]
 8005b10:	1d11      	adds	r1, r2, #4
 8005b12:	6812      	ldr	r2, [r2, #0]
 8005b14:	9103      	str	r1, [sp, #12]
 8005b16:	2a00      	cmp	r2, #0
 8005b18:	db01      	blt.n	8005b1e <_svfiprintf_r+0xfa>
 8005b1a:	9207      	str	r2, [sp, #28]
 8005b1c:	e004      	b.n	8005b28 <_svfiprintf_r+0x104>
 8005b1e:	4252      	negs	r2, r2
 8005b20:	f043 0302 	orr.w	r3, r3, #2
 8005b24:	9207      	str	r2, [sp, #28]
 8005b26:	9304      	str	r3, [sp, #16]
 8005b28:	783b      	ldrb	r3, [r7, #0]
 8005b2a:	2b2e      	cmp	r3, #46	; 0x2e
 8005b2c:	d10c      	bne.n	8005b48 <_svfiprintf_r+0x124>
 8005b2e:	787b      	ldrb	r3, [r7, #1]
 8005b30:	2b2a      	cmp	r3, #42	; 0x2a
 8005b32:	d133      	bne.n	8005b9c <_svfiprintf_r+0x178>
 8005b34:	9b03      	ldr	r3, [sp, #12]
 8005b36:	1d1a      	adds	r2, r3, #4
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	9203      	str	r2, [sp, #12]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	bfb8      	it	lt
 8005b40:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b44:	3702      	adds	r7, #2
 8005b46:	9305      	str	r3, [sp, #20]
 8005b48:	4d2e      	ldr	r5, [pc, #184]	; (8005c04 <_svfiprintf_r+0x1e0>)
 8005b4a:	7839      	ldrb	r1, [r7, #0]
 8005b4c:	2203      	movs	r2, #3
 8005b4e:	4628      	mov	r0, r5
 8005b50:	f7fa fb46 	bl	80001e0 <memchr>
 8005b54:	b138      	cbz	r0, 8005b66 <_svfiprintf_r+0x142>
 8005b56:	2340      	movs	r3, #64	; 0x40
 8005b58:	1b40      	subs	r0, r0, r5
 8005b5a:	fa03 f000 	lsl.w	r0, r3, r0
 8005b5e:	9b04      	ldr	r3, [sp, #16]
 8005b60:	4303      	orrs	r3, r0
 8005b62:	3701      	adds	r7, #1
 8005b64:	9304      	str	r3, [sp, #16]
 8005b66:	7839      	ldrb	r1, [r7, #0]
 8005b68:	4827      	ldr	r0, [pc, #156]	; (8005c08 <_svfiprintf_r+0x1e4>)
 8005b6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b6e:	2206      	movs	r2, #6
 8005b70:	1c7e      	adds	r6, r7, #1
 8005b72:	f7fa fb35 	bl	80001e0 <memchr>
 8005b76:	2800      	cmp	r0, #0
 8005b78:	d038      	beq.n	8005bec <_svfiprintf_r+0x1c8>
 8005b7a:	4b24      	ldr	r3, [pc, #144]	; (8005c0c <_svfiprintf_r+0x1e8>)
 8005b7c:	bb13      	cbnz	r3, 8005bc4 <_svfiprintf_r+0x1a0>
 8005b7e:	9b03      	ldr	r3, [sp, #12]
 8005b80:	3307      	adds	r3, #7
 8005b82:	f023 0307 	bic.w	r3, r3, #7
 8005b86:	3308      	adds	r3, #8
 8005b88:	9303      	str	r3, [sp, #12]
 8005b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b8c:	444b      	add	r3, r9
 8005b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8005b90:	e76d      	b.n	8005a6e <_svfiprintf_r+0x4a>
 8005b92:	fb05 3202 	mla	r2, r5, r2, r3
 8005b96:	2001      	movs	r0, #1
 8005b98:	460f      	mov	r7, r1
 8005b9a:	e7a6      	b.n	8005aea <_svfiprintf_r+0xc6>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	3701      	adds	r7, #1
 8005ba0:	9305      	str	r3, [sp, #20]
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	250a      	movs	r5, #10
 8005ba6:	4638      	mov	r0, r7
 8005ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bac:	3a30      	subs	r2, #48	; 0x30
 8005bae:	2a09      	cmp	r2, #9
 8005bb0:	d903      	bls.n	8005bba <_svfiprintf_r+0x196>
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d0c8      	beq.n	8005b48 <_svfiprintf_r+0x124>
 8005bb6:	9105      	str	r1, [sp, #20]
 8005bb8:	e7c6      	b.n	8005b48 <_svfiprintf_r+0x124>
 8005bba:	fb05 2101 	mla	r1, r5, r1, r2
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	4607      	mov	r7, r0
 8005bc2:	e7f0      	b.n	8005ba6 <_svfiprintf_r+0x182>
 8005bc4:	ab03      	add	r3, sp, #12
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	4622      	mov	r2, r4
 8005bca:	4b11      	ldr	r3, [pc, #68]	; (8005c10 <_svfiprintf_r+0x1ec>)
 8005bcc:	a904      	add	r1, sp, #16
 8005bce:	4640      	mov	r0, r8
 8005bd0:	f3af 8000 	nop.w
 8005bd4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005bd8:	4681      	mov	r9, r0
 8005bda:	d1d6      	bne.n	8005b8a <_svfiprintf_r+0x166>
 8005bdc:	89a3      	ldrh	r3, [r4, #12]
 8005bde:	065b      	lsls	r3, r3, #25
 8005be0:	f53f af35 	bmi.w	8005a4e <_svfiprintf_r+0x2a>
 8005be4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005be6:	b01d      	add	sp, #116	; 0x74
 8005be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bec:	ab03      	add	r3, sp, #12
 8005bee:	9300      	str	r3, [sp, #0]
 8005bf0:	4622      	mov	r2, r4
 8005bf2:	4b07      	ldr	r3, [pc, #28]	; (8005c10 <_svfiprintf_r+0x1ec>)
 8005bf4:	a904      	add	r1, sp, #16
 8005bf6:	4640      	mov	r0, r8
 8005bf8:	f000 f882 	bl	8005d00 <_printf_i>
 8005bfc:	e7ea      	b.n	8005bd4 <_svfiprintf_r+0x1b0>
 8005bfe:	bf00      	nop
 8005c00:	08006194 	.word	0x08006194
 8005c04:	0800619a 	.word	0x0800619a
 8005c08:	0800619e 	.word	0x0800619e
 8005c0c:	00000000 	.word	0x00000000
 8005c10:	08005971 	.word	0x08005971

08005c14 <_printf_common>:
 8005c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c18:	4691      	mov	r9, r2
 8005c1a:	461f      	mov	r7, r3
 8005c1c:	688a      	ldr	r2, [r1, #8]
 8005c1e:	690b      	ldr	r3, [r1, #16]
 8005c20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c24:	4293      	cmp	r3, r2
 8005c26:	bfb8      	it	lt
 8005c28:	4613      	movlt	r3, r2
 8005c2a:	f8c9 3000 	str.w	r3, [r9]
 8005c2e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c32:	4606      	mov	r6, r0
 8005c34:	460c      	mov	r4, r1
 8005c36:	b112      	cbz	r2, 8005c3e <_printf_common+0x2a>
 8005c38:	3301      	adds	r3, #1
 8005c3a:	f8c9 3000 	str.w	r3, [r9]
 8005c3e:	6823      	ldr	r3, [r4, #0]
 8005c40:	0699      	lsls	r1, r3, #26
 8005c42:	bf42      	ittt	mi
 8005c44:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005c48:	3302      	addmi	r3, #2
 8005c4a:	f8c9 3000 	strmi.w	r3, [r9]
 8005c4e:	6825      	ldr	r5, [r4, #0]
 8005c50:	f015 0506 	ands.w	r5, r5, #6
 8005c54:	d107      	bne.n	8005c66 <_printf_common+0x52>
 8005c56:	f104 0a19 	add.w	sl, r4, #25
 8005c5a:	68e3      	ldr	r3, [r4, #12]
 8005c5c:	f8d9 2000 	ldr.w	r2, [r9]
 8005c60:	1a9b      	subs	r3, r3, r2
 8005c62:	42ab      	cmp	r3, r5
 8005c64:	dc28      	bgt.n	8005cb8 <_printf_common+0xa4>
 8005c66:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005c6a:	6822      	ldr	r2, [r4, #0]
 8005c6c:	3300      	adds	r3, #0
 8005c6e:	bf18      	it	ne
 8005c70:	2301      	movne	r3, #1
 8005c72:	0692      	lsls	r2, r2, #26
 8005c74:	d42d      	bmi.n	8005cd2 <_printf_common+0xbe>
 8005c76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c7a:	4639      	mov	r1, r7
 8005c7c:	4630      	mov	r0, r6
 8005c7e:	47c0      	blx	r8
 8005c80:	3001      	adds	r0, #1
 8005c82:	d020      	beq.n	8005cc6 <_printf_common+0xb2>
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	68e5      	ldr	r5, [r4, #12]
 8005c88:	f8d9 2000 	ldr.w	r2, [r9]
 8005c8c:	f003 0306 	and.w	r3, r3, #6
 8005c90:	2b04      	cmp	r3, #4
 8005c92:	bf08      	it	eq
 8005c94:	1aad      	subeq	r5, r5, r2
 8005c96:	68a3      	ldr	r3, [r4, #8]
 8005c98:	6922      	ldr	r2, [r4, #16]
 8005c9a:	bf0c      	ite	eq
 8005c9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ca0:	2500      	movne	r5, #0
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	bfc4      	itt	gt
 8005ca6:	1a9b      	subgt	r3, r3, r2
 8005ca8:	18ed      	addgt	r5, r5, r3
 8005caa:	f04f 0900 	mov.w	r9, #0
 8005cae:	341a      	adds	r4, #26
 8005cb0:	454d      	cmp	r5, r9
 8005cb2:	d11a      	bne.n	8005cea <_printf_common+0xd6>
 8005cb4:	2000      	movs	r0, #0
 8005cb6:	e008      	b.n	8005cca <_printf_common+0xb6>
 8005cb8:	2301      	movs	r3, #1
 8005cba:	4652      	mov	r2, sl
 8005cbc:	4639      	mov	r1, r7
 8005cbe:	4630      	mov	r0, r6
 8005cc0:	47c0      	blx	r8
 8005cc2:	3001      	adds	r0, #1
 8005cc4:	d103      	bne.n	8005cce <_printf_common+0xba>
 8005cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8005cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cce:	3501      	adds	r5, #1
 8005cd0:	e7c3      	b.n	8005c5a <_printf_common+0x46>
 8005cd2:	18e1      	adds	r1, r4, r3
 8005cd4:	1c5a      	adds	r2, r3, #1
 8005cd6:	2030      	movs	r0, #48	; 0x30
 8005cd8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005cdc:	4422      	add	r2, r4
 8005cde:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ce2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ce6:	3302      	adds	r3, #2
 8005ce8:	e7c5      	b.n	8005c76 <_printf_common+0x62>
 8005cea:	2301      	movs	r3, #1
 8005cec:	4622      	mov	r2, r4
 8005cee:	4639      	mov	r1, r7
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	47c0      	blx	r8
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	d0e6      	beq.n	8005cc6 <_printf_common+0xb2>
 8005cf8:	f109 0901 	add.w	r9, r9, #1
 8005cfc:	e7d8      	b.n	8005cb0 <_printf_common+0x9c>
	...

08005d00 <_printf_i>:
 8005d00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d04:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005d08:	460c      	mov	r4, r1
 8005d0a:	7e09      	ldrb	r1, [r1, #24]
 8005d0c:	b085      	sub	sp, #20
 8005d0e:	296e      	cmp	r1, #110	; 0x6e
 8005d10:	4617      	mov	r7, r2
 8005d12:	4606      	mov	r6, r0
 8005d14:	4698      	mov	r8, r3
 8005d16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d18:	f000 80b3 	beq.w	8005e82 <_printf_i+0x182>
 8005d1c:	d822      	bhi.n	8005d64 <_printf_i+0x64>
 8005d1e:	2963      	cmp	r1, #99	; 0x63
 8005d20:	d036      	beq.n	8005d90 <_printf_i+0x90>
 8005d22:	d80a      	bhi.n	8005d3a <_printf_i+0x3a>
 8005d24:	2900      	cmp	r1, #0
 8005d26:	f000 80b9 	beq.w	8005e9c <_printf_i+0x19c>
 8005d2a:	2958      	cmp	r1, #88	; 0x58
 8005d2c:	f000 8083 	beq.w	8005e36 <_printf_i+0x136>
 8005d30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d34:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005d38:	e032      	b.n	8005da0 <_printf_i+0xa0>
 8005d3a:	2964      	cmp	r1, #100	; 0x64
 8005d3c:	d001      	beq.n	8005d42 <_printf_i+0x42>
 8005d3e:	2969      	cmp	r1, #105	; 0x69
 8005d40:	d1f6      	bne.n	8005d30 <_printf_i+0x30>
 8005d42:	6820      	ldr	r0, [r4, #0]
 8005d44:	6813      	ldr	r3, [r2, #0]
 8005d46:	0605      	lsls	r5, r0, #24
 8005d48:	f103 0104 	add.w	r1, r3, #4
 8005d4c:	d52a      	bpl.n	8005da4 <_printf_i+0xa4>
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6011      	str	r1, [r2, #0]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	da03      	bge.n	8005d5e <_printf_i+0x5e>
 8005d56:	222d      	movs	r2, #45	; 0x2d
 8005d58:	425b      	negs	r3, r3
 8005d5a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005d5e:	486f      	ldr	r0, [pc, #444]	; (8005f1c <_printf_i+0x21c>)
 8005d60:	220a      	movs	r2, #10
 8005d62:	e039      	b.n	8005dd8 <_printf_i+0xd8>
 8005d64:	2973      	cmp	r1, #115	; 0x73
 8005d66:	f000 809d 	beq.w	8005ea4 <_printf_i+0x1a4>
 8005d6a:	d808      	bhi.n	8005d7e <_printf_i+0x7e>
 8005d6c:	296f      	cmp	r1, #111	; 0x6f
 8005d6e:	d020      	beq.n	8005db2 <_printf_i+0xb2>
 8005d70:	2970      	cmp	r1, #112	; 0x70
 8005d72:	d1dd      	bne.n	8005d30 <_printf_i+0x30>
 8005d74:	6823      	ldr	r3, [r4, #0]
 8005d76:	f043 0320 	orr.w	r3, r3, #32
 8005d7a:	6023      	str	r3, [r4, #0]
 8005d7c:	e003      	b.n	8005d86 <_printf_i+0x86>
 8005d7e:	2975      	cmp	r1, #117	; 0x75
 8005d80:	d017      	beq.n	8005db2 <_printf_i+0xb2>
 8005d82:	2978      	cmp	r1, #120	; 0x78
 8005d84:	d1d4      	bne.n	8005d30 <_printf_i+0x30>
 8005d86:	2378      	movs	r3, #120	; 0x78
 8005d88:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d8c:	4864      	ldr	r0, [pc, #400]	; (8005f20 <_printf_i+0x220>)
 8005d8e:	e055      	b.n	8005e3c <_printf_i+0x13c>
 8005d90:	6813      	ldr	r3, [r2, #0]
 8005d92:	1d19      	adds	r1, r3, #4
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	6011      	str	r1, [r2, #0]
 8005d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005da0:	2301      	movs	r3, #1
 8005da2:	e08c      	b.n	8005ebe <_printf_i+0x1be>
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	6011      	str	r1, [r2, #0]
 8005da8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005dac:	bf18      	it	ne
 8005dae:	b21b      	sxthne	r3, r3
 8005db0:	e7cf      	b.n	8005d52 <_printf_i+0x52>
 8005db2:	6813      	ldr	r3, [r2, #0]
 8005db4:	6825      	ldr	r5, [r4, #0]
 8005db6:	1d18      	adds	r0, r3, #4
 8005db8:	6010      	str	r0, [r2, #0]
 8005dba:	0628      	lsls	r0, r5, #24
 8005dbc:	d501      	bpl.n	8005dc2 <_printf_i+0xc2>
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	e002      	b.n	8005dc8 <_printf_i+0xc8>
 8005dc2:	0668      	lsls	r0, r5, #25
 8005dc4:	d5fb      	bpl.n	8005dbe <_printf_i+0xbe>
 8005dc6:	881b      	ldrh	r3, [r3, #0]
 8005dc8:	4854      	ldr	r0, [pc, #336]	; (8005f1c <_printf_i+0x21c>)
 8005dca:	296f      	cmp	r1, #111	; 0x6f
 8005dcc:	bf14      	ite	ne
 8005dce:	220a      	movne	r2, #10
 8005dd0:	2208      	moveq	r2, #8
 8005dd2:	2100      	movs	r1, #0
 8005dd4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005dd8:	6865      	ldr	r5, [r4, #4]
 8005dda:	60a5      	str	r5, [r4, #8]
 8005ddc:	2d00      	cmp	r5, #0
 8005dde:	f2c0 8095 	blt.w	8005f0c <_printf_i+0x20c>
 8005de2:	6821      	ldr	r1, [r4, #0]
 8005de4:	f021 0104 	bic.w	r1, r1, #4
 8005de8:	6021      	str	r1, [r4, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d13d      	bne.n	8005e6a <_printf_i+0x16a>
 8005dee:	2d00      	cmp	r5, #0
 8005df0:	f040 808e 	bne.w	8005f10 <_printf_i+0x210>
 8005df4:	4665      	mov	r5, ip
 8005df6:	2a08      	cmp	r2, #8
 8005df8:	d10b      	bne.n	8005e12 <_printf_i+0x112>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	07db      	lsls	r3, r3, #31
 8005dfe:	d508      	bpl.n	8005e12 <_printf_i+0x112>
 8005e00:	6923      	ldr	r3, [r4, #16]
 8005e02:	6862      	ldr	r2, [r4, #4]
 8005e04:	429a      	cmp	r2, r3
 8005e06:	bfde      	ittt	le
 8005e08:	2330      	movle	r3, #48	; 0x30
 8005e0a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e0e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e12:	ebac 0305 	sub.w	r3, ip, r5
 8005e16:	6123      	str	r3, [r4, #16]
 8005e18:	f8cd 8000 	str.w	r8, [sp]
 8005e1c:	463b      	mov	r3, r7
 8005e1e:	aa03      	add	r2, sp, #12
 8005e20:	4621      	mov	r1, r4
 8005e22:	4630      	mov	r0, r6
 8005e24:	f7ff fef6 	bl	8005c14 <_printf_common>
 8005e28:	3001      	adds	r0, #1
 8005e2a:	d14d      	bne.n	8005ec8 <_printf_i+0x1c8>
 8005e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e30:	b005      	add	sp, #20
 8005e32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e36:	4839      	ldr	r0, [pc, #228]	; (8005f1c <_printf_i+0x21c>)
 8005e38:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005e3c:	6813      	ldr	r3, [r2, #0]
 8005e3e:	6821      	ldr	r1, [r4, #0]
 8005e40:	1d1d      	adds	r5, r3, #4
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6015      	str	r5, [r2, #0]
 8005e46:	060a      	lsls	r2, r1, #24
 8005e48:	d50b      	bpl.n	8005e62 <_printf_i+0x162>
 8005e4a:	07ca      	lsls	r2, r1, #31
 8005e4c:	bf44      	itt	mi
 8005e4e:	f041 0120 	orrmi.w	r1, r1, #32
 8005e52:	6021      	strmi	r1, [r4, #0]
 8005e54:	b91b      	cbnz	r3, 8005e5e <_printf_i+0x15e>
 8005e56:	6822      	ldr	r2, [r4, #0]
 8005e58:	f022 0220 	bic.w	r2, r2, #32
 8005e5c:	6022      	str	r2, [r4, #0]
 8005e5e:	2210      	movs	r2, #16
 8005e60:	e7b7      	b.n	8005dd2 <_printf_i+0xd2>
 8005e62:	064d      	lsls	r5, r1, #25
 8005e64:	bf48      	it	mi
 8005e66:	b29b      	uxthmi	r3, r3
 8005e68:	e7ef      	b.n	8005e4a <_printf_i+0x14a>
 8005e6a:	4665      	mov	r5, ip
 8005e6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e70:	fb02 3311 	mls	r3, r2, r1, r3
 8005e74:	5cc3      	ldrb	r3, [r0, r3]
 8005e76:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	2900      	cmp	r1, #0
 8005e7e:	d1f5      	bne.n	8005e6c <_printf_i+0x16c>
 8005e80:	e7b9      	b.n	8005df6 <_printf_i+0xf6>
 8005e82:	6813      	ldr	r3, [r2, #0]
 8005e84:	6825      	ldr	r5, [r4, #0]
 8005e86:	6961      	ldr	r1, [r4, #20]
 8005e88:	1d18      	adds	r0, r3, #4
 8005e8a:	6010      	str	r0, [r2, #0]
 8005e8c:	0628      	lsls	r0, r5, #24
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	d501      	bpl.n	8005e96 <_printf_i+0x196>
 8005e92:	6019      	str	r1, [r3, #0]
 8005e94:	e002      	b.n	8005e9c <_printf_i+0x19c>
 8005e96:	066a      	lsls	r2, r5, #25
 8005e98:	d5fb      	bpl.n	8005e92 <_printf_i+0x192>
 8005e9a:	8019      	strh	r1, [r3, #0]
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	6123      	str	r3, [r4, #16]
 8005ea0:	4665      	mov	r5, ip
 8005ea2:	e7b9      	b.n	8005e18 <_printf_i+0x118>
 8005ea4:	6813      	ldr	r3, [r2, #0]
 8005ea6:	1d19      	adds	r1, r3, #4
 8005ea8:	6011      	str	r1, [r2, #0]
 8005eaa:	681d      	ldr	r5, [r3, #0]
 8005eac:	6862      	ldr	r2, [r4, #4]
 8005eae:	2100      	movs	r1, #0
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	f7fa f995 	bl	80001e0 <memchr>
 8005eb6:	b108      	cbz	r0, 8005ebc <_printf_i+0x1bc>
 8005eb8:	1b40      	subs	r0, r0, r5
 8005eba:	6060      	str	r0, [r4, #4]
 8005ebc:	6863      	ldr	r3, [r4, #4]
 8005ebe:	6123      	str	r3, [r4, #16]
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ec6:	e7a7      	b.n	8005e18 <_printf_i+0x118>
 8005ec8:	6923      	ldr	r3, [r4, #16]
 8005eca:	462a      	mov	r2, r5
 8005ecc:	4639      	mov	r1, r7
 8005ece:	4630      	mov	r0, r6
 8005ed0:	47c0      	blx	r8
 8005ed2:	3001      	adds	r0, #1
 8005ed4:	d0aa      	beq.n	8005e2c <_printf_i+0x12c>
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	079b      	lsls	r3, r3, #30
 8005eda:	d413      	bmi.n	8005f04 <_printf_i+0x204>
 8005edc:	68e0      	ldr	r0, [r4, #12]
 8005ede:	9b03      	ldr	r3, [sp, #12]
 8005ee0:	4298      	cmp	r0, r3
 8005ee2:	bfb8      	it	lt
 8005ee4:	4618      	movlt	r0, r3
 8005ee6:	e7a3      	b.n	8005e30 <_printf_i+0x130>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	464a      	mov	r2, r9
 8005eec:	4639      	mov	r1, r7
 8005eee:	4630      	mov	r0, r6
 8005ef0:	47c0      	blx	r8
 8005ef2:	3001      	adds	r0, #1
 8005ef4:	d09a      	beq.n	8005e2c <_printf_i+0x12c>
 8005ef6:	3501      	adds	r5, #1
 8005ef8:	68e3      	ldr	r3, [r4, #12]
 8005efa:	9a03      	ldr	r2, [sp, #12]
 8005efc:	1a9b      	subs	r3, r3, r2
 8005efe:	42ab      	cmp	r3, r5
 8005f00:	dcf2      	bgt.n	8005ee8 <_printf_i+0x1e8>
 8005f02:	e7eb      	b.n	8005edc <_printf_i+0x1dc>
 8005f04:	2500      	movs	r5, #0
 8005f06:	f104 0919 	add.w	r9, r4, #25
 8005f0a:	e7f5      	b.n	8005ef8 <_printf_i+0x1f8>
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1ac      	bne.n	8005e6a <_printf_i+0x16a>
 8005f10:	7803      	ldrb	r3, [r0, #0]
 8005f12:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f16:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f1a:	e76c      	b.n	8005df6 <_printf_i+0xf6>
 8005f1c:	080061a5 	.word	0x080061a5
 8005f20:	080061b6 	.word	0x080061b6

08005f24 <memcpy>:
 8005f24:	b510      	push	{r4, lr}
 8005f26:	1e43      	subs	r3, r0, #1
 8005f28:	440a      	add	r2, r1
 8005f2a:	4291      	cmp	r1, r2
 8005f2c:	d100      	bne.n	8005f30 <memcpy+0xc>
 8005f2e:	bd10      	pop	{r4, pc}
 8005f30:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f38:	e7f7      	b.n	8005f2a <memcpy+0x6>

08005f3a <memmove>:
 8005f3a:	4288      	cmp	r0, r1
 8005f3c:	b510      	push	{r4, lr}
 8005f3e:	eb01 0302 	add.w	r3, r1, r2
 8005f42:	d807      	bhi.n	8005f54 <memmove+0x1a>
 8005f44:	1e42      	subs	r2, r0, #1
 8005f46:	4299      	cmp	r1, r3
 8005f48:	d00a      	beq.n	8005f60 <memmove+0x26>
 8005f4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f4e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005f52:	e7f8      	b.n	8005f46 <memmove+0xc>
 8005f54:	4283      	cmp	r3, r0
 8005f56:	d9f5      	bls.n	8005f44 <memmove+0xa>
 8005f58:	1881      	adds	r1, r0, r2
 8005f5a:	1ad2      	subs	r2, r2, r3
 8005f5c:	42d3      	cmn	r3, r2
 8005f5e:	d100      	bne.n	8005f62 <memmove+0x28>
 8005f60:	bd10      	pop	{r4, pc}
 8005f62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f66:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005f6a:	e7f7      	b.n	8005f5c <memmove+0x22>

08005f6c <_free_r>:
 8005f6c:	b538      	push	{r3, r4, r5, lr}
 8005f6e:	4605      	mov	r5, r0
 8005f70:	2900      	cmp	r1, #0
 8005f72:	d045      	beq.n	8006000 <_free_r+0x94>
 8005f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f78:	1f0c      	subs	r4, r1, #4
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	bfb8      	it	lt
 8005f7e:	18e4      	addlt	r4, r4, r3
 8005f80:	f000 f8d2 	bl	8006128 <__malloc_lock>
 8005f84:	4a1f      	ldr	r2, [pc, #124]	; (8006004 <_free_r+0x98>)
 8005f86:	6813      	ldr	r3, [r2, #0]
 8005f88:	4610      	mov	r0, r2
 8005f8a:	b933      	cbnz	r3, 8005f9a <_free_r+0x2e>
 8005f8c:	6063      	str	r3, [r4, #4]
 8005f8e:	6014      	str	r4, [r2, #0]
 8005f90:	4628      	mov	r0, r5
 8005f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f96:	f000 b8c8 	b.w	800612a <__malloc_unlock>
 8005f9a:	42a3      	cmp	r3, r4
 8005f9c:	d90c      	bls.n	8005fb8 <_free_r+0x4c>
 8005f9e:	6821      	ldr	r1, [r4, #0]
 8005fa0:	1862      	adds	r2, r4, r1
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	bf04      	itt	eq
 8005fa6:	681a      	ldreq	r2, [r3, #0]
 8005fa8:	685b      	ldreq	r3, [r3, #4]
 8005faa:	6063      	str	r3, [r4, #4]
 8005fac:	bf04      	itt	eq
 8005fae:	1852      	addeq	r2, r2, r1
 8005fb0:	6022      	streq	r2, [r4, #0]
 8005fb2:	6004      	str	r4, [r0, #0]
 8005fb4:	e7ec      	b.n	8005f90 <_free_r+0x24>
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	b10a      	cbz	r2, 8005fc0 <_free_r+0x54>
 8005fbc:	42a2      	cmp	r2, r4
 8005fbe:	d9fa      	bls.n	8005fb6 <_free_r+0x4a>
 8005fc0:	6819      	ldr	r1, [r3, #0]
 8005fc2:	1858      	adds	r0, r3, r1
 8005fc4:	42a0      	cmp	r0, r4
 8005fc6:	d10b      	bne.n	8005fe0 <_free_r+0x74>
 8005fc8:	6820      	ldr	r0, [r4, #0]
 8005fca:	4401      	add	r1, r0
 8005fcc:	1858      	adds	r0, r3, r1
 8005fce:	4282      	cmp	r2, r0
 8005fd0:	6019      	str	r1, [r3, #0]
 8005fd2:	d1dd      	bne.n	8005f90 <_free_r+0x24>
 8005fd4:	6810      	ldr	r0, [r2, #0]
 8005fd6:	6852      	ldr	r2, [r2, #4]
 8005fd8:	605a      	str	r2, [r3, #4]
 8005fda:	4401      	add	r1, r0
 8005fdc:	6019      	str	r1, [r3, #0]
 8005fde:	e7d7      	b.n	8005f90 <_free_r+0x24>
 8005fe0:	d902      	bls.n	8005fe8 <_free_r+0x7c>
 8005fe2:	230c      	movs	r3, #12
 8005fe4:	602b      	str	r3, [r5, #0]
 8005fe6:	e7d3      	b.n	8005f90 <_free_r+0x24>
 8005fe8:	6820      	ldr	r0, [r4, #0]
 8005fea:	1821      	adds	r1, r4, r0
 8005fec:	428a      	cmp	r2, r1
 8005fee:	bf04      	itt	eq
 8005ff0:	6811      	ldreq	r1, [r2, #0]
 8005ff2:	6852      	ldreq	r2, [r2, #4]
 8005ff4:	6062      	str	r2, [r4, #4]
 8005ff6:	bf04      	itt	eq
 8005ff8:	1809      	addeq	r1, r1, r0
 8005ffa:	6021      	streq	r1, [r4, #0]
 8005ffc:	605c      	str	r4, [r3, #4]
 8005ffe:	e7c7      	b.n	8005f90 <_free_r+0x24>
 8006000:	bd38      	pop	{r3, r4, r5, pc}
 8006002:	bf00      	nop
 8006004:	200000ac 	.word	0x200000ac

08006008 <_malloc_r>:
 8006008:	b570      	push	{r4, r5, r6, lr}
 800600a:	1ccd      	adds	r5, r1, #3
 800600c:	f025 0503 	bic.w	r5, r5, #3
 8006010:	3508      	adds	r5, #8
 8006012:	2d0c      	cmp	r5, #12
 8006014:	bf38      	it	cc
 8006016:	250c      	movcc	r5, #12
 8006018:	2d00      	cmp	r5, #0
 800601a:	4606      	mov	r6, r0
 800601c:	db01      	blt.n	8006022 <_malloc_r+0x1a>
 800601e:	42a9      	cmp	r1, r5
 8006020:	d903      	bls.n	800602a <_malloc_r+0x22>
 8006022:	230c      	movs	r3, #12
 8006024:	6033      	str	r3, [r6, #0]
 8006026:	2000      	movs	r0, #0
 8006028:	bd70      	pop	{r4, r5, r6, pc}
 800602a:	f000 f87d 	bl	8006128 <__malloc_lock>
 800602e:	4a21      	ldr	r2, [pc, #132]	; (80060b4 <_malloc_r+0xac>)
 8006030:	6814      	ldr	r4, [r2, #0]
 8006032:	4621      	mov	r1, r4
 8006034:	b991      	cbnz	r1, 800605c <_malloc_r+0x54>
 8006036:	4c20      	ldr	r4, [pc, #128]	; (80060b8 <_malloc_r+0xb0>)
 8006038:	6823      	ldr	r3, [r4, #0]
 800603a:	b91b      	cbnz	r3, 8006044 <_malloc_r+0x3c>
 800603c:	4630      	mov	r0, r6
 800603e:	f000 f863 	bl	8006108 <_sbrk_r>
 8006042:	6020      	str	r0, [r4, #0]
 8006044:	4629      	mov	r1, r5
 8006046:	4630      	mov	r0, r6
 8006048:	f000 f85e 	bl	8006108 <_sbrk_r>
 800604c:	1c43      	adds	r3, r0, #1
 800604e:	d124      	bne.n	800609a <_malloc_r+0x92>
 8006050:	230c      	movs	r3, #12
 8006052:	6033      	str	r3, [r6, #0]
 8006054:	4630      	mov	r0, r6
 8006056:	f000 f868 	bl	800612a <__malloc_unlock>
 800605a:	e7e4      	b.n	8006026 <_malloc_r+0x1e>
 800605c:	680b      	ldr	r3, [r1, #0]
 800605e:	1b5b      	subs	r3, r3, r5
 8006060:	d418      	bmi.n	8006094 <_malloc_r+0x8c>
 8006062:	2b0b      	cmp	r3, #11
 8006064:	d90f      	bls.n	8006086 <_malloc_r+0x7e>
 8006066:	600b      	str	r3, [r1, #0]
 8006068:	50cd      	str	r5, [r1, r3]
 800606a:	18cc      	adds	r4, r1, r3
 800606c:	4630      	mov	r0, r6
 800606e:	f000 f85c 	bl	800612a <__malloc_unlock>
 8006072:	f104 000b 	add.w	r0, r4, #11
 8006076:	1d23      	adds	r3, r4, #4
 8006078:	f020 0007 	bic.w	r0, r0, #7
 800607c:	1ac3      	subs	r3, r0, r3
 800607e:	d0d3      	beq.n	8006028 <_malloc_r+0x20>
 8006080:	425a      	negs	r2, r3
 8006082:	50e2      	str	r2, [r4, r3]
 8006084:	e7d0      	b.n	8006028 <_malloc_r+0x20>
 8006086:	428c      	cmp	r4, r1
 8006088:	684b      	ldr	r3, [r1, #4]
 800608a:	bf16      	itet	ne
 800608c:	6063      	strne	r3, [r4, #4]
 800608e:	6013      	streq	r3, [r2, #0]
 8006090:	460c      	movne	r4, r1
 8006092:	e7eb      	b.n	800606c <_malloc_r+0x64>
 8006094:	460c      	mov	r4, r1
 8006096:	6849      	ldr	r1, [r1, #4]
 8006098:	e7cc      	b.n	8006034 <_malloc_r+0x2c>
 800609a:	1cc4      	adds	r4, r0, #3
 800609c:	f024 0403 	bic.w	r4, r4, #3
 80060a0:	42a0      	cmp	r0, r4
 80060a2:	d005      	beq.n	80060b0 <_malloc_r+0xa8>
 80060a4:	1a21      	subs	r1, r4, r0
 80060a6:	4630      	mov	r0, r6
 80060a8:	f000 f82e 	bl	8006108 <_sbrk_r>
 80060ac:	3001      	adds	r0, #1
 80060ae:	d0cf      	beq.n	8006050 <_malloc_r+0x48>
 80060b0:	6025      	str	r5, [r4, #0]
 80060b2:	e7db      	b.n	800606c <_malloc_r+0x64>
 80060b4:	200000ac 	.word	0x200000ac
 80060b8:	200000b0 	.word	0x200000b0

080060bc <_realloc_r>:
 80060bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060be:	4607      	mov	r7, r0
 80060c0:	4614      	mov	r4, r2
 80060c2:	460e      	mov	r6, r1
 80060c4:	b921      	cbnz	r1, 80060d0 <_realloc_r+0x14>
 80060c6:	4611      	mov	r1, r2
 80060c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80060cc:	f7ff bf9c 	b.w	8006008 <_malloc_r>
 80060d0:	b922      	cbnz	r2, 80060dc <_realloc_r+0x20>
 80060d2:	f7ff ff4b 	bl	8005f6c <_free_r>
 80060d6:	4625      	mov	r5, r4
 80060d8:	4628      	mov	r0, r5
 80060da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060dc:	f000 f826 	bl	800612c <_malloc_usable_size_r>
 80060e0:	42a0      	cmp	r0, r4
 80060e2:	d20f      	bcs.n	8006104 <_realloc_r+0x48>
 80060e4:	4621      	mov	r1, r4
 80060e6:	4638      	mov	r0, r7
 80060e8:	f7ff ff8e 	bl	8006008 <_malloc_r>
 80060ec:	4605      	mov	r5, r0
 80060ee:	2800      	cmp	r0, #0
 80060f0:	d0f2      	beq.n	80060d8 <_realloc_r+0x1c>
 80060f2:	4631      	mov	r1, r6
 80060f4:	4622      	mov	r2, r4
 80060f6:	f7ff ff15 	bl	8005f24 <memcpy>
 80060fa:	4631      	mov	r1, r6
 80060fc:	4638      	mov	r0, r7
 80060fe:	f7ff ff35 	bl	8005f6c <_free_r>
 8006102:	e7e9      	b.n	80060d8 <_realloc_r+0x1c>
 8006104:	4635      	mov	r5, r6
 8006106:	e7e7      	b.n	80060d8 <_realloc_r+0x1c>

08006108 <_sbrk_r>:
 8006108:	b538      	push	{r3, r4, r5, lr}
 800610a:	4c06      	ldr	r4, [pc, #24]	; (8006124 <_sbrk_r+0x1c>)
 800610c:	2300      	movs	r3, #0
 800610e:	4605      	mov	r5, r0
 8006110:	4608      	mov	r0, r1
 8006112:	6023      	str	r3, [r4, #0]
 8006114:	f7fa fd46 	bl	8000ba4 <_sbrk>
 8006118:	1c43      	adds	r3, r0, #1
 800611a:	d102      	bne.n	8006122 <_sbrk_r+0x1a>
 800611c:	6823      	ldr	r3, [r4, #0]
 800611e:	b103      	cbz	r3, 8006122 <_sbrk_r+0x1a>
 8006120:	602b      	str	r3, [r5, #0]
 8006122:	bd38      	pop	{r3, r4, r5, pc}
 8006124:	200001dc 	.word	0x200001dc

08006128 <__malloc_lock>:
 8006128:	4770      	bx	lr

0800612a <__malloc_unlock>:
 800612a:	4770      	bx	lr

0800612c <_malloc_usable_size_r>:
 800612c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006130:	1f18      	subs	r0, r3, #4
 8006132:	2b00      	cmp	r3, #0
 8006134:	bfbc      	itt	lt
 8006136:	580b      	ldrlt	r3, [r1, r0]
 8006138:	18c0      	addlt	r0, r0, r3
 800613a:	4770      	bx	lr

0800613c <_init>:
 800613c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613e:	bf00      	nop
 8006140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006142:	bc08      	pop	{r3}
 8006144:	469e      	mov	lr, r3
 8006146:	4770      	bx	lr

08006148 <_fini>:
 8006148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800614a:	bf00      	nop
 800614c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800614e:	bc08      	pop	{r3}
 8006150:	469e      	mov	lr, r3
 8006152:	4770      	bx	lr
