// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_IN_ROW_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0,
        grp_fu_1359_p_din0,
        grp_fu_1359_p_din1,
        grp_fu_1359_p_opcode,
        grp_fu_1359_p_dout0,
        grp_fu_1359_p_ce,
        grp_fu_1363_p_din0,
        grp_fu_1363_p_din1,
        grp_fu_1363_p_opcode,
        grp_fu_1363_p_dout0,
        grp_fu_1363_p_ce,
        grp_fu_1367_p_din0,
        grp_fu_1367_p_din1,
        grp_fu_1367_p_dout0,
        grp_fu_1367_p_ce,
        grp_fu_1371_p_din0,
        grp_fu_1371_p_din1,
        grp_fu_1371_p_dout0,
        grp_fu_1371_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 14'd1;
parameter    ap_ST_fsm_pp0_stage1 = 14'd2;
parameter    ap_ST_fsm_pp0_stage2 = 14'd4;
parameter    ap_ST_fsm_pp0_stage3 = 14'd8;
parameter    ap_ST_fsm_pp0_stage4 = 14'd16;
parameter    ap_ST_fsm_pp0_stage5 = 14'd32;
parameter    ap_ST_fsm_pp0_stage6 = 14'd64;
parameter    ap_ST_fsm_pp0_stage7 = 14'd128;
parameter    ap_ST_fsm_pp0_stage8 = 14'd256;
parameter    ap_ST_fsm_pp0_stage9 = 14'd512;
parameter    ap_ST_fsm_pp0_stage10 = 14'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 14'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 14'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0;
output  [7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0;
output  [31:0] grp_fu_1359_p_din0;
output  [31:0] grp_fu_1359_p_din1;
output  [1:0] grp_fu_1359_p_opcode;
input  [31:0] grp_fu_1359_p_dout0;
output   grp_fu_1359_p_ce;
output  [31:0] grp_fu_1363_p_din0;
output  [31:0] grp_fu_1363_p_din1;
output  [1:0] grp_fu_1363_p_opcode;
input  [31:0] grp_fu_1363_p_dout0;
output   grp_fu_1363_p_ce;
output  [31:0] grp_fu_1367_p_din0;
output  [31:0] grp_fu_1367_p_din1;
input  [31:0] grp_fu_1367_p_dout0;
output   grp_fu_1367_p_ce;
output  [31:0] grp_fu_1371_p_din0;
output  [31:0] grp_fu_1371_p_din1;
input  [31:0] grp_fu_1371_p_dout0;
output   grp_fu_1371_p_ce;

reg ap_idle;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0;
reg[7:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state28_pp0_stage13_iter1;
wire    ap_block_state42_pp0_stage13_iter2;
wire    ap_block_state56_pp0_stage13_iter3;
wire    ap_block_state70_pp0_stage13_iter4;
wire    ap_block_state84_pp0_stage13_iter5;
wire    ap_block_state98_pp0_stage13_iter6;
wire    ap_block_pp0_stage13_subdone;
reg   [0:0] icmp_ln39_reg_2189;
reg    ap_condition_exit_pp0_iter0_stage13;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_859_p4;
reg   [31:0] reg_949;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state17_pp0_stage2_iter1;
wire    ap_block_state31_pp0_stage2_iter2;
wire    ap_block_state45_pp0_stage2_iter3;
wire    ap_block_state59_pp0_stage2_iter4;
wire    ap_block_state73_pp0_stage2_iter5;
wire    ap_block_state87_pp0_stage2_iter6;
wire    ap_block_state101_pp0_stage2_iter7;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state22_pp0_stage7_iter1;
wire    ap_block_state36_pp0_stage7_iter2;
wire    ap_block_state50_pp0_stage7_iter3;
wire    ap_block_state64_pp0_stage7_iter4;
wire    ap_block_state78_pp0_stage7_iter5;
wire    ap_block_state92_pp0_stage7_iter6;
wire    ap_block_state106_pp0_stage7_iter7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state27_pp0_stage12_iter1;
wire    ap_block_state41_pp0_stage12_iter2;
wire    ap_block_state55_pp0_stage12_iter3;
wire    ap_block_state69_pp0_stage12_iter4;
wire    ap_block_state83_pp0_stage12_iter5;
wire    ap_block_state97_pp0_stage12_iter6;
wire    ap_block_pp0_stage12_11001;
wire   [31:0] grp_fu_868_p4;
reg   [31:0] reg_954;
wire   [31:0] grp_fu_877_p4;
reg   [31:0] reg_959;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state18_pp0_stage3_iter1;
wire    ap_block_state32_pp0_stage3_iter2;
wire    ap_block_state46_pp0_stage3_iter3;
wire    ap_block_state60_pp0_stage3_iter4;
wire    ap_block_state74_pp0_stage3_iter5;
wire    ap_block_state88_pp0_stage3_iter6;
wire    ap_block_state102_pp0_stage3_iter7;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state23_pp0_stage8_iter1;
wire    ap_block_state37_pp0_stage8_iter2;
wire    ap_block_state51_pp0_stage8_iter3;
wire    ap_block_state65_pp0_stage8_iter4;
wire    ap_block_state79_pp0_stage8_iter5;
wire    ap_block_state93_pp0_stage8_iter6;
wire    ap_block_state107_pp0_stage8_iter7;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage13_11001;
wire   [31:0] grp_fu_886_p4;
reg   [31:0] reg_964;
wire   [31:0] grp_fu_895_p4;
reg   [31:0] reg_969;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state19_pp0_stage4_iter1;
wire    ap_block_state33_pp0_stage4_iter2;
wire    ap_block_state47_pp0_stage4_iter3;
wire    ap_block_state61_pp0_stage4_iter4;
wire    ap_block_state75_pp0_stage4_iter5;
wire    ap_block_state89_pp0_stage4_iter6;
wire    ap_block_state103_pp0_stage4_iter7;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state24_pp0_stage9_iter1;
wire    ap_block_state38_pp0_stage9_iter2;
wire    ap_block_state52_pp0_stage9_iter3;
wire    ap_block_state66_pp0_stage9_iter4;
wire    ap_block_state80_pp0_stage9_iter5;
wire    ap_block_state94_pp0_stage9_iter6;
wire    ap_block_state108_pp0_stage9_iter7;
wire    ap_block_pp0_stage9_11001;
wire   [31:0] grp_fu_904_p4;
reg   [31:0] reg_974;
wire   [31:0] grp_fu_913_p4;
reg   [31:0] reg_979;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state20_pp0_stage5_iter1;
wire    ap_block_state34_pp0_stage5_iter2;
wire    ap_block_state48_pp0_stage5_iter3;
wire    ap_block_state62_pp0_stage5_iter4;
wire    ap_block_state76_pp0_stage5_iter5;
wire    ap_block_state90_pp0_stage5_iter6;
wire    ap_block_state104_pp0_stage5_iter7;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state25_pp0_stage10_iter1;
wire    ap_block_state39_pp0_stage10_iter2;
wire    ap_block_state53_pp0_stage10_iter3;
wire    ap_block_state67_pp0_stage10_iter4;
wire    ap_block_state81_pp0_stage10_iter5;
wire    ap_block_state95_pp0_stage10_iter6;
wire    ap_block_pp0_stage10_11001;
wire   [31:0] grp_fu_922_p4;
reg   [31:0] reg_984;
wire   [31:0] grp_fu_931_p4;
reg   [31:0] reg_989;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state21_pp0_stage6_iter1;
wire    ap_block_state35_pp0_stage6_iter2;
wire    ap_block_state49_pp0_stage6_iter3;
wire    ap_block_state63_pp0_stage6_iter4;
wire    ap_block_state77_pp0_stage6_iter5;
wire    ap_block_state91_pp0_stage6_iter6;
wire    ap_block_state105_pp0_stage6_iter7;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state26_pp0_stage11_iter1;
wire    ap_block_state40_pp0_stage11_iter2;
wire    ap_block_state54_pp0_stage11_iter3;
wire    ap_block_state68_pp0_stage11_iter4;
wire    ap_block_state82_pp0_stage11_iter5;
wire    ap_block_state96_pp0_stage11_iter6;
wire    ap_block_pp0_stage11_11001;
wire   [31:0] grp_fu_940_p4;
reg   [31:0] reg_994;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state15_pp0_stage0_iter1;
wire    ap_block_state29_pp0_stage0_iter2;
wire    ap_block_state43_pp0_stage0_iter3;
wire    ap_block_state57_pp0_stage0_iter4;
wire    ap_block_state71_pp0_stage0_iter5;
wire    ap_block_state85_pp0_stage0_iter6;
wire    ap_block_state99_pp0_stage0_iter7;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1000;
reg   [31:0] reg_1005;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state16_pp0_stage1_iter1;
wire    ap_block_state30_pp0_stage1_iter2;
wire    ap_block_state44_pp0_stage1_iter3;
wire    ap_block_state58_pp0_stage1_iter4;
wire    ap_block_state72_pp0_stage1_iter5;
wire    ap_block_state86_pp0_stage1_iter6;
wire    ap_block_state100_pp0_stage1_iter7;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1010;
reg   [31:0] reg_1016;
reg   [31:0] reg_1023;
reg   [31:0] reg_1028;
reg   [31:0] reg_1034;
reg   [31:0] reg_1039;
reg   [2:0] r_2_reg_2181;
wire   [0:0] icmp_ln39_fu_1100_p2;
reg   [0:0] icmp_ln39_reg_2189_pp0_iter1_reg;
reg   [0:0] icmp_ln39_reg_2189_pp0_iter2_reg;
reg   [0:0] icmp_ln39_reg_2189_pp0_iter3_reg;
reg   [0:0] icmp_ln39_reg_2189_pp0_iter4_reg;
reg   [0:0] icmp_ln39_reg_2189_pp0_iter5_reg;
reg   [0:0] icmp_ln39_reg_2189_pp0_iter6_reg;
wire   [0:0] icmp_ln41_fu_1121_p2;
reg   [0:0] icmp_ln41_reg_2193;
wire   [2:0] select_ln39_fu_1127_p3;
reg   [2:0] select_ln39_reg_2201;
wire   [9:0] add_ln51_fu_1177_p2;
reg   [9:0] add_ln51_reg_2208;
wire   [7:0] select_ln39_2_fu_1183_p3;
reg   [7:0] select_ln39_2_reg_2216;
wire   [0:0] and_ln39_fu_1227_p2;
reg   [0:0] and_ln39_reg_2273;
wire   [2:0] indvars_iv_next70_dup_fu_1233_p2;
reg   [2:0] indvars_iv_next70_dup_reg_2281;
wire   [15:0] add_ln51_2_fu_1295_p2;
reg   [15:0] add_ln51_2_reg_2286;
wire   [8:0] zext_ln42_fu_1301_p1;
reg   [8:0] zext_ln42_reg_2293;
wire   [15:0] zext_ln51_12_fu_1329_p1;
reg   [15:0] zext_ln51_12_reg_2301;
wire   [0:0] icmp_ln42_1_fu_1345_p2;
reg   [0:0] icmp_ln42_1_reg_2319;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter1_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter3_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter4_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter5_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter6_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter7_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter1_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter3_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter4_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter5_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter6_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter7_reg;
reg   [0:0] tmp_reg_2335;
reg   [0:0] tmp_reg_2335_pp0_iter1_reg;
reg   [0:0] tmp_reg_2335_pp0_iter2_reg;
reg   [0:0] tmp_reg_2335_pp0_iter3_reg;
reg   [0:0] tmp_reg_2335_pp0_iter4_reg;
reg   [0:0] tmp_reg_2335_pp0_iter5_reg;
reg   [0:0] tmp_reg_2335_pp0_iter6_reg;
reg   [0:0] tmp_reg_2335_pp0_iter7_reg;
wire   [15:0] zext_ln51_18_fu_1399_p1;
reg   [15:0] zext_ln51_18_reg_2340;
wire   [0:0] icmp_ln51_fu_1415_p2;
reg   [0:0] icmp_ln51_reg_2358;
wire   [8:0] select_ln51_1_fu_1443_p3;
reg   [8:0] select_ln51_1_reg_2364;
reg   [0:0] tmp_30_reg_2369;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_11_reg_2375;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_13_reg_2380;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_21_reg_2395;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_23_reg_2400;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_31_reg_2415;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_33_reg_2420;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_41_reg_2435;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_43_reg_2440;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_51_reg_2455;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_53_reg_2460;
wire   [31:0] tmp_2_fu_1536_p4;
reg   [31:0] tmp_2_reg_2475;
wire   [15:0] zext_ln51_24_fu_1545_p1;
reg   [15:0] zext_ln51_24_reg_2480;
wire   [15:0] zext_ln51_31_fu_1583_p1;
reg   [15:0] zext_ln51_31_reg_2498;
reg   [0:0] tmp_31_reg_2516;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_15_reg_2522;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_17_reg_2527;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_25_reg_2537;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_27_reg_2542;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_35_reg_2552;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_37_reg_2557;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_45_reg_2567;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_47_reg_2572;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_55_reg_2582;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_57_reg_2587;
wire   [15:0] add_ln51_4_fu_1687_p2;
reg   [15:0] add_ln51_4_reg_2597;
wire   [15:0] zext_ln51_38_fu_1728_p1;
reg   [15:0] zext_ln51_38_reg_2615;
reg   [0:0] tmp_32_reg_2633;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_19_reg_2639;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_29_reg_2644;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_39_reg_2649;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_49_reg_2654;
reg   [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_w_59_reg_2659;
reg   [31:0] mul_reg_2684;
reg   [31:0] mul_s_reg_2689;
wire   [15:0] add_ln51_6_fu_1858_p2;
reg   [15:0] add_ln51_6_reg_2714;
reg   [31:0] mul_5_reg_2741;
reg   [31:0] mul_6_reg_2746;
reg   [31:0] mul_7_reg_2771;
reg   [31:0] mul_7_reg_2771_pp0_iter1_reg;
reg   [31:0] mul_1_reg_2776;
reg   [31:0] mul_1_reg_2776_pp0_iter1_reg;
wire   [15:0] add_ln51_8_fu_1982_p2;
reg   [15:0] add_ln51_8_reg_2781;
wire   [15:0] add_ln51_10_fu_2034_p2;
reg   [15:0] add_ln51_10_reg_2789;
reg   [31:0] mul_1_1_reg_2818;
reg   [31:0] mul_1_1_reg_2818_pp0_iter1_reg;
reg   [31:0] mul_1_2_reg_2823;
reg   [31:0] mul_1_2_reg_2823_pp0_iter1_reg;
reg   [31:0] mul_1_3_reg_2848;
reg   [31:0] mul_1_3_reg_2848_pp0_iter1_reg;
reg   [31:0] mul_1_3_reg_2848_pp0_iter2_reg;
reg   [31:0] mul_1_4_reg_2853;
reg   [31:0] mul_1_4_reg_2853_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_2853_pp0_iter2_reg;
wire   [15:0] add_ln51_15_fu_2081_p2;
reg   [15:0] add_ln51_15_reg_2858;
wire   [15:0] add_ln51_21_fu_2085_p2;
reg   [15:0] add_ln51_21_reg_2863;
wire   [15:0] add_ln51_26_fu_2089_p2;
reg   [15:0] add_ln51_26_reg_2868;
wire   [15:0] add_ln51_32_fu_2103_p2;
reg   [15:0] add_ln51_32_reg_2878;
wire   [15:0] add_ln51_38_fu_2117_p2;
reg   [15:0] add_ln51_38_reg_2893;
reg   [31:0] mul_2_reg_2903;
reg   [31:0] mul_2_reg_2903_pp0_iter1_reg;
reg   [31:0] mul_2_reg_2903_pp0_iter2_reg;
reg   [31:0] mul_2_1_reg_2908;
reg   [31:0] mul_2_1_reg_2908_pp0_iter1_reg;
reg   [31:0] mul_2_1_reg_2908_pp0_iter2_reg;
reg   [31:0] mul_2_2_reg_2933;
reg   [31:0] mul_2_2_reg_2933_pp0_iter1_reg;
reg   [31:0] mul_2_2_reg_2933_pp0_iter2_reg;
reg   [31:0] mul_2_2_reg_2933_pp0_iter3_reg;
reg   [31:0] mul_2_3_reg_2938;
reg   [31:0] mul_2_3_reg_2938_pp0_iter1_reg;
reg   [31:0] mul_2_3_reg_2938_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_2938_pp0_iter3_reg;
reg   [31:0] mul_2_4_reg_2963;
reg   [31:0] mul_2_4_reg_2963_pp0_iter1_reg;
reg   [31:0] mul_2_4_reg_2963_pp0_iter2_reg;
reg   [31:0] mul_2_4_reg_2963_pp0_iter3_reg;
reg   [31:0] mul_3_reg_2968;
reg   [31:0] mul_3_reg_2968_pp0_iter1_reg;
reg   [31:0] mul_3_reg_2968_pp0_iter2_reg;
reg   [31:0] mul_3_reg_2968_pp0_iter3_reg;
reg   [31:0] mul_3_1_reg_2983;
reg   [31:0] mul_3_1_reg_2983_pp0_iter1_reg;
reg   [31:0] mul_3_1_reg_2983_pp0_iter2_reg;
reg   [31:0] mul_3_1_reg_2983_pp0_iter3_reg;
reg   [31:0] mul_3_1_reg_2983_pp0_iter4_reg;
reg   [31:0] mul_3_2_reg_2988;
reg   [31:0] mul_3_2_reg_2988_pp0_iter1_reg;
reg   [31:0] mul_3_2_reg_2988_pp0_iter2_reg;
reg   [31:0] mul_3_2_reg_2988_pp0_iter3_reg;
reg   [31:0] mul_3_2_reg_2988_pp0_iter4_reg;
reg   [31:0] mul_3_3_reg_2993;
reg   [31:0] mul_3_3_reg_2993_pp0_iter2_reg;
reg   [31:0] mul_3_3_reg_2993_pp0_iter3_reg;
reg   [31:0] mul_3_3_reg_2993_pp0_iter4_reg;
reg   [31:0] mul_3_3_reg_2993_pp0_iter5_reg;
reg   [31:0] mul_3_4_reg_2998;
reg   [31:0] mul_3_4_reg_2998_pp0_iter2_reg;
reg   [31:0] mul_3_4_reg_2998_pp0_iter3_reg;
reg   [31:0] mul_3_4_reg_2998_pp0_iter4_reg;
reg   [31:0] mul_3_4_reg_2998_pp0_iter5_reg;
reg   [31:0] mul_4_reg_3003;
reg   [31:0] mul_4_reg_3003_pp0_iter2_reg;
reg   [31:0] mul_4_reg_3003_pp0_iter3_reg;
reg   [31:0] mul_4_reg_3003_pp0_iter4_reg;
reg   [31:0] mul_4_reg_3003_pp0_iter5_reg;
reg   [31:0] mul_4_reg_3003_pp0_iter6_reg;
reg   [31:0] mul_4_1_reg_3008;
reg   [31:0] mul_4_1_reg_3008_pp0_iter2_reg;
reg   [31:0] mul_4_1_reg_3008_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_3008_pp0_iter4_reg;
reg   [31:0] mul_4_1_reg_3008_pp0_iter5_reg;
reg   [31:0] mul_4_1_reg_3008_pp0_iter6_reg;
reg   [31:0] mul_4_2_reg_3013;
reg   [31:0] mul_4_2_reg_3013_pp0_iter2_reg;
reg   [31:0] mul_4_2_reg_3013_pp0_iter3_reg;
reg   [31:0] mul_4_2_reg_3013_pp0_iter4_reg;
reg   [31:0] mul_4_2_reg_3013_pp0_iter5_reg;
reg   [31:0] mul_4_2_reg_3013_pp0_iter6_reg;
reg   [31:0] mul_4_3_reg_3018;
reg   [31:0] mul_4_3_reg_3018_pp0_iter2_reg;
reg   [31:0] mul_4_3_reg_3018_pp0_iter3_reg;
reg   [31:0] mul_4_3_reg_3018_pp0_iter4_reg;
reg   [31:0] mul_4_3_reg_3018_pp0_iter5_reg;
reg   [31:0] mul_4_3_reg_3018_pp0_iter6_reg;
reg   [31:0] mul_4_4_reg_3023;
reg   [31:0] mul_4_4_reg_3023_pp0_iter2_reg;
reg   [31:0] mul_4_4_reg_3023_pp0_iter3_reg;
reg   [31:0] mul_4_4_reg_3023_pp0_iter4_reg;
reg   [31:0] mul_4_4_reg_3023_pp0_iter5_reg;
reg   [31:0] mul_4_4_reg_3023_pp0_iter6_reg;
reg   [31:0] mul_4_4_reg_3023_pp0_iter7_reg;
reg   [31:0] add52_4_3_reg_3028;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage9_subdone;
wire   [63:0] select_ln39_2_cast_fu_1191_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] select_ln39_3_cast_fu_1206_p1;
wire   [63:0] zext_ln51_13_fu_1339_p1;
wire   [63:0] tmp_51_cast_fu_1359_p1;
wire   [63:0] zext_ln51_19_fu_1409_p1;
wire   [63:0] select_ln39_4_cast_fu_1513_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] select_ln39_5_cast_fu_1527_p1;
wire   [63:0] zext_ln51_25_fu_1553_p1;
wire   [63:0] zext_ln51_32_fu_1592_p1;
wire   [63:0] select_ln39_6_cast_fu_1626_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln51_14_fu_1698_p1;
wire   [63:0] zext_ln51_39_fu_1737_p1;
wire   [63:0] zext_ln51_20_fu_1765_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln51_26_fu_1775_p1;
wire   [63:0] zext_ln51_33_fu_1785_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln51_40_fu_1795_p1;
wire   [63:0] zext_ln51_15_fu_1869_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln51_21_fu_1880_p1;
wire   [63:0] zext_ln51_27_fu_1890_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln51_34_fu_1900_p1;
wire   [63:0] zext_ln51_16_fu_2045_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln51_41_fu_2055_p1;
wire   [63:0] zext_ln51_22_fu_2065_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln51_28_fu_2075_p1;
wire   [63:0] zext_ln51_35_fu_2097_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln51_42_fu_2111_p1;
wire   [63:0] zext_ln51_17_fu_2121_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln51_23_fu_2126_p1;
wire   [63:0] zext_ln51_29_fu_2131_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln51_36_fu_2136_p1;
wire   [63:0] zext_ln51_43_fu_2141_p1;
wire    ap_block_pp0_stage13;
reg   [7:0] ctarget_fu_134;
wire   [7:0] add_ln49_fu_1373_p2;
wire    ap_loop_init;
reg   [2:0] r_fu_138;
wire   [2:0] select_ln41_1_fu_1253_p3;
reg   [10:0] indvar_flatten23_fu_142;
wire   [10:0] select_ln41_6_fu_1475_p3;
reg   [5:0] i_fu_146;
wire   [5:0] select_ln39_1_fu_1153_p3;
reg   [15:0] indvar_flatten79_fu_150;
wire   [15:0] add_ln39_1_fu_1106_p2;
wire    ap_block_pp0_stage0;
reg   [31:0] grp_fu_843_p0;
reg   [31:0] grp_fu_843_p1;
reg   [31:0] grp_fu_847_p0;
reg   [31:0] grp_fu_847_p1;
reg   [31:0] grp_fu_851_p0;
reg   [31:0] grp_fu_851_p1;
reg   [31:0] grp_fu_855_p0;
reg   [31:0] grp_fu_855_p1;
wire   [7:0] tmp_26_fu_1086_p3;
wire   [7:0] i_cast_fu_1082_p1;
wire   [5:0] add_ln39_fu_1115_p2;
wire   [7:0] tmp_27_fu_1139_p3;
wire   [7:0] add_ln39_cast_fu_1135_p1;
wire   [8:0] tmp_28_fu_1165_p3;
wire   [9:0] zext_ln51_1_fu_1173_p1;
wire   [9:0] zext_ln51_fu_1161_p1;
wire   [7:0] empty_70_fu_1147_p2;
wire   [7:0] empty_fu_1094_p2;
wire   [7:0] add_ln39_2_fu_1200_p2;
wire   [0:0] icmp_ln42_fu_1221_p2;
wire   [0:0] xor_ln39_fu_1215_p2;
wire   [0:0] or_ln41_fu_1239_p2;
wire   [9:0] zext_ln51_2_fu_1261_p1;
wire   [9:0] add_ln51_1_fu_1265_p2;
wire   [8:0] trunc_ln51_fu_1271_p1;
wire   [10:0] p_shl3_fu_1283_p3;
wire   [15:0] p_shl2_fu_1275_p3;
wire   [15:0] zext_ln51_3_fu_1291_p1;
wire   [7:0] select_ln41_fu_1245_p3;
wire   [0:0] icmp_ln42_2_fu_1309_p2;
wire   [7:0] add_ln42_fu_1315_p2;
wire   [7:0] select_ln42_fu_1321_p3;
wire   [15:0] add_ln51_11_fu_1333_p2;
wire   [6:0] trunc_ln42_fu_1305_p1;
wire   [9:0] tmp_29_fu_1351_p3;
wire   [0:0] icmp_ln51_1_fu_1379_p2;
wire   [7:0] add_ln51_16_fu_1385_p2;
wire   [7:0] select_ln51_fu_1391_p3;
wire   [15:0] add_ln51_17_fu_1403_p2;
wire   [8:0] add_ln49_1_fu_1421_p2;
wire   [7:0] xor_ln51_fu_1433_p2;
wire   [0:0] icmp_ln51_2_fu_1427_p2;
wire  signed [8:0] sext_ln51_fu_1439_p1;
wire   [8:0] mul_ln51_fu_1455_p0;
wire   [10:0] mul_ln51_fu_1455_p1;
wire   [18:0] mul_ln51_fu_1455_p2;
wire   [10:0] add_ln41_fu_1469_p2;
wire   [7:0] add_ln39_3_fu_1508_p2;
wire   [7:0] add_ln39_4_fu_1522_p2;
wire   [15:0] add_ln51_22_fu_1548_p2;
wire   [8:0] add_ln49_2_fu_1559_p2;
wire   [0:0] icmp_ln51_3_fu_1564_p2;
wire   [8:0] add_ln51_27_fu_1570_p2;
wire   [8:0] select_ln51_2_fu_1575_p3;
wire   [15:0] add_ln51_28_fu_1587_p2;
wire   [8:0] mul_ln51_1_fu_1602_p0;
wire   [10:0] mul_ln51_1_fu_1602_p1;
wire   [18:0] mul_ln51_1_fu_1602_p2;
wire   [7:0] add_ln39_5_fu_1621_p2;
wire   [2:0] indvars_iv_next70_fu_1616_p2;
wire   [2:0] indvars_iv_next70_mid1_fu_1642_p2;
wire   [2:0] select_ln39_3_fu_1635_p3;
wire   [2:0] select_ln41_2_fu_1647_p3;
wire   [9:0] zext_ln51_4_fu_1654_p1;
wire   [9:0] add_ln51_3_fu_1658_p2;
wire   [8:0] trunc_ln51_1_fu_1663_p1;
wire   [10:0] p_shl5_fu_1675_p3;
wire   [15:0] p_shl4_fu_1667_p3;
wire   [15:0] zext_ln51_5_fu_1683_p1;
wire   [15:0] add_ln51_12_fu_1693_p2;
wire   [8:0] add_ln49_3_fu_1704_p2;
wire   [0:0] icmp_ln51_4_fu_1709_p2;
wire   [8:0] add_ln51_33_fu_1715_p2;
wire   [8:0] select_ln51_3_fu_1720_p3;
wire   [15:0] add_ln51_34_fu_1732_p2;
wire   [8:0] mul_ln51_2_fu_1747_p0;
wire   [10:0] mul_ln51_2_fu_1747_p1;
wire   [18:0] mul_ln51_2_fu_1747_p2;
wire   [15:0] add_ln51_18_fu_1761_p2;
wire   [15:0] add_ln51_23_fu_1771_p2;
wire   [15:0] add_ln51_29_fu_1781_p2;
wire   [15:0] add_ln51_35_fu_1791_p2;
wire   [2:0] empty_67_fu_1801_p2;
wire   [2:0] p_mid1_fu_1813_p2;
wire   [2:0] select_ln39_4_fu_1806_p3;
wire   [2:0] select_ln41_3_fu_1818_p3;
wire   [9:0] zext_ln51_6_fu_1825_p1;
wire   [9:0] add_ln51_5_fu_1829_p2;
wire   [8:0] trunc_ln51_2_fu_1834_p1;
wire   [10:0] p_shl7_fu_1846_p3;
wire   [15:0] p_shl6_fu_1838_p3;
wire   [15:0] zext_ln51_7_fu_1854_p1;
wire   [15:0] add_ln51_13_fu_1864_p2;
wire   [15:0] add_ln51_19_fu_1875_p2;
wire   [15:0] add_ln51_24_fu_1886_p2;
wire   [15:0] add_ln51_30_fu_1896_p2;
wire   [3:0] zext_ln41_fu_1906_p1;
wire   [2:0] empty_68_fu_1909_p2;
wire   [3:0] empty_69_fu_1914_p2;
wire   [2:0] p_mid119_fu_1937_p2;
wire   [2:0] select_ln39_5_fu_1920_p3;
wire   [2:0] select_ln41_4_fu_1942_p3;
wire   [9:0] zext_ln51_8_fu_1949_p1;
wire   [9:0] add_ln51_7_fu_1953_p2;
wire   [8:0] trunc_ln51_3_fu_1958_p1;
wire   [10:0] p_shl9_fu_1970_p3;
wire   [15:0] p_shl8_fu_1962_p3;
wire   [15:0] zext_ln51_9_fu_1978_p1;
wire   [3:0] zext_ln41_1_fu_1934_p1;
wire   [3:0] p_mid121_fu_1988_p2;
wire   [3:0] select_ln39_6_fu_1927_p3;
wire   [3:0] select_ln41_5_fu_1994_p3;
wire   [9:0] zext_ln51_10_fu_2001_p1;
wire   [9:0] add_ln51_9_fu_2005_p2;
wire   [8:0] trunc_ln51_4_fu_2010_p1;
wire   [10:0] p_shl1_fu_2022_p3;
wire   [15:0] p_shl_fu_2014_p3;
wire   [15:0] zext_ln51_11_fu_2030_p1;
wire   [15:0] add_ln51_14_fu_2040_p2;
wire   [15:0] add_ln51_36_fu_2051_p2;
wire   [15:0] add_ln51_20_fu_2061_p2;
wire   [15:0] add_ln51_25_fu_2071_p2;
wire   [15:0] add_ln51_31_fu_2093_p2;
wire   [15:0] add_ln51_37_fu_2107_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter6_stage9;
reg    ap_idle_pp0_0to5;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [13:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to7;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage3_00001;
wire   [18:0] mul_ln51_1_fu_1602_p00;
wire   [18:0] mul_ln51_2_fu_1747_p00;
wire   [18:0] mul_ln51_fu_1455_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U377(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(icmp_ln42_1_reg_2319),
    .dout(grp_fu_859_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U378(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(icmp_ln51_reg_2358),
    .dout(grp_fu_868_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U379(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_30_reg_2369),
    .dout(grp_fu_877_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U380(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_31_reg_2516),
    .dout(grp_fu_886_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U381(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_32_reg_2633),
    .dout(grp_fu_895_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U382(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(icmp_ln42_1_reg_2319),
    .dout(grp_fu_904_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U383(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(icmp_ln51_reg_2358),
    .dout(grp_fu_913_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U384(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_30_reg_2369),
    .dout(grp_fu_922_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U385(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_31_reg_2516),
    .dout(grp_fu_931_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U386(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_32_reg_2633),
    .dout(grp_fu_940_p4)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U387(
    .din0(mul_ln51_fu_1455_p0),
    .din1(mul_ln51_fu_1455_p1),
    .dout(mul_ln51_fu_1455_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U388(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0),
    .din2(tmp_reg_2335),
    .dout(tmp_2_fu_1536_p4)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U389(
    .din0(mul_ln51_1_fu_1602_p0),
    .din1(mul_ln51_1_fu_1602_p1),
    .dout(mul_ln51_1_fu_1602_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U390(
    .din0(mul_ln51_2_fu_1747_p0),
    .din1(mul_ln51_2_fu_1747_p1),
    .dout(mul_ln51_2_fu_1747_p2)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage13),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage13)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage9) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage9) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage9) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage9) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage9) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter6_stage9) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ctarget_fu_134 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1100_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ctarget_fu_134 <= add_ln49_fu_1373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_146 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1100_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_146 <= select_ln39_1_fu_1153_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten23_fu_142 <= 11'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1100_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten23_fu_142 <= select_ln41_6_fu_1475_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten79_fu_150 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1100_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten79_fu_150 <= add_ln39_1_fu_1106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_138 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1100_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_138 <= select_ln41_1_fu_1253_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add52_4_3_reg_3028 <= grp_fu_1363_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln51_10_reg_2789[15 : 1] <= add_ln51_10_fu_2034_p2[15 : 1];
        add_ln51_8_reg_2781[15 : 1] <= add_ln51_8_fu_1982_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln51_15_reg_2858 <= add_ln51_15_fu_2081_p2;
        add_ln51_21_reg_2863 <= add_ln51_21_fu_2085_p2;
        add_ln51_26_reg_2868 <= add_ln51_26_fu_2089_p2;
        add_ln51_32_reg_2878 <= add_ln51_32_fu_2103_p2;
        add_ln51_38_reg_2893 <= add_ln51_38_fu_2117_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln51_2_reg_2286[15 : 1] <= add_ln51_2_fu_1295_p2[15 : 1];
        add_ln51_reg_2208 <= add_ln51_fu_1177_p2;
        and_ln39_reg_2273 <= and_ln39_fu_1227_p2;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325 <= tmp_51_cast_fu_1359_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330 <= tmp_51_cast_fu_1359_p1;
        icmp_ln41_reg_2193 <= icmp_ln41_fu_1121_p2;
        icmp_ln42_1_reg_2319 <= icmp_ln42_1_fu_1345_p2;
        icmp_ln51_reg_2358 <= icmp_ln51_fu_1415_p2;
        indvars_iv_next70_dup_reg_2281 <= indvars_iv_next70_dup_fu_1233_p2;
        select_ln39_2_reg_2216 <= select_ln39_2_fu_1183_p3;
        select_ln39_reg_2201 <= select_ln39_fu_1127_p3;
        select_ln51_1_reg_2364 <= select_ln51_1_fu_1443_p3;
        tmp_30_reg_2369 <= mul_ln51_fu_1455_p2[32'd17];
        tmp_reg_2335 <= select_ln41_fu_1245_p3[32'd7];
        zext_ln42_reg_2293[7 : 0] <= zext_ln42_fu_1301_p1[7 : 0];
        zext_ln51_12_reg_2301[7 : 0] <= zext_ln51_12_fu_1329_p1[7 : 0];
        zext_ln51_18_reg_2340[7 : 0] <= zext_ln51_18_fu_1399_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln51_4_reg_2597[15 : 1] <= add_ln51_4_fu_1687_p2[15 : 1];
        tmp_32_reg_2633 <= mul_ln51_2_fu_1747_p2[32'd17];
        zext_ln51_38_reg_2615[8 : 0] <= zext_ln51_38_fu_1728_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln51_6_reg_2714[15 : 1] <= add_ln51_6_fu_1858_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter1_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter1_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter3_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter2_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter4_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter3_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter5_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter4_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter6_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter5_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter7_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter6_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter1_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter1_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter3_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter2_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter4_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter3_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter5_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter4_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter6_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter5_reg;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter7_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter6_reg;
        icmp_ln39_reg_2189 <= icmp_ln39_fu_1100_p2;
        icmp_ln39_reg_2189_pp0_iter1_reg <= icmp_ln39_reg_2189;
        icmp_ln39_reg_2189_pp0_iter2_reg <= icmp_ln39_reg_2189_pp0_iter1_reg;
        icmp_ln39_reg_2189_pp0_iter3_reg <= icmp_ln39_reg_2189_pp0_iter2_reg;
        icmp_ln39_reg_2189_pp0_iter4_reg <= icmp_ln39_reg_2189_pp0_iter3_reg;
        icmp_ln39_reg_2189_pp0_iter5_reg <= icmp_ln39_reg_2189_pp0_iter4_reg;
        icmp_ln39_reg_2189_pp0_iter6_reg <= icmp_ln39_reg_2189_pp0_iter5_reg;
        mul_4_1_reg_3008_pp0_iter2_reg <= mul_4_1_reg_3008;
        mul_4_1_reg_3008_pp0_iter3_reg <= mul_4_1_reg_3008_pp0_iter2_reg;
        mul_4_1_reg_3008_pp0_iter4_reg <= mul_4_1_reg_3008_pp0_iter3_reg;
        mul_4_1_reg_3008_pp0_iter5_reg <= mul_4_1_reg_3008_pp0_iter4_reg;
        mul_4_1_reg_3008_pp0_iter6_reg <= mul_4_1_reg_3008_pp0_iter5_reg;
        mul_4_reg_3003_pp0_iter2_reg <= mul_4_reg_3003;
        mul_4_reg_3003_pp0_iter3_reg <= mul_4_reg_3003_pp0_iter2_reg;
        mul_4_reg_3003_pp0_iter4_reg <= mul_4_reg_3003_pp0_iter3_reg;
        mul_4_reg_3003_pp0_iter5_reg <= mul_4_reg_3003_pp0_iter4_reg;
        mul_4_reg_3003_pp0_iter6_reg <= mul_4_reg_3003_pp0_iter5_reg;
        r_2_reg_2181 <= r_fu_138;
        tmp_reg_2335_pp0_iter1_reg <= tmp_reg_2335;
        tmp_reg_2335_pp0_iter2_reg <= tmp_reg_2335_pp0_iter1_reg;
        tmp_reg_2335_pp0_iter3_reg <= tmp_reg_2335_pp0_iter2_reg;
        tmp_reg_2335_pp0_iter4_reg <= tmp_reg_2335_pp0_iter3_reg;
        tmp_reg_2335_pp0_iter5_reg <= tmp_reg_2335_pp0_iter4_reg;
        tmp_reg_2335_pp0_iter6_reg <= tmp_reg_2335_pp0_iter5_reg;
        tmp_reg_2335_pp0_iter7_reg <= tmp_reg_2335_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_11_reg_2375 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_13_reg_2380 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_21_reg_2395 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_23_reg_2400 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_31_reg_2415 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_33_reg_2420 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_41_reg_2435 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_43_reg_2440 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_51_reg_2455 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_53_reg_2460 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_15_reg_2522 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_17_reg_2527 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_25_reg_2537 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_27_reg_2542 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_35_reg_2552 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_37_reg_2557 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_45_reg_2567 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_47_reg_2572 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_55_reg_2582 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_q1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_57_reg_2587 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_19_reg_2639 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_29_reg_2644 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_39_reg_2649 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_49_reg_2654 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_q0;
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_59_reg_2659 <= conv3_float_255_255_float_32_5_5_float_float_255_255_w_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_1_1_reg_2818 <= grp_fu_1367_p_dout0;
        mul_1_2_reg_2823 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_1_1_reg_2818_pp0_iter1_reg <= mul_1_1_reg_2818;
        mul_1_2_reg_2823_pp0_iter1_reg <= mul_1_2_reg_2823;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_1_3_reg_2848 <= grp_fu_1367_p_dout0;
        mul_1_4_reg_2853 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_1_3_reg_2848_pp0_iter1_reg <= mul_1_3_reg_2848;
        mul_1_3_reg_2848_pp0_iter2_reg <= mul_1_3_reg_2848_pp0_iter1_reg;
        mul_1_4_reg_2853_pp0_iter1_reg <= mul_1_4_reg_2853;
        mul_1_4_reg_2853_pp0_iter2_reg <= mul_1_4_reg_2853_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_1_reg_2776 <= grp_fu_1371_p_dout0;
        mul_7_reg_2771 <= grp_fu_1367_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_1_reg_2776_pp0_iter1_reg <= mul_1_reg_2776;
        mul_7_reg_2771_pp0_iter1_reg <= mul_7_reg_2771;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_2_1_reg_2908 <= grp_fu_1371_p_dout0;
        mul_2_reg_2903 <= grp_fu_1367_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_2_1_reg_2908_pp0_iter1_reg <= mul_2_1_reg_2908;
        mul_2_1_reg_2908_pp0_iter2_reg <= mul_2_1_reg_2908_pp0_iter1_reg;
        mul_2_reg_2903_pp0_iter1_reg <= mul_2_reg_2903;
        mul_2_reg_2903_pp0_iter2_reg <= mul_2_reg_2903_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_2_2_reg_2933 <= grp_fu_1367_p_dout0;
        mul_2_3_reg_2938 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_2_2_reg_2933_pp0_iter1_reg <= mul_2_2_reg_2933;
        mul_2_2_reg_2933_pp0_iter2_reg <= mul_2_2_reg_2933_pp0_iter1_reg;
        mul_2_2_reg_2933_pp0_iter3_reg <= mul_2_2_reg_2933_pp0_iter2_reg;
        mul_2_3_reg_2938_pp0_iter1_reg <= mul_2_3_reg_2938;
        mul_2_3_reg_2938_pp0_iter2_reg <= mul_2_3_reg_2938_pp0_iter1_reg;
        mul_2_3_reg_2938_pp0_iter3_reg <= mul_2_3_reg_2938_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_2_4_reg_2963 <= grp_fu_1367_p_dout0;
        mul_3_reg_2968 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_2_4_reg_2963_pp0_iter1_reg <= mul_2_4_reg_2963;
        mul_2_4_reg_2963_pp0_iter2_reg <= mul_2_4_reg_2963_pp0_iter1_reg;
        mul_2_4_reg_2963_pp0_iter3_reg <= mul_2_4_reg_2963_pp0_iter2_reg;
        mul_3_reg_2968_pp0_iter1_reg <= mul_3_reg_2968;
        mul_3_reg_2968_pp0_iter2_reg <= mul_3_reg_2968_pp0_iter1_reg;
        mul_3_reg_2968_pp0_iter3_reg <= mul_3_reg_2968_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_3_1_reg_2983 <= grp_fu_1367_p_dout0;
        mul_3_2_reg_2988 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_3_1_reg_2983_pp0_iter1_reg <= mul_3_1_reg_2983;
        mul_3_1_reg_2983_pp0_iter2_reg <= mul_3_1_reg_2983_pp0_iter1_reg;
        mul_3_1_reg_2983_pp0_iter3_reg <= mul_3_1_reg_2983_pp0_iter2_reg;
        mul_3_1_reg_2983_pp0_iter4_reg <= mul_3_1_reg_2983_pp0_iter3_reg;
        mul_3_2_reg_2988_pp0_iter1_reg <= mul_3_2_reg_2988;
        mul_3_2_reg_2988_pp0_iter2_reg <= mul_3_2_reg_2988_pp0_iter1_reg;
        mul_3_2_reg_2988_pp0_iter3_reg <= mul_3_2_reg_2988_pp0_iter2_reg;
        mul_3_2_reg_2988_pp0_iter4_reg <= mul_3_2_reg_2988_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_3_3_reg_2993 <= grp_fu_1367_p_dout0;
        mul_3_4_reg_2998 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_3_3_reg_2993_pp0_iter2_reg <= mul_3_3_reg_2993;
        mul_3_3_reg_2993_pp0_iter3_reg <= mul_3_3_reg_2993_pp0_iter2_reg;
        mul_3_3_reg_2993_pp0_iter4_reg <= mul_3_3_reg_2993_pp0_iter3_reg;
        mul_3_3_reg_2993_pp0_iter5_reg <= mul_3_3_reg_2993_pp0_iter4_reg;
        mul_3_4_reg_2998_pp0_iter2_reg <= mul_3_4_reg_2998;
        mul_3_4_reg_2998_pp0_iter3_reg <= mul_3_4_reg_2998_pp0_iter2_reg;
        mul_3_4_reg_2998_pp0_iter4_reg <= mul_3_4_reg_2998_pp0_iter3_reg;
        mul_3_4_reg_2998_pp0_iter5_reg <= mul_3_4_reg_2998_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_4_1_reg_3008 <= grp_fu_1371_p_dout0;
        mul_4_reg_3003 <= grp_fu_1367_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_2_reg_3013 <= grp_fu_1367_p_dout0;
        mul_4_3_reg_3018 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_2_reg_3013_pp0_iter2_reg <= mul_4_2_reg_3013;
        mul_4_2_reg_3013_pp0_iter3_reg <= mul_4_2_reg_3013_pp0_iter2_reg;
        mul_4_2_reg_3013_pp0_iter4_reg <= mul_4_2_reg_3013_pp0_iter3_reg;
        mul_4_2_reg_3013_pp0_iter5_reg <= mul_4_2_reg_3013_pp0_iter4_reg;
        mul_4_2_reg_3013_pp0_iter6_reg <= mul_4_2_reg_3013_pp0_iter5_reg;
        mul_4_3_reg_3018_pp0_iter2_reg <= mul_4_3_reg_3018;
        mul_4_3_reg_3018_pp0_iter3_reg <= mul_4_3_reg_3018_pp0_iter2_reg;
        mul_4_3_reg_3018_pp0_iter4_reg <= mul_4_3_reg_3018_pp0_iter3_reg;
        mul_4_3_reg_3018_pp0_iter5_reg <= mul_4_3_reg_3018_pp0_iter4_reg;
        mul_4_3_reg_3018_pp0_iter6_reg <= mul_4_3_reg_3018_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_4_4_reg_3023 <= grp_fu_1367_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_4_4_reg_3023_pp0_iter2_reg <= mul_4_4_reg_3023;
        mul_4_4_reg_3023_pp0_iter3_reg <= mul_4_4_reg_3023_pp0_iter2_reg;
        mul_4_4_reg_3023_pp0_iter4_reg <= mul_4_4_reg_3023_pp0_iter3_reg;
        mul_4_4_reg_3023_pp0_iter5_reg <= mul_4_4_reg_3023_pp0_iter4_reg;
        mul_4_4_reg_3023_pp0_iter6_reg <= mul_4_4_reg_3023_pp0_iter5_reg;
        mul_4_4_reg_3023_pp0_iter7_reg <= mul_4_4_reg_3023_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_5_reg_2741 <= grp_fu_1367_p_dout0;
        mul_6_reg_2746 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_reg_2684 <= grp_fu_1367_p_dout0;
        mul_s_reg_2689 <= grp_fu_1371_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1000 <= grp_fu_1359_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1005 <= grp_fu_1359_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1010 <= grp_fu_1359_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1016 <= grp_fu_1363_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1023 <= grp_fu_1363_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1028 <= grp_fu_1363_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1034 <= grp_fu_1359_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1039 <= grp_fu_1359_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_949 <= grp_fu_859_p4;
        reg_954 <= grp_fu_868_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_959 <= grp_fu_877_p4;
        reg_964 <= grp_fu_886_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_969 <= grp_fu_895_p4;
        reg_974 <= grp_fu_904_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_979 <= grp_fu_913_p4;
        reg_984 <= grp_fu_922_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_989 <= grp_fu_931_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_994 <= grp_fu_940_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_2189 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_2_reg_2475 <= tmp_2_fu_1536_p4;
        tmp_31_reg_2516 <= mul_ln51_1_fu_1602_p2[32'd17];
        zext_ln51_24_reg_2480[8 : 0] <= zext_ln51_24_fu_1545_p1[8 : 0];
        zext_ln51_31_reg_2498[8 : 0] <= zext_ln51_31_fu_1583_p1[8 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_2189 == 1'd1) & (1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_condition_exit_pp0_iter0_stage13 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (icmp_ln39_reg_2189_pp0_iter6_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_condition_exit_pp0_iter6_stage9 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter6_stage9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to7 = 1'b1;
    end else begin
        ap_idle_pp0_1to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_43_fu_2141_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_36_fu_2136_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_23_fu_2126_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_42_fu_2111_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_28_fu_2075_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_16_fu_2045_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_34_fu_1900_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_21_fu_1880_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_40_fu_1795_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_26_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_14_fu_1698_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_32_fu_1592_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln51_19_fu_1409_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_29_fu_2131_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_17_fu_2121_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_35_fu_2097_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_22_fu_2065_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_41_fu_2055_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_27_fu_1890_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_15_fu_1869_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_33_fu_1785_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_20_fu_1765_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_39_fu_1737_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_25_fu_1553_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln51_13_fu_1339_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_43_fu_2141_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_36_fu_2136_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_23_fu_2126_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_42_fu_2111_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_28_fu_2075_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_16_fu_2045_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_34_fu_1900_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_21_fu_1880_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_40_fu_1795_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_26_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_14_fu_1698_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_32_fu_1592_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln51_19_fu_1409_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_29_fu_2131_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_17_fu_2121_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_35_fu_2097_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_22_fu_2065_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_41_fu_2055_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_27_fu_1890_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_15_fu_1869_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_33_fu_1785_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_20_fu_1765_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_39_fu_1737_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_25_fu_1553_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln51_13_fu_1339_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage12_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_2325_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = tmp_51_cast_fu_1359_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_reg_2335_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_2330_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = tmp_51_cast_fu_1359_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_reg_2335_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = select_ln39_6_cast_fu_1626_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = select_ln39_5_cast_fu_1527_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = select_ln39_3_cast_fu_1206_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1 = select_ln39_4_cast_fu_1513_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1 = select_ln39_2_cast_fu_1191_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = select_ln39_6_cast_fu_1626_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = select_ln39_5_cast_fu_1527_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = select_ln39_3_cast_fu_1206_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1 = select_ln39_4_cast_fu_1513_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1 = select_ln39_2_cast_fu_1191_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = select_ln39_6_cast_fu_1626_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = select_ln39_5_cast_fu_1527_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = select_ln39_3_cast_fu_1206_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1 = select_ln39_4_cast_fu_1513_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1 = select_ln39_2_cast_fu_1191_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = select_ln39_6_cast_fu_1626_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = select_ln39_5_cast_fu_1527_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = select_ln39_3_cast_fu_1206_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1 = select_ln39_4_cast_fu_1513_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1 = select_ln39_2_cast_fu_1191_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = select_ln39_6_cast_fu_1626_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = select_ln39_5_cast_fu_1527_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = select_ln39_3_cast_fu_1206_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1 = select_ln39_4_cast_fu_1513_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1 = select_ln39_2_cast_fu_1191_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_843_p0 = reg_1039;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_843_p0 = reg_1034;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_843_p0 = reg_1010;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_843_p0 = reg_1028;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_843_p0 = reg_1005;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_843_p0 = reg_1000;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_843_p0 = tmp_2_reg_2475;
    end else begin
        grp_fu_843_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_843_p1 = mul_4_reg_3003_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_843_p1 = mul_3_4_reg_2998_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_843_p1 = mul_3_3_reg_2993_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_843_p1 = mul_3_2_reg_2988_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_843_p1 = mul_3_1_reg_2983_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_843_p1 = mul_3_reg_2968_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_843_p1 = mul_2_4_reg_2963_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_843_p1 = mul_1_1_reg_2818_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_843_p1 = mul_1_reg_2776_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_843_p1 = mul_7_reg_2771_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_843_p1 = mul_6_reg_2746;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_843_p1 = mul_5_reg_2741;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_843_p1 = mul_s_reg_2689;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_843_p1 = mul_reg_2684;
    end else begin
        grp_fu_843_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_847_p0 = add52_4_3_reg_3028;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_847_p0 = reg_1028;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_847_p0 = reg_1039;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_847_p0 = reg_1023;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_847_p0 = reg_1016;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_847_p0 = reg_1010;
    end else begin
        grp_fu_847_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_847_p1 = mul_4_4_reg_3023_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_847_p1 = mul_4_3_reg_3018_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_847_p1 = mul_4_2_reg_3013_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_847_p1 = mul_4_1_reg_3008_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_847_p1 = mul_2_3_reg_2938_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_847_p1 = mul_2_2_reg_2933_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_847_p1 = mul_2_1_reg_2908_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_847_p1 = mul_2_reg_2903_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_847_p1 = mul_1_4_reg_2853_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_847_p1 = mul_1_3_reg_2848_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_847_p1 = mul_1_2_reg_2823_pp0_iter1_reg;
    end else begin
        grp_fu_847_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_59_reg_2659;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_55_reg_2582;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_51_reg_2455;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_47_reg_2572;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_43_reg_2440;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_39_reg_2649;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_35_reg_2552;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_31_reg_2415;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_27_reg_2542;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_23_reg_2400;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_19_reg_2639;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_15_reg_2522;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_851_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_11_reg_2375;
    end else begin
        grp_fu_851_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_851_p1 = reg_994;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_851_p1 = reg_989;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_851_p1 = reg_979;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_851_p1 = reg_969;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_851_p1 = reg_959;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_851_p1 = reg_949;
    end else begin
        grp_fu_851_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_57_reg_2587;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_53_reg_2460;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_49_reg_2654;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_45_reg_2567;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_41_reg_2435;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_37_reg_2557;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_33_reg_2420;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_29_reg_2644;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_25_reg_2537;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_21_reg_2395;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_17_reg_2527;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_855_p0 = conv3_float_255_255_float_32_5_5_float_float_255_255_w_13_reg_2380;
    end else begin
        grp_fu_855_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_855_p1 = reg_994;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_855_p1 = reg_984;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_855_p1 = reg_974;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_855_p1 = reg_964;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_855_p1 = reg_954;
    end else begin
        grp_fu_855_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to7 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter6_stage9) & (ap_idle_pp0_0to5 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_1_fu_1106_p2 = (indvar_flatten79_fu_150 + 16'd1);

assign add_ln39_2_fu_1200_p2 = (select_ln39_2_fu_1183_p3 + 8'd1);

assign add_ln39_3_fu_1508_p2 = (select_ln39_2_reg_2216 + 8'd2);

assign add_ln39_4_fu_1522_p2 = (select_ln39_2_reg_2216 + 8'd3);

assign add_ln39_5_fu_1621_p2 = (select_ln39_2_reg_2216 + 8'd4);

assign add_ln39_cast_fu_1135_p1 = add_ln39_fu_1115_p2;

assign add_ln39_fu_1115_p2 = (i_fu_146 + 6'd1);

assign add_ln41_fu_1469_p2 = (indvar_flatten23_fu_142 + 11'd1);

assign add_ln42_fu_1315_p2 = (select_ln41_fu_1245_p3 + 8'd126);

assign add_ln49_1_fu_1421_p2 = (zext_ln42_fu_1301_p1 + 9'd2);

assign add_ln49_2_fu_1559_p2 = (zext_ln42_reg_2293 + 9'd3);

assign add_ln49_3_fu_1704_p2 = (zext_ln42_reg_2293 + 9'd4);

assign add_ln49_fu_1373_p2 = (select_ln41_fu_1245_p3 + 8'd1);

assign add_ln51_10_fu_2034_p2 = (p_shl_fu_2014_p3 + zext_ln51_11_fu_2030_p1);

assign add_ln51_11_fu_1333_p2 = (add_ln51_2_fu_1295_p2 + zext_ln51_12_fu_1329_p1);

assign add_ln51_12_fu_1693_p2 = (add_ln51_4_fu_1687_p2 + zext_ln51_12_reg_2301);

assign add_ln51_13_fu_1864_p2 = (add_ln51_6_fu_1858_p2 + zext_ln51_12_reg_2301);

assign add_ln51_14_fu_2040_p2 = (add_ln51_8_fu_1982_p2 + zext_ln51_12_reg_2301);

assign add_ln51_15_fu_2081_p2 = (add_ln51_10_reg_2789 + zext_ln51_12_reg_2301);

assign add_ln51_16_fu_1385_p2 = (select_ln41_fu_1245_p3 + 8'd127);

assign add_ln51_17_fu_1403_p2 = (add_ln51_2_fu_1295_p2 + zext_ln51_18_fu_1399_p1);

assign add_ln51_18_fu_1761_p2 = (add_ln51_4_reg_2597 + zext_ln51_18_reg_2340);

assign add_ln51_19_fu_1875_p2 = (add_ln51_6_fu_1858_p2 + zext_ln51_18_reg_2340);

assign add_ln51_1_fu_1265_p2 = (add_ln51_fu_1177_p2 + zext_ln51_2_fu_1261_p1);

assign add_ln51_20_fu_2061_p2 = (add_ln51_8_reg_2781 + zext_ln51_18_reg_2340);

assign add_ln51_21_fu_2085_p2 = (add_ln51_10_reg_2789 + zext_ln51_18_reg_2340);

assign add_ln51_22_fu_1548_p2 = (add_ln51_2_reg_2286 + zext_ln51_24_fu_1545_p1);

assign add_ln51_23_fu_1771_p2 = (add_ln51_4_reg_2597 + zext_ln51_24_reg_2480);

assign add_ln51_24_fu_1886_p2 = (add_ln51_6_reg_2714 + zext_ln51_24_reg_2480);

assign add_ln51_25_fu_2071_p2 = (add_ln51_8_reg_2781 + zext_ln51_24_reg_2480);

assign add_ln51_26_fu_2089_p2 = (add_ln51_10_reg_2789 + zext_ln51_24_reg_2480);

assign add_ln51_27_fu_1570_p2 = ($signed(zext_ln42_reg_2293) + $signed(9'd385));

assign add_ln51_28_fu_1587_p2 = (add_ln51_2_reg_2286 + zext_ln51_31_fu_1583_p1);

assign add_ln51_29_fu_1781_p2 = (add_ln51_4_reg_2597 + zext_ln51_31_reg_2498);

assign add_ln51_2_fu_1295_p2 = (p_shl2_fu_1275_p3 + zext_ln51_3_fu_1291_p1);

assign add_ln51_30_fu_1896_p2 = (add_ln51_6_reg_2714 + zext_ln51_31_reg_2498);

assign add_ln51_31_fu_2093_p2 = (add_ln51_8_reg_2781 + zext_ln51_31_reg_2498);

assign add_ln51_32_fu_2103_p2 = (add_ln51_10_reg_2789 + zext_ln51_31_reg_2498);

assign add_ln51_33_fu_1715_p2 = ($signed(zext_ln42_reg_2293) + $signed(9'd386));

assign add_ln51_34_fu_1732_p2 = (add_ln51_2_reg_2286 + zext_ln51_38_fu_1728_p1);

assign add_ln51_35_fu_1791_p2 = (add_ln51_4_reg_2597 + zext_ln51_38_reg_2615);

assign add_ln51_36_fu_2051_p2 = (add_ln51_6_reg_2714 + zext_ln51_38_reg_2615);

assign add_ln51_37_fu_2107_p2 = (add_ln51_8_reg_2781 + zext_ln51_38_reg_2615);

assign add_ln51_38_fu_2117_p2 = (add_ln51_10_reg_2789 + zext_ln51_38_reg_2615);

assign add_ln51_3_fu_1658_p2 = (add_ln51_reg_2208 + zext_ln51_4_fu_1654_p1);

assign add_ln51_4_fu_1687_p2 = (p_shl4_fu_1667_p3 + zext_ln51_5_fu_1683_p1);

assign add_ln51_5_fu_1829_p2 = (add_ln51_reg_2208 + zext_ln51_6_fu_1825_p1);

assign add_ln51_6_fu_1858_p2 = (p_shl6_fu_1838_p3 + zext_ln51_7_fu_1854_p1);

assign add_ln51_7_fu_1953_p2 = (add_ln51_reg_2208 + zext_ln51_8_fu_1949_p1);

assign add_ln51_8_fu_1982_p2 = (p_shl8_fu_1962_p3 + zext_ln51_9_fu_1978_p1);

assign add_ln51_9_fu_2005_p2 = (add_ln51_reg_2208 + zext_ln51_10_fu_2001_p1);

assign add_ln51_fu_1177_p2 = (zext_ln51_1_fu_1173_p1 + zext_ln51_fu_1161_p1);

assign and_ln39_fu_1227_p2 = (xor_ln39_fu_1215_p2 & icmp_ln42_fu_1221_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage13;

assign conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = reg_1016;

assign conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = reg_1016;

assign empty_67_fu_1801_p2 = (r_2_reg_2181 + 3'd2);

assign empty_68_fu_1909_p2 = (r_2_reg_2181 + 3'd3);

assign empty_69_fu_1914_p2 = (zext_ln41_fu_1906_p1 + 4'd4);

assign empty_70_fu_1147_p2 = (tmp_27_fu_1139_p3 + add_ln39_cast_fu_1135_p1);

assign empty_fu_1094_p2 = (tmp_26_fu_1086_p3 + i_cast_fu_1082_p1);

assign grp_fu_1359_p_ce = 1'b1;

assign grp_fu_1359_p_din0 = grp_fu_843_p0;

assign grp_fu_1359_p_din1 = grp_fu_843_p1;

assign grp_fu_1359_p_opcode = 2'd0;

assign grp_fu_1363_p_ce = 1'b1;

assign grp_fu_1363_p_din0 = grp_fu_847_p0;

assign grp_fu_1363_p_din1 = grp_fu_847_p1;

assign grp_fu_1363_p_opcode = 2'd0;

assign grp_fu_1367_p_ce = 1'b1;

assign grp_fu_1367_p_din0 = grp_fu_851_p0;

assign grp_fu_1367_p_din1 = grp_fu_851_p1;

assign grp_fu_1371_p_ce = 1'b1;

assign grp_fu_1371_p_din0 = grp_fu_855_p0;

assign grp_fu_1371_p_din1 = grp_fu_855_p1;

assign i_cast_fu_1082_p1 = i_fu_146;

assign icmp_ln39_fu_1100_p2 = ((indvar_flatten79_fu_150 == 16'd40800) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1121_p2 = ((indvar_flatten23_fu_142 == 11'd1275) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_1345_p2 = ((select_ln41_fu_1245_p3 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_1309_p2 = ((select_ln41_fu_1245_p3 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1221_p2 = ((ctarget_fu_134 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_1379_p2 = ((add_ln49_fu_1373_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_1427_p2 = ((add_ln49_1_fu_1421_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln51_3_fu_1564_p2 = ((add_ln49_2_fu_1559_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln51_4_fu_1709_p2 = ((add_ln49_3_fu_1704_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1415_p2 = ((add_ln49_fu_1373_p2 > 8'd129) ? 1'b1 : 1'b0);

assign indvars_iv_next70_dup_fu_1233_p2 = (select_ln39_fu_1127_p3 + 3'd1);

assign indvars_iv_next70_fu_1616_p2 = (r_2_reg_2181 + 3'd1);

assign indvars_iv_next70_mid1_fu_1642_p2 = (select_ln39_reg_2201 + 3'd2);

assign mul_ln51_1_fu_1602_p0 = mul_ln51_1_fu_1602_p00;

assign mul_ln51_1_fu_1602_p00 = add_ln49_2_fu_1559_p2;

assign mul_ln51_1_fu_1602_p1 = 19'd1009;

assign mul_ln51_2_fu_1747_p0 = mul_ln51_2_fu_1747_p00;

assign mul_ln51_2_fu_1747_p00 = add_ln49_3_fu_1704_p2;

assign mul_ln51_2_fu_1747_p1 = 19'd1009;

assign mul_ln51_fu_1455_p0 = mul_ln51_fu_1455_p00;

assign mul_ln51_fu_1455_p00 = add_ln49_1_fu_1421_p2;

assign mul_ln51_fu_1455_p1 = 19'd1009;

assign or_ln41_fu_1239_p2 = (icmp_ln41_fu_1121_p2 | and_ln39_fu_1227_p2);

assign p_mid119_fu_1937_p2 = (select_ln39_reg_2201 ^ 3'd4);

assign p_mid121_fu_1988_p2 = (zext_ln41_1_fu_1934_p1 + 4'd4);

assign p_mid1_fu_1813_p2 = (select_ln39_reg_2201 + 3'd3);

assign p_shl1_fu_2022_p3 = {{add_ln51_9_fu_2005_p2}, {1'd0}};

assign p_shl2_fu_1275_p3 = {{trunc_ln51_fu_1271_p1}, {7'd0}};

assign p_shl3_fu_1283_p3 = {{add_ln51_1_fu_1265_p2}, {1'd0}};

assign p_shl4_fu_1667_p3 = {{trunc_ln51_1_fu_1663_p1}, {7'd0}};

assign p_shl5_fu_1675_p3 = {{add_ln51_3_fu_1658_p2}, {1'd0}};

assign p_shl6_fu_1838_p3 = {{trunc_ln51_2_fu_1834_p1}, {7'd0}};

assign p_shl7_fu_1846_p3 = {{add_ln51_5_fu_1829_p2}, {1'd0}};

assign p_shl8_fu_1962_p3 = {{trunc_ln51_3_fu_1958_p1}, {7'd0}};

assign p_shl9_fu_1970_p3 = {{add_ln51_7_fu_1953_p2}, {1'd0}};

assign p_shl_fu_2014_p3 = {{trunc_ln51_4_fu_2010_p1}, {7'd0}};

assign select_ln39_1_fu_1153_p3 = ((icmp_ln41_fu_1121_p2[0:0] == 1'b1) ? add_ln39_fu_1115_p2 : i_fu_146);

assign select_ln39_2_cast_fu_1191_p1 = select_ln39_2_fu_1183_p3;

assign select_ln39_2_fu_1183_p3 = ((icmp_ln41_fu_1121_p2[0:0] == 1'b1) ? empty_70_fu_1147_p2 : empty_fu_1094_p2);

assign select_ln39_3_cast_fu_1206_p1 = add_ln39_2_fu_1200_p2;

assign select_ln39_3_fu_1635_p3 = ((icmp_ln41_reg_2193[0:0] == 1'b1) ? 3'd1 : indvars_iv_next70_fu_1616_p2);

assign select_ln39_4_cast_fu_1513_p1 = add_ln39_3_fu_1508_p2;

assign select_ln39_4_fu_1806_p3 = ((icmp_ln41_reg_2193[0:0] == 1'b1) ? 3'd2 : empty_67_fu_1801_p2);

assign select_ln39_5_cast_fu_1527_p1 = add_ln39_4_fu_1522_p2;

assign select_ln39_5_fu_1920_p3 = ((icmp_ln41_reg_2193[0:0] == 1'b1) ? 3'd3 : empty_68_fu_1909_p2);

assign select_ln39_6_cast_fu_1626_p1 = add_ln39_5_fu_1621_p2;

assign select_ln39_6_fu_1927_p3 = ((icmp_ln41_reg_2193[0:0] == 1'b1) ? 4'd4 : empty_69_fu_1914_p2);

assign select_ln39_fu_1127_p3 = ((icmp_ln41_fu_1121_p2[0:0] == 1'b1) ? 3'd0 : r_fu_138);

assign select_ln41_1_fu_1253_p3 = ((and_ln39_fu_1227_p2[0:0] == 1'b1) ? indvars_iv_next70_dup_fu_1233_p2 : select_ln39_fu_1127_p3);

assign select_ln41_2_fu_1647_p3 = ((and_ln39_reg_2273[0:0] == 1'b1) ? indvars_iv_next70_mid1_fu_1642_p2 : select_ln39_3_fu_1635_p3);

assign select_ln41_3_fu_1818_p3 = ((and_ln39_reg_2273[0:0] == 1'b1) ? p_mid1_fu_1813_p2 : select_ln39_4_fu_1806_p3);

assign select_ln41_4_fu_1942_p3 = ((and_ln39_reg_2273[0:0] == 1'b1) ? p_mid119_fu_1937_p2 : select_ln39_5_fu_1920_p3);

assign select_ln41_5_fu_1994_p3 = ((and_ln39_reg_2273[0:0] == 1'b1) ? p_mid121_fu_1988_p2 : select_ln39_6_fu_1927_p3);

assign select_ln41_6_fu_1475_p3 = ((icmp_ln41_fu_1121_p2[0:0] == 1'b1) ? 11'd1 : add_ln41_fu_1469_p2);

assign select_ln41_fu_1245_p3 = ((or_ln41_fu_1239_p2[0:0] == 1'b1) ? 8'd0 : ctarget_fu_134);

assign select_ln42_fu_1321_p3 = ((icmp_ln42_2_fu_1309_p2[0:0] == 1'b1) ? select_ln41_fu_1245_p3 : add_ln42_fu_1315_p2);

assign select_ln51_1_fu_1443_p3 = ((icmp_ln51_2_fu_1427_p2[0:0] == 1'b1) ? add_ln49_1_fu_1421_p2 : sext_ln51_fu_1439_p1);

assign select_ln51_2_fu_1575_p3 = ((icmp_ln51_3_fu_1564_p2[0:0] == 1'b1) ? add_ln49_2_fu_1559_p2 : add_ln51_27_fu_1570_p2);

assign select_ln51_3_fu_1720_p3 = ((icmp_ln51_4_fu_1709_p2[0:0] == 1'b1) ? add_ln49_3_fu_1704_p2 : add_ln51_33_fu_1715_p2);

assign select_ln51_fu_1391_p3 = ((icmp_ln51_1_fu_1379_p2[0:0] == 1'b1) ? add_ln49_fu_1373_p2 : add_ln51_16_fu_1385_p2);

assign sext_ln51_fu_1439_p1 = $signed(xor_ln51_fu_1433_p2);

assign tmp_26_fu_1086_p3 = {{i_fu_146}, {2'd0}};

assign tmp_27_fu_1139_p3 = {{add_ln39_fu_1115_p2}, {2'd0}};

assign tmp_28_fu_1165_p3 = {{select_ln39_1_fu_1153_p3}, {3'd0}};

assign tmp_29_fu_1351_p3 = {{select_ln41_1_fu_1253_p3}, {trunc_ln42_fu_1305_p1}};

assign tmp_51_cast_fu_1359_p1 = tmp_29_fu_1351_p3;

assign trunc_ln42_fu_1305_p1 = select_ln41_fu_1245_p3[6:0];

assign trunc_ln51_1_fu_1663_p1 = add_ln51_3_fu_1658_p2[8:0];

assign trunc_ln51_2_fu_1834_p1 = add_ln51_5_fu_1829_p2[8:0];

assign trunc_ln51_3_fu_1958_p1 = add_ln51_7_fu_1953_p2[8:0];

assign trunc_ln51_4_fu_2010_p1 = add_ln51_9_fu_2005_p2[8:0];

assign trunc_ln51_fu_1271_p1 = add_ln51_1_fu_1265_p2[8:0];

assign xor_ln39_fu_1215_p2 = (icmp_ln41_fu_1121_p2 ^ 1'd1);

assign xor_ln51_fu_1433_p2 = (select_ln41_fu_1245_p3 ^ 8'd128);

assign zext_ln41_1_fu_1934_p1 = indvars_iv_next70_dup_reg_2281;

assign zext_ln41_fu_1906_p1 = r_2_reg_2181;

assign zext_ln42_fu_1301_p1 = select_ln41_fu_1245_p3;

assign zext_ln51_10_fu_2001_p1 = select_ln41_5_fu_1994_p3;

assign zext_ln51_11_fu_2030_p1 = p_shl1_fu_2022_p3;

assign zext_ln51_12_fu_1329_p1 = select_ln42_fu_1321_p3;

assign zext_ln51_13_fu_1339_p1 = add_ln51_11_fu_1333_p2;

assign zext_ln51_14_fu_1698_p1 = add_ln51_12_fu_1693_p2;

assign zext_ln51_15_fu_1869_p1 = add_ln51_13_fu_1864_p2;

assign zext_ln51_16_fu_2045_p1 = add_ln51_14_fu_2040_p2;

assign zext_ln51_17_fu_2121_p1 = add_ln51_15_reg_2858;

assign zext_ln51_18_fu_1399_p1 = select_ln51_fu_1391_p3;

assign zext_ln51_19_fu_1409_p1 = add_ln51_17_fu_1403_p2;

assign zext_ln51_1_fu_1173_p1 = tmp_28_fu_1165_p3;

assign zext_ln51_20_fu_1765_p1 = add_ln51_18_fu_1761_p2;

assign zext_ln51_21_fu_1880_p1 = add_ln51_19_fu_1875_p2;

assign zext_ln51_22_fu_2065_p1 = add_ln51_20_fu_2061_p2;

assign zext_ln51_23_fu_2126_p1 = add_ln51_21_reg_2863;

assign zext_ln51_24_fu_1545_p1 = select_ln51_1_reg_2364;

assign zext_ln51_25_fu_1553_p1 = add_ln51_22_fu_1548_p2;

assign zext_ln51_26_fu_1775_p1 = add_ln51_23_fu_1771_p2;

assign zext_ln51_27_fu_1890_p1 = add_ln51_24_fu_1886_p2;

assign zext_ln51_28_fu_2075_p1 = add_ln51_25_fu_2071_p2;

assign zext_ln51_29_fu_2131_p1 = add_ln51_26_reg_2868;

assign zext_ln51_2_fu_1261_p1 = select_ln41_1_fu_1253_p3;

assign zext_ln51_31_fu_1583_p1 = select_ln51_2_fu_1575_p3;

assign zext_ln51_32_fu_1592_p1 = add_ln51_28_fu_1587_p2;

assign zext_ln51_33_fu_1785_p1 = add_ln51_29_fu_1781_p2;

assign zext_ln51_34_fu_1900_p1 = add_ln51_30_fu_1896_p2;

assign zext_ln51_35_fu_2097_p1 = add_ln51_31_fu_2093_p2;

assign zext_ln51_36_fu_2136_p1 = add_ln51_32_reg_2878;

assign zext_ln51_38_fu_1728_p1 = select_ln51_3_fu_1720_p3;

assign zext_ln51_39_fu_1737_p1 = add_ln51_34_fu_1732_p2;

assign zext_ln51_3_fu_1291_p1 = p_shl3_fu_1283_p3;

assign zext_ln51_40_fu_1795_p1 = add_ln51_35_fu_1791_p2;

assign zext_ln51_41_fu_2055_p1 = add_ln51_36_fu_2051_p2;

assign zext_ln51_42_fu_2111_p1 = add_ln51_37_fu_2107_p2;

assign zext_ln51_43_fu_2141_p1 = add_ln51_38_reg_2893;

assign zext_ln51_4_fu_1654_p1 = select_ln41_2_fu_1647_p3;

assign zext_ln51_5_fu_1683_p1 = p_shl5_fu_1675_p3;

assign zext_ln51_6_fu_1825_p1 = select_ln41_3_fu_1818_p3;

assign zext_ln51_7_fu_1854_p1 = p_shl7_fu_1846_p3;

assign zext_ln51_8_fu_1949_p1 = select_ln41_4_fu_1942_p3;

assign zext_ln51_9_fu_1978_p1 = p_shl9_fu_1970_p3;

assign zext_ln51_fu_1161_p1 = select_ln39_1_fu_1153_p3;

always @ (posedge ap_clk) begin
    add_ln51_2_reg_2286[0] <= 1'b0;
    zext_ln42_reg_2293[8] <= 1'b0;
    zext_ln51_12_reg_2301[15:8] <= 8'b00000000;
    zext_ln51_18_reg_2340[15:8] <= 8'b00000000;
    zext_ln51_24_reg_2480[15:9] <= 7'b0000000;
    zext_ln51_31_reg_2498[15:9] <= 7'b0000000;
    add_ln51_4_reg_2597[0] <= 1'b0;
    zext_ln51_38_reg_2615[15:9] <= 7'b0000000;
    add_ln51_6_reg_2714[0] <= 1'b0;
    add_ln51_8_reg_2781[0] <= 1'b0;
    add_ln51_10_reg_2789[0] <= 1'b0;
end

endmodule //srcnn_conv3_Pipeline_IN_ROW_COL
