Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date              : Thu Jun 10 13:23:53 2021
| Host              : ip-172-31-12-209.eu-west-2.compute.internal running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcvu9p-fsgd2104
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.247        0.000                      0                    4        0.049        0.000                      0                    4        4.725        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_n  {5.000 10.000}     10.000          100.000         
clk_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_n               9.247        0.000                      0                    4        0.049        0.000                      0                    4        4.725        0.000                       0                     3  
clk_p               9.247        0.000                      0                    4        0.049        0.000                      0                    4        4.725        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_n
  To Clock:  clk_n

Setup :            0  Failing Endpoints,  Worst Slack        9.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.229ns (35.231%)  route 0.421ns (64.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.228    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.288     3.595    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.745 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.133     3.878    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.844    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism              0.376    13.220    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    13.124    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  9.247    

Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.229ns (35.231%)  route 0.421ns (64.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.228    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.288     3.595    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.745 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.133     3.878    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.844    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism              0.376    13.220    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    13.124    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  9.247    

Slack (MET) :             9.437ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.175ns (32.110%)  route 0.370ns (67.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.228    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.320     3.627    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.723 r  AirConditioning/heating_i_1/O
                         net (fo=1, routed)           0.050     3.773    AirConditioning/heating_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.844    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism              0.376    13.220    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.209    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         13.209    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  9.437    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_n fall@10.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.129ns (33.077%)  route 0.261ns (66.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 12.844 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.581     0.581 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.631    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.228    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.307 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.212     3.519    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.569 r  AirConditioning/cooling_i_2/O
                         net (fo=1, routed)           0.049     3.618    AirConditioning/cooling_i_2_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)     10.000    10.000 f  
    AY38                                              0.000    10.000 f  clk_n (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.484    10.484 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.524    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.524 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.811    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.835 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.844    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism              0.376    13.220    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.209    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         13.209    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  9.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.771    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.810 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.032     1.842    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.856 r  AirConditioning/cooling_i_2/O
                         net (fo=1, routed)           0.016     1.872    AirConditioning/cooling_i_2_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.071    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism             -0.294     1.777    
    SLICE_X112Y323       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.823    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.771    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.810 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.032     1.842    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.856 r  AirConditioning/heating_i_1/O
                         net (fo=1, routed)           0.017     1.873    AirConditioning/heating_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.071    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism             -0.294     1.777    
    SLICE_X112Y323       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.823    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.054ns (30.000%)  route 0.126ns (70.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.771    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.810 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.073     1.883    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.898 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.053     1.951    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.071    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism             -0.294     1.777    
    SLICE_X112Y323       FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.008     1.769    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_n'  {rise@5.000ns fall@10.000ns period=10.000ns})
  Path Group:             clk_n
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_n fall@0.000ns - clk_n fall@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.054ns (30.000%)  route 0.126ns (70.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.339     0.339 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.379    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.379 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.523    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.540 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.771    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.810 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.073     1.883    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.898 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.053     1.951    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_n fall edge)      0.000     0.000 f  
    AY38                                              0.000     0.000 f  clk_n (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/IB
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     0.438 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.488    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.669    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.688 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.071    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism             -0.294     1.777    
    SLICE_X112Y323       FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.008     1.769    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_n
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y74    bufg_clk/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X112Y323  AirConditioning/cooling_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X112Y323  AirConditioning/heating_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :            0  Failing Endpoints,  Worst Slack        9.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.229ns (35.231%)  route 0.421ns (64.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.227    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.306 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.288     3.594    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.744 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.133     3.877    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.843    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism              0.376    13.219    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    13.124    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  9.247    

Slack (MET) :             9.247ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.229ns (35.231%)  route 0.421ns (64.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.227    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.306 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.288     3.594    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.744 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.133     3.877    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.843    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism              0.376    13.219    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    13.124    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                          -3.877    
  -------------------------------------------------------------------
                         slack                                  9.247    

Slack (MET) :             9.437ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.175ns (32.110%)  route 0.370ns (67.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.227    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.306 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.320     3.626    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.722 r  AirConditioning/heating_i_1/O
                         net (fo=1, routed)           0.050     3.772    AirConditioning/heating_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.843    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism              0.376    13.219    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.209    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         13.209    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  9.437    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 AirConditioning/cooling_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_p rise@10.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.129ns (33.077%)  route 0.261ns (66.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    3.227ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.246ns (routing 1.436ns, distribution 0.810ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.311ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.580     0.580 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.630    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.630 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.953    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.981 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.246     3.227    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.306 r  AirConditioning/cooling_reg/Q
                         net (fo=4, routed)           0.212     3.518    AirConditioning/cooling
    SLICE_X112Y323       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.568 r  AirConditioning/cooling_i_2/O
                         net (fo=1, routed)           0.049     3.617    AirConditioning/cooling_i_2_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)     10.000    10.000 r  
    AY37                                              0.000    10.000 r  clk_p (IN)
                         net (fo=0)                   0.000    10.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483    10.483 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.523    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.523 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.810    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.834 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           2.009    12.843    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism              0.376    13.219    
                         clock uncertainty           -0.035    13.184    
    SLICE_X112Y323       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.209    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         13.209    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  9.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.770    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.809 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.032     1.841    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.855 r  AirConditioning/cooling_i_2/O
                         net (fo=1, routed)           0.016     1.871    AirConditioning/cooling_i_2_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.070    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism             -0.294     1.776    
    SLICE_X112Y323       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.822    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.770    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.809 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.032     1.841    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.855 r  AirConditioning/heating_i_1/O
                         net (fo=1, routed)           0.017     1.872    AirConditioning/heating_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.070    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism             -0.294     1.776    
    SLICE_X112Y323       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.822    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/cooling_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.054ns (30.000%)  route 0.126ns (70.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.770    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.809 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.073     1.882    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.897 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.053     1.950    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.070    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/cooling_reg/C
                         clock pessimism             -0.294     1.776    
    SLICE_X112Y323       FDRE (Hold_DFF_SLICEL_C_CE)
                                                     -0.008     1.768    AirConditioning/cooling_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 AirConditioning/heating_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AirConditioning/heating_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_p rise@0.000ns - clk_p rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.054ns (30.000%)  route 0.126ns (70.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Net Delay (Source):      1.231ns (routing 0.780ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.862ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.338     0.338 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.378    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.378 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.522    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.539 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.231     1.770    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y323       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.809 r  AirConditioning/heating_reg/Q
                         net (fo=4, routed)           0.073     1.882    AirConditioning/heating
    SLICE_X112Y323       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.897 r  AirConditioning/cooling_i_1/O
                         net (fo=2, routed)           0.053     1.950    AirConditioning/cooling_i_1_n_0
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_p rise edge)      0.000     0.000 r  
    AY37                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFDS_sysclk/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.437     0.437 r  IBUFDS_sysclk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.487    IBUFDS_sysclk/OUT
    AY37                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.487 r  IBUFDS_sysclk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.668    clk_ibufds
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.687 r  bufg_clk/O
    X4Y5 (CLOCK_ROOT)    net (fo=2, routed)           1.383     2.070    AirConditioning/clk
    SLR Crossing[0->1]   
    SLICE_X112Y323       FDRE                                         r  AirConditioning/heating_reg/C
                         clock pessimism             -0.294     1.776    
    SLICE_X112Y323       FDRE (Hold_CFF_SLICEL_C_CE)
                                                     -0.008     1.768    AirConditioning/heating_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         10.000      8.710      BUFGCE_X0Y74    bufg_clk/I
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X112Y323  AirConditioning/cooling_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         10.000      9.450      SLICE_X112Y323  AirConditioning/heating_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/cooling_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         5.000       4.725      SLICE_X112Y323  AirConditioning/heating_reg/C



