|EP4CE6_PLL_TEST
LED[0] <= ep4cE6_test:inst4.LED[0]
LED[1] <= ep4cE6_test:inst4.LED[1]
LED[2] <= ep4cE6_test:inst4.LED[2]
LED[3] <= ep4cE6_test:inst4.LED[3]
LED[4] <= ep4cE6_test:inst4.LED[4]
LED[5] <= ep4cE6_test:inst4.LED[5]
LED[6] <= ep4cE6_test:inst4.LED[6]
LED[7] <= ep4cE6_test:inst4.LED[7]
SYS_CLK => PLL_25_100:inst.inclk0


|EP4CE6_PLL_TEST|ep4cE6_test:inst4
sys_clk => LED_reg[0].CLK
sys_clk => LED_reg[1].CLK
sys_clk => LED_reg[2].CLK
sys_clk => LED_reg[3].CLK
sys_clk => LED_reg[4].CLK
sys_clk => LED_reg[5].CLK
sys_clk => LED_reg[6].CLK
sys_clk => LED_reg[7].CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
LED[0] <= LED_reg[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= LED_reg[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= LED_reg[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= LED_reg[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= LED_reg[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= LED_reg[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= LED_reg[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= LED_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|EP4CE6_PLL_TEST|PLL_25_100:inst
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]


|EP4CE6_PLL_TEST|PLL_25_100:inst|altpll:altpll_component
inclk[0] => PLL_25_100_altpll:auto_generated.inclk[0]
inclk[1] => PLL_25_100_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|EP4CE6_PLL_TEST|PLL_25_100:inst|altpll:altpll_component|PLL_25_100_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


