;redcode
;assert 1
	SPL 0, <-82
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL -100, -616
	MOV @0, @2
	SUB @-63, 4
	JMP 3, 320
	JMZ 3, @320
	SLT #700, 90
	SUB 10, @0
	SLT #700, 90
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <-32
	SUB -7, <-20
	SUB @121, 103
	MOV @121, -166
	JMP @0, #6
	JMP <-63, 4
	SPL 100, <0
	MOV 210, 10
	MOV 210, 10
	ADD 210, 61
	JMP <-63, 4
	SUB 3, 320
	SUB 0, 60
	SLT 0, 0
	SLT 0, 0
	SUB @0, 0
	SLT 0, 0
	SLT 0, 0
	SUB 210, @0
	SUB 210, @-900
	SUB 210, @-900
	SUB 210, @-900
	DAT #210, #60
	SUB -370, @200
	MOV -1, <-26
	MOV -1, <-26
	JMP 0, -8
	SPL -370, #200
	SUB 200, 41
	MOV -1, <-26
	SUB -370, @200
	SUB 210, @0
	ADD 3, 320
	DAT #210, #60
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
