# Index
#### Fundamentals
- [asic-definition](../notes/asic-definition.md)
- [design-steps](../notes/design-steps.md)
- [timing-design](../notes/timing-design.md)
- [fsm](../notes/fsm.md)
- [unintentional-latches](../notes/unintentional-latches.md)
- [setup-hold-time](../notes/setup-hold-time.md)
#### Verilog
- [verilog-basics](../notes/verilog-basics.md)
#### Power
- [Clock gating](../notes/Clock%20gating.md)
#### Protocols
- [onchip-busprotocols](../notes/onchip-busprotocols.md)
