#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18b9f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18ba100 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x18a0c40 .functor NOT 1, L_0x1903f00, C4<0>, C4<0>, C4<0>;
L_0x18977e0 .functor XOR 2, L_0x1903a90, L_0x1903c50, C4<00>, C4<00>;
L_0x18979c0 .functor XOR 2, L_0x18977e0, L_0x1903d90, C4<00>, C4<00>;
v0x18f1e70_0 .net *"_ivl_10", 1 0, L_0x1903d90;  1 drivers
v0x18f1f70_0 .net *"_ivl_12", 1 0, L_0x18979c0;  1 drivers
v0x18f2050_0 .net *"_ivl_2", 1 0, L_0x19039f0;  1 drivers
v0x18f2110_0 .net *"_ivl_4", 1 0, L_0x1903a90;  1 drivers
v0x18f21f0_0 .net *"_ivl_6", 1 0, L_0x1903c50;  1 drivers
v0x18f2320_0 .net *"_ivl_8", 1 0, L_0x18977e0;  1 drivers
v0x18f2400_0 .var "clk", 0 0;
v0x18f24a0_0 .net "f_dut", 0 0, v0x18f1310_0;  1 drivers
v0x18f2540_0 .net "f_ref", 0 0, L_0x1902f30;  1 drivers
v0x18f2670_0 .net "g_dut", 0 0, v0x18f13d0_0;  1 drivers
v0x18f2710_0 .net "g_ref", 0 0, L_0x18c7310;  1 drivers
v0x18f27b0_0 .net "resetn", 0 0, v0x18f08b0_0;  1 drivers
v0x18f2850_0 .var/2u "stats1", 223 0;
v0x18f28f0_0 .var/2u "strobe", 0 0;
v0x18f2990_0 .net "tb_match", 0 0, L_0x1903f00;  1 drivers
v0x18f2a30_0 .net "tb_mismatch", 0 0, L_0x18a0c40;  1 drivers
v0x18f2af0_0 .net "x", 0 0, v0x18f0950_0;  1 drivers
v0x18f2ca0_0 .net "y", 0 0, v0x18f0a20_0;  1 drivers
E_0x18b1f50/0 .event negedge, v0x18eff20_0;
E_0x18b1f50/1 .event posedge, v0x18eff20_0;
E_0x18b1f50 .event/or E_0x18b1f50/0, E_0x18b1f50/1;
L_0x19039f0 .concat [ 1 1 0 0], L_0x18c7310, L_0x1902f30;
L_0x1903a90 .concat [ 1 1 0 0], L_0x18c7310, L_0x1902f30;
L_0x1903c50 .concat [ 1 1 0 0], v0x18f13d0_0, v0x18f1310_0;
L_0x1903d90 .concat [ 1 1 0 0], L_0x18c7310, L_0x1902f30;
L_0x1903f00 .cmp/eeq 2, L_0x19039f0, L_0x18979c0;
S_0x18ba290 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x18ba100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x187aa40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x187aa80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x187aac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x187ab00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x187ab40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x187ab80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x187abc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x187ac00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x187ac40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x18c6580 .functor OR 1, L_0x1903200, L_0x19034b0, C4<0>, C4<0>;
L_0x18c7310 .functor OR 1, L_0x18c6580, L_0x1903770, C4<0>, C4<0>;
v0x18a0df0_0 .net *"_ivl_0", 31 0, L_0x18f2dc0;  1 drivers
L_0x7f338a6280a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18c6690_0 .net *"_ivl_11", 27 0, L_0x7f338a6280a8;  1 drivers
L_0x7f338a6280f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x18c6730_0 .net/2u *"_ivl_12", 31 0, L_0x7f338a6280f0;  1 drivers
v0x18c7420_0 .net *"_ivl_14", 0 0, L_0x1903200;  1 drivers
v0x18c74c0_0 .net *"_ivl_16", 31 0, L_0x1903370;  1 drivers
L_0x7f338a628138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1897850_0 .net *"_ivl_19", 27 0, L_0x7f338a628138;  1 drivers
L_0x7f338a628180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1897a30_0 .net/2u *"_ivl_20", 31 0, L_0x7f338a628180;  1 drivers
v0x18ef7a0_0 .net *"_ivl_22", 0 0, L_0x19034b0;  1 drivers
v0x18ef860_0 .net *"_ivl_25", 0 0, L_0x18c6580;  1 drivers
v0x18ef920_0 .net *"_ivl_26", 31 0, L_0x19036d0;  1 drivers
L_0x7f338a6281c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18efa00_0 .net *"_ivl_29", 27 0, L_0x7f338a6281c8;  1 drivers
L_0x7f338a628018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18efae0_0 .net *"_ivl_3", 27 0, L_0x7f338a628018;  1 drivers
L_0x7f338a628210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x18efbc0_0 .net/2u *"_ivl_30", 31 0, L_0x7f338a628210;  1 drivers
v0x18efca0_0 .net *"_ivl_32", 0 0, L_0x1903770;  1 drivers
L_0x7f338a628060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x18efd60_0 .net/2u *"_ivl_4", 31 0, L_0x7f338a628060;  1 drivers
v0x18efe40_0 .net *"_ivl_8", 31 0, L_0x19030c0;  1 drivers
v0x18eff20_0 .net "clk", 0 0, v0x18f2400_0;  1 drivers
v0x18effe0_0 .net "f", 0 0, L_0x1902f30;  alias, 1 drivers
v0x18f00a0_0 .net "g", 0 0, L_0x18c7310;  alias, 1 drivers
v0x18f0160_0 .var "next", 3 0;
v0x18f0240_0 .net "resetn", 0 0, v0x18f08b0_0;  alias, 1 drivers
v0x18f0300_0 .var "state", 3 0;
v0x18f03e0_0 .net "x", 0 0, v0x18f0950_0;  alias, 1 drivers
v0x18f04a0_0 .net "y", 0 0, v0x18f0a20_0;  alias, 1 drivers
E_0x18b26b0 .event anyedge, v0x18f0300_0, v0x18f03e0_0, v0x18f04a0_0;
E_0x188f9f0 .event posedge, v0x18eff20_0;
L_0x18f2dc0 .concat [ 4 28 0 0], v0x18f0300_0, L_0x7f338a628018;
L_0x1902f30 .cmp/eq 32, L_0x18f2dc0, L_0x7f338a628060;
L_0x19030c0 .concat [ 4 28 0 0], v0x18f0300_0, L_0x7f338a6280a8;
L_0x1903200 .cmp/eq 32, L_0x19030c0, L_0x7f338a6280f0;
L_0x1903370 .concat [ 4 28 0 0], v0x18f0300_0, L_0x7f338a628138;
L_0x19034b0 .cmp/eq 32, L_0x1903370, L_0x7f338a628180;
L_0x19036d0 .concat [ 4 28 0 0], v0x18f0300_0, L_0x7f338a6281c8;
L_0x1903770 .cmp/eq 32, L_0x19036d0, L_0x7f338a628210;
S_0x18f0620 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x18ba100;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x18f07f0_0 .net "clk", 0 0, v0x18f2400_0;  alias, 1 drivers
v0x18f08b0_0 .var "resetn", 0 0;
v0x18f0950_0 .var "x", 0 0;
v0x18f0a20_0 .var "y", 0 0;
E_0x18b21b0 .event negedge, v0x18eff20_0;
S_0x18f0b20 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x18ba100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x18f0d00 .param/l "A" 1 4 14, C4<000>;
P_0x18f0d40 .param/l "B" 1 4 15, C4<001>;
P_0x18f0d80 .param/l "C" 1 4 16, C4<010>;
P_0x18f0dc0 .param/l "D" 1 4 17, C4<011>;
P_0x18f0e00 .param/l "E" 1 4 18, C4<100>;
v0x18f1200_0 .net "clk", 0 0, v0x18f2400_0;  alias, 1 drivers
v0x18f1310_0 .var "f", 0 0;
v0x18f13d0_0 .var "g", 0 0;
v0x18f1470_0 .var "next_state", 2 0;
v0x18f1550_0 .net "resetn", 0 0, v0x18f08b0_0;  alias, 1 drivers
v0x18f1690_0 .var "state", 2 0;
v0x18f1770_0 .net "x", 0 0, v0x18f0950_0;  alias, 1 drivers
v0x18f1860_0 .var "x_counter", 1 0;
v0x18f1940_0 .net "y", 0 0, v0x18f0a20_0;  alias, 1 drivers
v0x18f1a70_0 .var "y_counter", 1 0;
E_0x18f1130/0 .event negedge, v0x18f0240_0;
E_0x18f1130/1 .event posedge, v0x18eff20_0;
E_0x18f1130 .event/or E_0x18f1130/0, E_0x18f1130/1;
E_0x18f1190 .event anyedge, v0x18f1690_0, v0x18f0240_0, v0x18f1860_0, v0x18f1a70_0;
S_0x18f1c50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x18ba100;
 .timescale -12 -12;
E_0x18d1770 .event anyedge, v0x18f28f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f28f0_0;
    %nor/r;
    %assign/vec4 v0x18f28f0_0, 0;
    %wait E_0x18d1770;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f0620;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f08b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f0950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f0a20_0, 0, 1;
    %wait E_0x188f9f0;
    %wait E_0x188f9f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f08b0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18b21b0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x18f08b0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x18f0a20_0, 0;
    %assign/vec4 v0x18f0950_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x18ba290;
T_2 ;
    %wait E_0x188f9f0;
    %load/vec4 v0x18f0240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x18f0300_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x18f0160_0;
    %assign/vec4 v0x18f0300_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x18ba290;
T_3 ;
Ewait_0 .event/or E_0x18b26b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18f0300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x18f03e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x18f03e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x18f03e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x18f04a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x18f04a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x18f0160_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x18f0b20;
T_4 ;
    %wait E_0x18f1130;
    %load/vec4 v0x18f1550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18f1690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18f1860_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18f1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f1310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f13d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x18f1470_0;
    %assign/vec4 v0x18f1690_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18f0b20;
T_5 ;
    %wait E_0x18f1190;
    %load/vec4 v0x18f1690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f1310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f13d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f1310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f13d0_0, 0, 1;
    %load/vec4 v0x18f1550_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0x18f1470_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f1310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f13d0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f1310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f13d0_0, 0, 1;
    %load/vec4 v0x18f1860_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
T_5.10 ;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f1310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x18f13d0_0, 0, 1;
    %load/vec4 v0x18f1a70_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x18f1a70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
T_5.14 ;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f1310_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x18f1470_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x18f0b20;
T_6 ;
    %wait E_0x18f1130;
    %load/vec4 v0x18f1550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18f1860_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x18f1690_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x18f1860_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.6, 4;
    %load/vec4 v0x18f1770_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x18f1860_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x18f1860_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.9, 4;
    %load/vec4 v0x18f1770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x18f1860_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x18f1860_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.12, 4;
    %load/vec4 v0x18f1770_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x18f1860_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x18f1860_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18f1860_0, 0;
T_6.13 ;
T_6.11 ;
T_6.8 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18f1860_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x18f0b20;
T_7 ;
    %wait E_0x18f1130;
    %load/vec4 v0x18f1550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18f1a70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x18f1690_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18f1940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x18f1a70_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x18f1a70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x18f1a70_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x18f1a70_0;
    %assign/vec4 v0x18f1a70_0, 0;
T_7.7 ;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18f1a70_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x18f0b20;
T_8 ;
    %wait E_0x18f1130;
    %load/vec4 v0x18f1550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f13d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x18f1690_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.4, 4;
    %load/vec4 v0x18f1a70_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_8.5, 4;
    %load/vec4 v0x18f1940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.5;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18f13d0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x18f1690_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_8.8, 4;
    %load/vec4 v0x18f1a70_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_8.9, 4;
    %load/vec4 v0x18f1940_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_8.9;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18f13d0_0, 0;
T_8.6 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x18ba100;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f2400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f28f0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x18ba100;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f2400_0;
    %inv;
    %store/vec4 v0x18f2400_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x18ba100;
T_11 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f07f0_0, v0x18f2a30_0, v0x18f2400_0, v0x18f27b0_0, v0x18f2af0_0, v0x18f2ca0_0, v0x18f2540_0, v0x18f24a0_0, v0x18f2710_0, v0x18f2670_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x18ba100;
T_12 ;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_12.1 ;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.3 ;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x18ba100;
T_13 ;
    %wait E_0x18b1f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f2850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f2850_0, 4, 32;
    %load/vec4 v0x18f2990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f2850_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f2850_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f2850_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x18f2540_0;
    %load/vec4 v0x18f2540_0;
    %load/vec4 v0x18f24a0_0;
    %xor;
    %load/vec4 v0x18f2540_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f2850_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f2850_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x18f2710_0;
    %load/vec4 v0x18f2710_0;
    %load/vec4 v0x18f2670_0;
    %xor;
    %load/vec4 v0x18f2710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f2850_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x18f2850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f2850_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/2013_q2bfsm/iter2/response3/top_module.sv";
