Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 92AD8BB7C4A
	for <lists+qemu-devel@lfdr.de>; Fri, 03 Oct 2025 19:35:05 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v4jKi-0005T5-8D; Fri, 03 Oct 2025 13:12:40 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v4jIp-0002wP-Cb
 for qemu-devel@nongnu.org; Fri, 03 Oct 2025 13:10:50 -0400
Received: from mail-pg1-x52c.google.com ([2607:f8b0:4864:20::52c])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v4jGr-0006K5-PU
 for qemu-devel@nongnu.org; Fri, 03 Oct 2025 13:10:43 -0400
Received: by mail-pg1-x52c.google.com with SMTP id
 41be03b00d2f7-b608df6d2a0so1951517a12.1
 for <qemu-devel@nongnu.org>; Fri, 03 Oct 2025 10:08:35 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1759511311; x=1760116111; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=7NeQIoj99iAZfd/3KOk94OKjFk/f2JYnnMqlRYW8/c8=;
 b=bH90aQDeDY93zRJ8ZadELizZFJzL1ZsaNcCyJ5yrd665w/hHZEAnl5ijyaTmUUW4iF
 qxU/MujV1wrXjt/xQOwtiQgSKrWgZ26MCjyV79cig3eiqk0t+POfDYd0wug3Zfwyg1um
 51qSa1lT/Paq6WRFP+I3CSI66FWsj6Chi3z9BMk0cMvgBCTCwFlkTx7pUC1UsF+tkilF
 WkGrcJx4ajlot6JtwIekcYhKatXw7rZ3TPQCdRtKlKsiLF7cgze2PR0R5z7kOCa/DeVh
 dKqofd4bEYLh/vvIRDtcgFF7cRkojobW2nIfxxYOUNATfYMgJaMUcdNwXWdddaql/Cj8
 IjYw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1759511311; x=1760116111;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=7NeQIoj99iAZfd/3KOk94OKjFk/f2JYnnMqlRYW8/c8=;
 b=uFgVhQ0l1KkW4DzDtUNziULjyLAumzHbgebm9WzP28tLCCtQthEImJSuWZ63YFichH
 XeoLAx9s3kgk1t5QdaFwPgdhdu1C2e4n86YhTLCVPDnLRGrXQgFwUoKXi/AMSyQ/A0RU
 ZWJLudzd0YMLaHIq1t3tABdWCCN5TMAANsjt2dFJIjzwjIbooQcyoaTmelYIdqj/Oqgo
 z/Wt11jAjLys50e1xf5HJ0BkSfWYAsjfBYgxmtN8BDvs7+WrfWB91liEEHf0iIMcCZ6F
 Z01CSb22nGwIp4+jO07ez6Ovokzu2ualCKbuhF2Agj8usCrhL62NCPqYlAoOgvW8tSMd
 wpQA==
X-Gm-Message-State: AOJu0Yy3ogDdSYwQ7VvJkdpZd6QhvrTtSO0DtJgoPYeur3agFDjLL7An
 l3N07HppwIuKxndgyZTbJ5c8qzTnSh1lXdoWIKgFT0NOXpBq8iUIzMVrVAZydVNrz1gJL1w9k5V
 0dt06DGY=
X-Gm-Gg: ASbGnctcHyf8PY2X8b+lU2nf3uy3gVvdlGvKAWI1A5RmMGLv6GHC0DqW8OzoVQMDEsg
 Co2OQqimfScH/9IBzq1MEdKnCA9howUEdeRio0N3OXoFPOKqdLXSMv15jZiVD9RvEA6IX+9ZkG3
 Mo2aaUSVzpTWBKCGWwOVXiPqRLYe9NirrKCPTNV/OR+wLaJhOPM2PG4FYvUY9Vj+AcyOAxmzktY
 LdNN6O33S+GwkJJnO1TGwhDhWsumAgEAUoBD+AzbwQr69Nsf6TiOOBDC1SwzKmCPvYp/C9dF3+N
 hCtajfXd5bixtsu7uH1gzal3SFBZudryP2WYo64cG6VC/aS32ygSKWJNVPS6gBkG1Gr+KJYXoRw
 zCF5XPKkfxVYAn/bzGb0JdoSsMny2f6ExKOJaGjqJl6Q+O20ALIrGkMTa
X-Google-Smtp-Source: AGHT+IHRtoswGqRf+lnn4HzY6xnnB9qvwZdn70hhyclPjclmq2pMzI7g22vTpPPXZ3Vni2VmyqwcJA==
X-Received: by 2002:a17:902:f64a:b0:277:3488:787e with SMTP id
 d9443c01a7336-28e9a565773mr53433615ad.12.1759511310719; 
 Fri, 03 Oct 2025 10:08:30 -0700 (PDT)
Received: from stoup.. ([71.212.157.132]) by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-28e8d110d86sm55327115ad.6.2025.10.03.10.08.30
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 03 Oct 2025 10:08:30 -0700 (PDT)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org, Gustavo Romero <gustavo.romero@linaro.org>,
 Pierrick Bouvier <pierrick.bouvier@linaro.org>
Subject: [PATCH v6 33/73] target/arm: Implement FEAT_CHK
Date: Fri,  3 Oct 2025 10:07:20 -0700
Message-ID: <20251003170800.997167-34-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20251003170800.997167-1-richard.henderson@linaro.org>
References: <20251003170800.997167-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::52c;
 envelope-from=richard.henderson@linaro.org; helo=mail-pg1-x52c.google.com
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

This feature contains only the CHKFEAT instruction.  It has
no ID enable, being back-allocated into the hint nop space.

Reviewed-by: Gustavo Romero <gustavo.romero@linaro.org>
Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/tcg/translate-a64.c | 14 ++++++++++++++
 docs/system/arm/emulation.rst  |  1 +
 target/arm/tcg/a64.decode      |  1 +
 3 files changed, 16 insertions(+)

diff --git a/target/arm/tcg/translate-a64.c b/target/arm/tcg/translate-a64.c
index 693eab1c01..78b2881a15 100644
--- a/target/arm/tcg/translate-a64.c
+++ b/target/arm/tcg/translate-a64.c
@@ -2124,6 +2124,20 @@ static bool trans_AUTIBSP(DisasContext *s, arg_AUTIBSP *a)
     return true;
 }
 
+static bool trans_CHKFEAT(DisasContext *s, arg_CHKFEAT *a)
+{
+    uint64_t feat_en = 0;
+
+    if (s->gcs_en) {
+        feat_en |= 1 << 0;
+    }
+    if (feat_en) {
+        TCGv_i64 x16 = cpu_reg(s, 16);
+        tcg_gen_andi_i64(x16, x16, ~feat_en);
+    }
+    return true;
+}
+
 static bool trans_CLREX(DisasContext *s, arg_CLREX *a)
 {
     tcg_gen_movi_i64(cpu_exclusive_addr, -1);
diff --git a/docs/system/arm/emulation.rst b/docs/system/arm/emulation.rst
index 94a6192fa9..4b07af9eac 100644
--- a/docs/system/arm/emulation.rst
+++ b/docs/system/arm/emulation.rst
@@ -28,6 +28,7 @@ the following architecture extensions:
 - FEAT_BF16 (AArch64 BFloat16 instructions)
 - FEAT_BTI (Branch Target Identification)
 - FEAT_CCIDX (Extended cache index)
+- FEAT_CHK (Check Feature Status)
 - FEAT_CMOW (Control for cache maintenance permission)
 - FEAT_CRC32 (CRC32 instructions)
 - FEAT_Crypto (Cryptographic Extension)
diff --git a/target/arm/tcg/a64.decode b/target/arm/tcg/a64.decode
index 55ff6c504f..8283a9c83d 100644
--- a/target/arm/tcg/a64.decode
+++ b/target/arm/tcg/a64.decode
@@ -256,6 +256,7 @@ ERETA           1101011 0100 11111 00001 m:1 11111 11111 &reta  # ERETAA, ERETAB
     AUTIASP     1101 0101 0000 0011 0010 0011 101 11111
     AUTIBZ      1101 0101 0000 0011 0010 0011 110 11111
     AUTIBSP     1101 0101 0000 0011 0010 0011 111 11111
+    CHKFEAT     1101 0101 0000 0011 0010 0101 000 11111
   ]
   # The canonical NOP has CRm == op2 == 0, but all of the space
   # that isn't specifically allocated to an instruction must NOP
-- 
2.43.0


