# Reading pref.tcl
# vsim -gui . 
# Start time: 12:45:51 on Feb 19,2024
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 12:45:52 on Feb 19,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:56 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): near "ON": (vcom-1576) expecting IDENTIFIER.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(28): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(30): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(59): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(64): near "process": (vcom-1576) expecting ';'.
# End time: 12:45:56 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:45:56 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(35): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(58): (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED' to 'ieee.std_logic_1164.STD_LOGIC' (array to non-numeric).
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(59): (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED' to 'ieee.std_logic_1164.STD_LOGIC' (array to non-numeric).
# ** Error (suppressible): C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(60): (vcom-1272) Length of expected is 3; length of actual is 4.
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(64): VHDL Compiler exiting
# End time: 12:45:56 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:43 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): near "ON": (vcom-1576) expecting IDENTIFIER.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(28): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(30): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(59): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(64): near "process": (vcom-1576) expecting ';'.
# End time: 12:47:43 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:43 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(35): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(58): (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED' to 'ieee.std_logic_1164.STD_LOGIC' (array to non-numeric).
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(59): (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED' to 'ieee.std_logic_1164.STD_LOGIC' (array to non-numeric).
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(64): VHDL Compiler exiting
# End time: 12:47:43 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:10 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): near "ON": (vcom-1576) expecting IDENTIFIER.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(28): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(30): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(59): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(64): near "process": (vcom-1576) expecting ';'.
# End time: 12:51:10 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:10 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(35): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(58): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(59): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.std_logic_1164.STD_LOGIC.
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(64): VHDL Compiler exiting
# End time: 12:51:10 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:54 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): near "ON": (vcom-1576) expecting IDENTIFIER.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(28): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(30): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(59): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(64): near "process": (vcom-1576) expecting ';'.
# End time: 12:51:54 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:51:54 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(35): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(58): Prefix of indexed name cannot be a type conversion (STD_LOGIC_VECTOR) expression.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(59): Prefix of indexed name cannot be a type conversion (STD_LOGIC_VECTOR) expression.
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(64): VHDL Compiler exiting
# End time: 12:51:54 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:05 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): near "ON": (vcom-1576) expecting IDENTIFIER.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(28): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(30): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(59): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(64): near "process": (vcom-1576) expecting ';'.
# End time: 12:53:05 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:05 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(35): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(58): Variable "leftJoyVar" is type std.STANDARD.INTEGER; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(59): Type conversion (to ieee.std_logic_1164.STD_LOGIC_VECTOR) conflicts with expected type ieee.std_logic_1164.STD_LOGIC.
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(64): VHDL Compiler exiting
# End time: 12:53:05 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:40 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(29): Expecting a type name, found type conversion (to ieee.NUMERIC_STD.UNSIGNED) instead.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(29): Integer literal 0 is not of type (error).
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(30): Expecting a type name, found type conversion (to ieee.NUMERIC_STD.UNSIGNED) instead.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(30): Integer literal 0 is not of type (error).
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(35): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(41): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(42): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(45): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(46): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(48): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(49): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(51): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(52): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(54): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(55): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(58): (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC' (operand type is not known).
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(59): (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC' (operand type is not known).
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(64): VHDL Compiler exiting
# End time: 12:54:40 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 16, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:52 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): near "ON": (vcom-1576) expecting IDENTIFIER.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(28): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(30): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(59): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(64): near "process": (vcom-1576) expecting ';'.
# End time: 12:54:52 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:54:52 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(29): Expecting a type name, found type conversion (to ieee.NUMERIC_STD.UNSIGNED) instead.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(29): Integer literal 0 is not of type (error).
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(30): Expecting a type name, found type conversion (to ieee.NUMERIC_STD.UNSIGNED) instead.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(30): Integer literal 0 is not of type (error).
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(35): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(41): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(42): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(45): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(46): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(48): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(49): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(51): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(52): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(54): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(55): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(58): (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC' (operand type is not known).
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(59): (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC' (operand type is not known).
# ** Note: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(64): VHDL Compiler exiting
# End time: 12:54:52 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 16, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:18 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(20): near "ON": (vcom-1576) expecting IDENTIFIER.
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(28): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(30): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(51): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(59): near "ON": syntax error
# ** Error: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd(64): near "process": (vcom-1576) expecting ';'.
# End time: 13:00:18 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:00:18 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(34): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# End time: 13:00:18 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui work.joytoled_tb
# vsim -gui work.joytoled_tb 
# Start time: 13:00:28 on Feb 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.joytoled_tb(joytoled_tb_arch)
# ** Error: (vsim-13) Recompile work.joytoled(joytoled_arch) because work.joytoled has changed.
# Load interrupted
# Error loading design
# End time: 13:00:28 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:16 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed
# -- Compiling architecture JoyToLED_ARCH of JoyToLed
# End time: 14:02:16 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:02:16 on Feb 19,2024
# vcom -reportprogress 300 -work work C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity JoyToLed_TB
# -- Compiling architecture JoyToLed_TB_ARCH of JoyToLed_TB
# -- Loading entity JoyToLed
# -- Loading package ENV
# ** Warning: C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd(37): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# End time: 14:02:16 on Feb 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui work.joytoled_tb
# vsim -gui work.joytoled_tb 
# Start time: 14:02:26 on Feb 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.joytoled_tb(joytoled_tb_arch)
# Loading work.joytoled(joytoled_arch)
add wave -position end  sim:/joytoled_tb/clock
add wave -position end  sim:/joytoled_tb/switches
add wave -position end  sim:/joytoled_tb/sevenSegs
run -all
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 310 ns  Iteration: 0  Instance: /joytoled_tb
# Break in Process INPUT_DRIVER at C:/Users/rbrin/Documents/GitHub/CPE-3020-VHDL_Design/Lab2_SwitchToLED/Modelsim/JoyToLed_TB.vhd line 37
# End time: 14:03:36 on Feb 19,2024, Elapsed time: 0:01:10
# Errors: 0, Warnings: 1
