m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/uni/sem4/DLD_lab
vmaze_memory
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1745152623
!i10b 1
!s100 :_>ZVeg[llbX0FRaMEjEI1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IDKOhMcQeVJ[JT1K`YjBPE2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/uni/sem4/Computer Architecture/Computer_architecture/CA1
w1743328817
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/maze_memory.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/maze_memory.sv
!i122 0
L0 1 33
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1745152623.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/maze_memory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/maze_memory.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vmove_translator
R0
R1
!i10b 1
!s100 BGCFncdni_gB9E6AWL]Vg2
R2
IYPbgjIS3ci0N2CAPEJ?UW2
R3
S1
R4
w1743153675
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/move_translator.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/move_translator.sv
!i122 2
L0 1 28
R5
r1
!s85 0
31
R6
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/move_translator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/move_translator.sv|
!i113 1
R7
R8
vqueue
R0
R1
!i10b 1
!s100 Q[[`QQQ6mJhfH1keVT=dS3
R2
I>ZzOl?KYXWMI9DWZ9GiE70
R3
S1
R4
w1743240753
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/queue.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/queue.sv
!i122 3
L0 1 35
R5
r1
!s85 0
31
R6
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/queue.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/queue.sv|
!i113 1
R7
R8
vrat_dp
R0
Z9 !s110 1745152624
!i10b 1
!s100 1L<X9G8c]a_kC3ajZ>U[71
R2
I?oX^Yn?b8OR9KQnaG>n3>3
R3
S1
R4
Z10 w1743240371
Z11 8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_in_the_maze.sv
Z12 FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_in_the_maze.sv
!i122 4
L0 113 86
R5
r1
!s85 0
31
R6
Z13 !s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_in_the_maze.sv|
Z14 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_in_the_maze.sv|
!i113 1
R7
R8
vrat_fsm
R0
R9
!i10b 1
!s100 [FP2idll_j^XOQ0Ji=mn53
R2
IdoD2]7;T:_N0<f`W8Q@lA1
R3
S1
R4
R10
R11
R12
!i122 4
L0 1 109
R5
r1
!s85 0
31
R6
R13
R14
!i113 1
R7
R8
vrat_tb
R0
R9
!i10b 1
!s100 FhbIBFoTdeOOUgMaE5`0F0
R2
I=IJHd:m;Y_@eG46k]3F?S0
R3
S1
R4
w1743240016
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_tb.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_tb.sv
!i122 5
L0 1 45
R5
r1
!s85 0
31
Z15 !s108 1745152624.000000
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/rat_tb.sv|
!i113 1
R7
R8
vrat_top
R0
R9
!i10b 1
!s100 am57FOV86HE`79PhgSH302
R2
IX[gdhKVd26_nfkNj7NQ=00
R3
S1
R4
R10
R11
R12
!i122 4
L0 211 57
R5
r1
!s85 0
31
R6
R13
R14
!i113 1
R7
R8
vstack
R0
R9
!i10b 1
!s100 nSEU>zmdIn6b6Yk[kWE3F0
R2
IeOY@=[Z]BK;@fG3GCYEoH1
R3
S1
R4
w1743240950
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack.sv
!i122 6
L0 1 40
R5
r1
!s85 0
31
R15
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack.sv|
!i113 1
R7
R8
vtb_maze_memory
R0
R1
!i10b 1
!s100 zh9?V@h7jb];nLBF8jfD21
R2
I7cl8PDbGdnJ^2V>zaK1Ne0
R3
S1
R4
w1743240136
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/memory_tb.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/memory_tb.sv
!i122 1
L0 3 34
R5
r1
!s85 0
31
R6
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/memory_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/memory_tb.sv|
!i113 1
R7
R8
vtb_stack
R0
R9
!i10b 1
!s100 AYAk7SWhkfBQzSJi74LH61
R2
Iz>QCWjkefRnIeWC4P^7153
R3
S1
R4
w1743240798
8C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack_tb.sv
FC:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack_tb.sv
!i122 7
L0 3 70
R5
r1
!s85 0
31
R15
!s107 C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/uni/sem4/Computer Architecture/Computer_architecture/CA1/stack_tb.sv|
!i113 1
R7
R8
