vendor_name = ModelSim
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/parteA/negador.vhd
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/sumador/Waveform.vwf
source_file = 1, negador_tb.vhd
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/parteA/combinacional.vhd
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/parteA/db/combinacional.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = negador
instance = comp, \led~output\, led~output, negador, 1
instance = comp, \sw2~input\, sw2~input, negador, 1
instance = comp, \sw1~input\, sw1~input, negador, 1
instance = comp, \led~0\, led~0, negador, 1
