// Seed: 1949521087
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  type_6(
      (1), 1'b0, 1'b0
  );
  always @(negedge 1, posedge id_1) begin
    id_3 <= id_1;
  end
  assign id_3 = id_1;
  logic id_4, id_5;
  assign id_0 = id_5;
endmodule
