<map id="lib/Target/AMDGPU/AMDGPUFrameLowering.h" name="lib/Target/AMDGPU/AMDGPUFrameLowering.h">
<area shape="rect" id="node1" title="Interface to describe a layout of a stack frame on an AMDGPU target." alt="" coords="1688,5,1924,47"/>
<area shape="rect" id="node2" href="$AMDGPUFrameLowering_8cpp.html" title=" " alt="" coords="1441,95,1677,136"/>
<area shape="rect" id="node3" href="$R600FrameLowering_8h.html" title=" " alt="" coords="1701,95,1911,136"/>
<area shape="rect" id="node20" href="$SIFrameLowering_8h.html" title=" " alt="" coords="6895,95,7085,136"/>
<area shape="rect" id="node4" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="5,259,215,300"/>
<area shape="rect" id="node5" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1687,184,1925,211"/>
<area shape="rect" id="node6" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="3449,259,3670,300"/>
<area shape="rect" id="node7" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3190,259,3425,300"/>
<area shape="rect" id="node8" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="1941,266,2242,293"/>
<area shape="rect" id="node9" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="2267,259,2465,300"/>
<area shape="rect" id="node10" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="2490,259,2703,300"/>
<area shape="rect" id="node11" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="2728,259,2943,300"/>
<area shape="rect" id="node12" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="2967,259,3165,300"/>
<area shape="rect" id="node13" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="239,259,455,300"/>
<area shape="rect" id="node14" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="480,259,679,300"/>
<area shape="rect" id="node15" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="703,259,898,300"/>
<area shape="rect" id="node16" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="922,259,1143,300"/>
<area shape="rect" id="node17" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="1168,259,1391,300"/>
<area shape="rect" id="node18" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="1415,266,1672,293"/>
<area shape="rect" id="node19" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="1696,259,1916,300"/>
<area shape="rect" id="node21" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="6871,184,7109,211"/>
<area shape="rect" id="node45" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="10800,259,10991,300"/>
<area shape="rect" id="node22" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5542,259,5793,300"/>
<area shape="rect" id="node23" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="5817,259,6043,300"/>
<area shape="rect" id="node24" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="6067,259,6305,300"/>
<area shape="rect" id="node25" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="6329,259,6611,300"/>
<area shape="rect" id="node26" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="6635,259,6857,300"/>
<area shape="rect" id="node27" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="6882,259,7098,300"/>
<area shape="rect" id="node28" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="7123,259,7356,300"/>
<area shape="rect" id="node29" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="7381,259,7629,300"/>
<area shape="rect" id="node30" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="7653,266,7957,293"/>
<area shape="rect" id="node31" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="7981,259,8207,300"/>
<area shape="rect" id="node32" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="8231,259,8479,300"/>
<area shape="rect" id="node33" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="8504,259,8727,300"/>
<area shape="rect" id="node34" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="8751,259,8997,300"/>
<area shape="rect" id="node35" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="9022,266,9297,293"/>
<area shape="rect" id="node36" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="9321,259,9536,300"/>
<area shape="rect" id="node37" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="9560,266,9839,293"/>
<area shape="rect" id="node38" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="9863,259,10058,300"/>
<area shape="rect" id="node39" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="10082,259,10277,300"/>
<area shape="rect" id="node40" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="10301,266,10545,293"/>
<area shape="rect" id="node41" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="10569,259,10776,300"/>
<area shape="rect" id="node42" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="3694,266,3969,293"/>
<area shape="rect" id="node43" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="3993,266,4267,293"/>
<area shape="rect" id="node44" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="4291,259,4470,300"/>
<area shape="rect" id="node46" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="4495,259,4683,300"/>
<area shape="rect" id="node47" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="4707,259,4895,300"/>
<area shape="rect" id="node48" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="4919,259,5107,300"/>
<area shape="rect" id="node49" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="5131,259,5311,300"/>
<area shape="rect" id="node50" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="5335,259,5517,300"/>
</map>
