// Seed: 3440215342
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_8;
  ;
  wire id_9;
endprogram
module module_1 (
    output tri id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    output supply1 id_4,
    output tri id_5,
    output wire id_6,
    output supply0 id_7,
    output logic id_8
);
  initial id_8 <= 1;
  assign id_7 = -1'd0;
  logic id_10;
  ;
  parameter id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10
  );
  always begin : LABEL_0
    id_8 <= 1;
  end
endmodule
