vendor_name = ModelSim
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/MeioSomadorTristateComBlockGuarded/MeioSomadorTristateComBlockGuarded.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Ruimdows/Desktop/logica-reconfiguravel/P2/MeioSomadorTristateComBlockGuarded/db/MeioSomadorTristateComBlockGuarded.cbx.xml
design_name = MeioSomadorTristateComBlockGuarded
instance = comp, \sum~output\, sum~output, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \carry_out~output\, carry_out~output, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \a~input\, a~input, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \b~input\, b~input, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \sum~1\, sum~1, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \en~input\, en~input, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \sum$latch\, sum$latch, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \t~input\, t~input, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \carry_out~1\, carry_out~1, MeioSomadorTristateComBlockGuarded, 1
instance = comp, \carry_out$latch\, carry_out$latch, MeioSomadorTristateComBlockGuarded, 1
