{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 16:27:09 2024 " "Info: Processing started: Thu Nov 07 16:27:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder8_AmarnathPatel -c Adder8_AmarnathPatel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder8_AmarnathPatel -c Adder8_AmarnathPatel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[4\] Cout 11.491 ns Longest " "Info: Longest tpd from source pin \"B\[4\]\" to destination pin \"Cout\" is 11.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns B\[4\] 1 PIN PIN_B8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B8; Fanout = 2; PIN Node = 'B\[4\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "Adder8_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder8_AmarnathPatel/Adder8_AmarnathPatelVHDL.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.639 ns) + CELL(0.346 ns) 5.842 ns FullAdder_AmarnathPatelVHDL:F4\|nand_out\[3\]~0 2 COMB LCCOMB_X25_Y1_N16 2 " "Info: 2: + IC(4.639 ns) + CELL(0.346 ns) = 5.842 ns; Loc. = LCCOMB_X25_Y1_N16; Fanout = 2; COMB Node = 'FullAdder_AmarnathPatelVHDL:F4\|nand_out\[3\]~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.985 ns" { B[4] FullAdder_AmarnathPatelVHDL:F4|nand_out[3]~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.378 ns) 6.506 ns FullAdder_AmarnathPatelVHDL:F5\|SUM~0 3 COMB LCCOMB_X25_Y1_N0 3 " "Info: 3: + IC(0.286 ns) + CELL(0.378 ns) = 6.506 ns; Loc. = LCCOMB_X25_Y1_N0; Fanout = 3; COMB Node = 'FullAdder_AmarnathPatelVHDL:F5\|SUM~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { FullAdder_AmarnathPatelVHDL:F4|nand_out[3]~0 FullAdder_AmarnathPatelVHDL:F5|SUM~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.346 ns) 7.108 ns FullAdder_AmarnathPatelVHDL:F7\|SUM~0 4 COMB LCCOMB_X25_Y1_N26 1 " "Info: 4: + IC(0.256 ns) + CELL(0.346 ns) = 7.108 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 1; COMB Node = 'FullAdder_AmarnathPatelVHDL:F7\|SUM~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { FullAdder_AmarnathPatelVHDL:F5|SUM~0 FullAdder_AmarnathPatelVHDL:F7|SUM~0 } "NODE_NAME" } } { "../FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/FullAdder_AmarnathPatel/FullAdder_AmarnathPatelVHDL.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(2.046 ns) 11.491 ns Cout 5 PIN PIN_A10 0 " "Info: 5: + IC(2.337 ns) + CELL(2.046 ns) = 11.491 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'Cout'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { FullAdder_AmarnathPatelVHDL:F7|SUM~0 Cout } "NODE_NAME" } } { "Adder8_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab2_AmarnathPatel/Adder8_AmarnathPatel/Adder8_AmarnathPatelVHDL.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 34.57 % ) " "Info: Total cell delay = 3.973 ns ( 34.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.518 ns ( 65.43 % ) " "Info: Total interconnect delay = 7.518 ns ( 65.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.491 ns" { B[4] FullAdder_AmarnathPatelVHDL:F4|nand_out[3]~0 FullAdder_AmarnathPatelVHDL:F5|SUM~0 FullAdder_AmarnathPatelVHDL:F7|SUM~0 Cout } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.491 ns" { B[4] {} B[4]~combout {} FullAdder_AmarnathPatelVHDL:F4|nand_out[3]~0 {} FullAdder_AmarnathPatelVHDL:F5|SUM~0 {} FullAdder_AmarnathPatelVHDL:F7|SUM~0 {} Cout {} } { 0.000ns 0.000ns 4.639ns 0.286ns 0.256ns 2.337ns } { 0.000ns 0.857ns 0.346ns 0.378ns 0.346ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 16:27:09 2024 " "Info: Processing ended: Thu Nov 07 16:27:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
