<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_convert_to_sampling_rate.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_convert_to_sampling_rate.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_convert_to_sampling_rate.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_convert_to_sampling_rate.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: DSBF_convert_to_sampling_rate</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/convert to sampling rate</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> work.DSBF_dataplane_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> DSBF_convert_to_sampling_rate <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_2048_1                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        enb_1_2048_5                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="29">   29   </a>        valid_in                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        data_in                           :   <span class="KW">IN</span>    vector_of_std_logic_vector32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="31">   31   </a>        delays_in                         :   <span class="KW">IN</span>    vector_of_std_logic_vector12(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="32">   32   </a>        data_out                          :   <span class="KW">OUT</span>   vector_of_std_logic_vector32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="33">   33   </a>        delays_out                        :   <span class="KW">OUT</span>   vector_of_std_logic_vector12(0 <span class="KW">TO</span> 15)  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="34">   34   </a>        );
</span><span><a class="LN" id="35">   35   </a><span class="KW">END</span> DSBF_convert_to_sampling_rate;
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a>
</span><span><a class="LN" id="38">   38   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_convert_to_sampling_rate <span class="KW">IS</span>
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="41">   41   </a>  <span class="KW">COMPONENT</span> DSBF_Sample_and_Hold
</span><span><a class="LN" id="42">   42   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="43">   43   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="44">   44   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="45">   45   </a>          In_rsvd                         :   <span class="KW">IN</span>    vector_of_std_logic_vector32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="46">   46   </a>          Trigger                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>          alpha                           :   <span class="KW">OUT</span>   vector_of_std_logic_vector32(0 <span class="KW">TO</span> 15)  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="48">   48   </a>          );
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="50">   50   </a>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">COMPONENT</span> DSBF_Sample_and_Hold1
</span><span><a class="LN" id="52">   52   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="55">   55   </a>          In_rsvd                         :   <span class="KW">IN</span>    vector_of_std_logic_vector12(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="56">   56   </a>          Trigger                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>          alpha                           :   <span class="KW">OUT</span>   vector_of_std_logic_vector12(0 <span class="KW">TO</span> 15)  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="58">   58   </a>          );
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="60">   60   </a>
</span><span><a class="LN" id="61">   61   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_Sample_and_Hold
</span><span><a class="LN" id="63">   63   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_Sample_and_Hold(rtl);
</span><span><a class="LN" id="64">   64   </a>
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_Sample_and_Hold1
</span><span><a class="LN" id="66">   66   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_Sample_and_Hold1(rtl);
</span><span><a class="LN" id="67">   67   </a>
</span><span><a class="LN" id="68">   68   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> Sample_and_Hold_out1             : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 15);  <span class="CT">-- ufix32 [16]</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> Sample_and_Hold_out1_signed      : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> Rate_Transition1_out1            : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> Rate_Transition1_out1_1          : vector_of_signed32(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> valid_in_1                       : std_logic;
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> Sample_and_Hold1_out1            : vector_of_std_logic_vector12(0 <span class="KW">TO</span> 15);  <span class="CT">-- ufix12 [16]</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> Sample_and_Hold1_out1_signed     : vector_of_signed12(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> Rate_Transition2_ds_out          : vector_of_signed12(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Rate_Transition2_out1            : vector_of_signed12(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> Rate_Transition2_out1_1          : vector_of_signed12(0 <span class="KW">TO</span> 15);  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="82">   82   </a>  <span class="CT">-- sample and data on the valid pulse to make sure we are only using valid data</span>
</span><span><a class="LN" id="83">   83   </a>
</span><span><a class="LN" id="84">   84   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1635')" name="code2model"><font color="#117755"><i>&lt;S10&gt;/Sample and Hold</i></font></a>'</span>
</span><span><a class="LN" id="85">   85   </a>  u_Sample_and_Hold : DSBF_Sample_and_Hold
</span><span><a class="LN" id="86">   86   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="87">   87   </a>              reset =&gt; reset,
</span><span><a class="LN" id="88">   88   </a>              enb =&gt; enb,
</span><span><a class="LN" id="89">   89   </a>              In_rsvd =&gt; data_in,  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="90">   90   </a>              Trigger =&gt; valid_in,
</span><span><a class="LN" id="91">   91   </a>              alpha =&gt; Sample_and_Hold_out1  <span class="CT">-- sfix32_En28 [16]</span>
</span><span><a class="LN" id="92">   92   </a>              );
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1644')" name="code2model"><font color="#117755"><i>&lt;S10&gt;/Sample and Hold1</i></font></a>'</span>
</span><span><a class="LN" id="95">   95   </a>  u_Sample_and_Hold1 : DSBF_Sample_and_Hold1
</span><span><a class="LN" id="96">   96   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="97">   97   </a>              reset =&gt; reset,
</span><span><a class="LN" id="98">   98   </a>              enb =&gt; enb,
</span><span><a class="LN" id="99">   99   </a>              In_rsvd =&gt; delays_in,  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="100">  100   </a>              Trigger =&gt; valid_in_1,
</span><span><a class="LN" id="101">  101   </a>              alpha =&gt; Sample_and_Hold1_out1  <span class="CT">-- sfix12_En6 [16]</span>
</span><span><a class="LN" id="102">  102   </a>              );
</span><span><a class="LN" id="103">  103   </a>
</span><span><a class="LN" id="104">  104   </a>  outputgen3: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 15 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="105">  105   </a>    Sample_and_Hold_out1_signed(k) &lt;= signed(Sample_and_Hold_out1(k));
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('DSBF:1636')" name="code2model"><font color="#117755"><i>&lt;S10&gt;/Rate Transition1</i></font></a>'</span>
</span><span><a class="LN" id="109">  109   </a>  Rate_Transition1_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="111">  111   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="112">  112   </a>      Rate_Transition1_out1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" id="113">  113   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="114">  114   </a>      <span class="KW">IF</span> enb_1_2048_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="115">  115   </a>        Rate_Transition1_out1 &lt;= Sample_and_Hold_out1_signed;
</span><span><a class="LN" id="116">  116   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="117">  117   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition1_output_process;
</span><span><a class="LN" id="119">  119   </a>
</span><span><a class="LN" id="120">  120   </a>
</span><span><a class="LN" id="121">  121   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="123">  123   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="124">  124   </a>      Rate_Transition1_out1_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" id="125">  125   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="126">  126   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="127">  127   </a>        Rate_Transition1_out1_1 &lt;= Rate_Transition1_out1;
</span><span><a class="LN" id="128">  128   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="129">  129   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="131">  131   </a>
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a>  outputgen2: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 15 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="134">  134   </a>    data_out(k) &lt;= std_logic_vector(Rate_Transition1_out1_1(k));
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="136">  136   </a>
</span><span><a class="LN" id="137">  137   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="139">  139   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="140">  140   </a>      delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="141">  141   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="142">  142   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="143">  143   </a>        delayMatch_reg(0) &lt;= valid_in;
</span><span><a class="LN" id="144">  144   </a>        delayMatch_reg(1 <span class="KW">TO</span> 3) &lt;= delayMatch_reg(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" id="145">  145   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="146">  146   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="148">  148   </a>
</span><span><a class="LN" id="149">  149   </a>  valid_in_1 &lt;= delayMatch_reg(3);
</span><span><a class="LN" id="150">  150   </a>
</span><span><a class="LN" id="151">  151   </a>  outputgen1: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 15 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="152">  152   </a>    Sample_and_Hold1_out1_signed(k) &lt;= signed(Sample_and_Hold1_out1(k));
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="154">  154   </a>
</span><span><a class="LN" id="155">  155   </a>  <span class="CT">-- Downsample register</span>
</span><span><a class="LN" id="156">  156   </a>  Rate_Transition2_ds_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="158">  158   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="159">  159   </a>      Rate_Transition2_ds_out &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#000#, 12));
</span><span><a class="LN" id="160">  160   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="161">  161   </a>      <span class="KW">IF</span> enb_1_2048_5 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="162">  162   </a>        Rate_Transition2_ds_out &lt;= Sample_and_Hold1_out1_signed;
</span><span><a class="LN" id="163">  163   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="164">  164   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition2_ds_process;
</span><span><a class="LN" id="166">  166   </a>
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a>  <span class="CT">-- Downsample output register</span>
</span><span><a class="LN" id="169">  169   </a>  Rate_Transition2_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="171">  171   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="172">  172   </a>      Rate_Transition2_out1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#000#, 12));
</span><span><a class="LN" id="173">  173   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="174">  174   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="175">  175   </a>        Rate_Transition2_out1 &lt;= Rate_Transition2_ds_out;
</span><span><a class="LN" id="176">  176   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="177">  177   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition2_output_process;
</span><span><a class="LN" id="179">  179   </a>
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181">  181   </a>  PipelineRegister1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="183">  183   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="184">  184   </a>      Rate_Transition2_out1_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#000#, 12));
</span><span><a class="LN" id="185">  185   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="186">  186   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="187">  187   </a>        Rate_Transition2_out1_1 &lt;= Rate_Transition2_out1;
</span><span><a class="LN" id="188">  188   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="189">  189   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister1_process;
</span><span><a class="LN" id="191">  191   </a>
</span><span><a class="LN" id="192">  192   </a>
</span><span><a class="LN" id="193">  193   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 15 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="194">  194   </a>    delays_out(k) &lt;= std_logic_vector(Rate_Transition2_out1_1(k));
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="198">  198   </a>
</span><span><a class="LN" id="199">  199   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
