Info from prof:

; CONFIG1H 
config FOSC = INTIO7 
; Oscillator Selection bits (Internal oscillator block, CLKOUT function on OSC2) 
config PLLCFG = OFF 
; 4X PLL Enable (Oscillator used directly) 
config PRICLKEN = ON 
; Primary clock enable bit (Primary clock is always enabled) 
config FCMEN = OFF ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled) 
config IESO = OFF 
; Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled) 
; CONFIG2L config PWRTEN = OFF 
; Power-up Timer Enable bit (Power up timer disabled) 
config BOREN = SBORDIS 
; Brown-out Reset Enable bits (Brown-out Reset enabled in hardware only (SBOREN is disabled)) 
config BORV = 190 
; Brown Out Reset Voltage bits (VBOR set to 1.90 V nominal)

; CONFIG2H
config WDTEN = ON ; Watchdog Timer Enable bits (WDT is always enabled. SWDTEN bit has no effect)
config WDTPS = 32768 ; Watchdog Timer Postscale Select bits (1:32768)
; CONFIG3H
config CCP2MX = PORTC1 ; CCP2 MUX bit (CCP2 input/output is multiplexed with RC1)
config PBADEN = ON ; PORTB A/D Enable bit (PORTB<5:0> pins are configured as analog input channels on Reset)
config CCP3MX = PORTB5 ; P3A/CCP3 Mux bit (P3A/CCP3 input/output is multiplexed with RB5)
config HFOFST = ON ; HFINTOSC Fast Start-up (HFINTOSC output and ready status are not delayed by the oscillator stable status)
config T3CMX = PORTC0 ; Timer3 Clock input mux bit (T3CKI is on RC0)
config P2BMX = PORTD2 ; ECCP2 B output mux bit (P2B is on RD2)


