{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606894027713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606894027723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 23:27:07 2020 " "Processing started: Tue Dec 01 23:27:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606894027723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894027723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894027723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606894028568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606894028568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/register.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049827 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049827 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_dut_testbench " "Found entity 3: register_dut_testbench" {  } { { "../Lab1/register.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/register.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux32x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux32x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32x1 " "Found entity 1: mux32x1" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049828 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32x1_testbench " "Found entity 2: mux32x1_testbench" {  } { { "../Lab1/mux32x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux32x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux8x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049830 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8x1_testbench " "Found entity 2: mux8x1_testbench" {  } { { "../Lab1/mux8x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux8x1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/mux2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049831 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x1_testbench " "Found entity 2: mux2x1_testbench" {  } { { "../Lab1/mux2x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/mux2x1.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5x32 " "Found entity 1: decoder5x32" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder5x32.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049833 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5x32_testbench " "Found entity 2: decoder5x32_testbench" {  } { { "../Lab1/decoder5x32.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder5x32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder3x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder3x8.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049835 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8_testbench " "Found entity 2: decoder_3x8_testbench" {  } { { "../Lab1/decoder3x8.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder3x8.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder2x4.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder2x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder2x4.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049837 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2x4_testbench " "Found entity 2: decoder_2x4_testbench" {  } { { "../Lab1/decoder2x4.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder2x4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/decoder1x2.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/decoder1x2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1x2 " "Found entity 1: decoder1x2" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder1x2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049839 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_1x2_testbench " "Found entity 2: decoder_1x2_testbench" {  } { { "../Lab1/decoder1x2.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/decoder1x2.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/xorop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/xorop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorOp " "Found entity 1: xorOp" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/xorOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049840 ""} { "Info" "ISGN_ENTITY_NAME" "2 xorOp_testbench " "Found entity 2: xorOp_testbench" {  } { { "../Lab2/xorOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/xorOp.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/orop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/orop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orOp " "Found entity 1: orOp" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/orOp.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049842 ""} { "Info" "ISGN_ENTITY_NAME" "2 orOp_testbench " "Found entity 2: orOp_testbench" {  } { { "../Lab2/orOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/orOp.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/norgate64x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/norgate64x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norGate64x1 " "Found entity 1: norGate64x1" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/norGate64x1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049845 ""} { "Info" "ISGN_ENTITY_NAME" "2 norGate64x1_testbench " "Found entity 2: norGate64x1_testbench" {  } { { "../Lab2/norGate64x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/norGate64x1.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/fulladder64bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/fulladder64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder64bit " "Found entity 1: fullAdder64bit" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049847 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder64bit_testbench " "Found entity 2: fullAdder64bit_testbench" {  } { { "../Lab2/fullAdder64bit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder64bit.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049849 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "../Lab2/fullAdder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/fullAdder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/andop.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/andop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andOp " "Found entity 1: andOp" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/andOp.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049850 ""} { "Info" "ISGN_ENTITY_NAME" "2 andOp_testbench " "Found entity 2: andOp_testbench" {  } { { "../Lab2/andOp.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/andOp.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab2/alustim.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab2/alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/alustim.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049852 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "../Lab2/alustim.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab2/alustim.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049854 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instructmem.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datamem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049857 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datamem.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pc.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049859 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_testbench " "Found entity 2: pc_testbench" {  } { { "pc.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pc.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 2 2 " "Found 2 design units, including 2 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 se " "Found entity 1: se" {  } { { "se.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/se.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049860 ""} { "Info" "ISGN_ENTITY_NAME" "2 se_testbench " "Found entity 2: se_testbench" {  } { { "se.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/se.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/datapath.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcincrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCIncrementor " "Found entity 1: PCIncrementor" {  } { { "PCIncrementor.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/PCIncrementor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049863 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(53) " "Verilog HDL warning at instrDecoder.sv(53): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(64) " "Verilog HDL warning at instrDecoder.sv(64): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(65) " "Verilog HDL warning at instrDecoder.sv(65): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(66) " "Verilog HDL warning at instrDecoder.sv(66): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(67) " "Verilog HDL warning at instrDecoder.sv(67): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(68) " "Verilog HDL warning at instrDecoder.sv(68): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049865 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(87) " "Verilog HDL warning at instrDecoder.sv(87): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(88) " "Verilog HDL warning at instrDecoder.sv(88): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(89) " "Verilog HDL warning at instrDecoder.sv(89): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(90) " "Verilog HDL warning at instrDecoder.sv(90): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(91) " "Verilog HDL warning at instrDecoder.sv(91): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(92) " "Verilog HDL warning at instrDecoder.sv(92): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(111) " "Verilog HDL warning at instrDecoder.sv(111): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(112) " "Verilog HDL warning at instrDecoder.sv(112): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(113) " "Verilog HDL warning at instrDecoder.sv(113): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(114) " "Verilog HDL warning at instrDecoder.sv(114): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(115) " "Verilog HDL warning at instrDecoder.sv(115): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(116) " "Verilog HDL warning at instrDecoder.sv(116): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(125) " "Verilog HDL warning at instrDecoder.sv(125): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(130) " "Verilog HDL warning at instrDecoder.sv(130): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(135) " "Verilog HDL warning at instrDecoder.sv(135): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(136) " "Verilog HDL warning at instrDecoder.sv(136): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(137) " "Verilog HDL warning at instrDecoder.sv(137): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(138) " "Verilog HDL warning at instrDecoder.sv(138): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 138 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(140) " "Verilog HDL warning at instrDecoder.sv(140): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(151) " "Verilog HDL warning at instrDecoder.sv(151): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(156) " "Verilog HDL warning at instrDecoder.sv(156): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(161) " "Verilog HDL warning at instrDecoder.sv(161): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(162) " "Verilog HDL warning at instrDecoder.sv(162): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(163) " "Verilog HDL warning at instrDecoder.sv(163): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(165) " "Verilog HDL warning at instrDecoder.sv(165): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(166) " "Verilog HDL warning at instrDecoder.sv(166): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(175) " "Verilog HDL warning at instrDecoder.sv(175): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(186) " "Verilog HDL warning at instrDecoder.sv(186): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(187) " "Verilog HDL warning at instrDecoder.sv(187): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(188) " "Verilog HDL warning at instrDecoder.sv(188): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(190) " "Verilog HDL warning at instrDecoder.sv(190): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(191) " "Verilog HDL warning at instrDecoder.sv(191): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(200) " "Verilog HDL warning at instrDecoder.sv(200): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(210) " "Verilog HDL warning at instrDecoder.sv(210): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 210 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(211) " "Verilog HDL warning at instrDecoder.sv(211): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 211 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(213) " "Verilog HDL warning at instrDecoder.sv(213): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(214) " "Verilog HDL warning at instrDecoder.sv(214): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 214 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(215) " "Verilog HDL warning at instrDecoder.sv(215): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(225) " "Verilog HDL warning at instrDecoder.sv(225): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 225 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(235) " "Verilog HDL warning at instrDecoder.sv(235): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(236) " "Verilog HDL warning at instrDecoder.sv(236): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(238) " "Verilog HDL warning at instrDecoder.sv(238): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(239) " "Verilog HDL warning at instrDecoder.sv(239): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(240) " "Verilog HDL warning at instrDecoder.sv(240): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(250) " "Verilog HDL warning at instrDecoder.sv(250): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(260) " "Verilog HDL warning at instrDecoder.sv(260): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(261) " "Verilog HDL warning at instrDecoder.sv(261): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(263) " "Verilog HDL warning at instrDecoder.sv(263): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(264) " "Verilog HDL warning at instrDecoder.sv(264): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(265) " "Verilog HDL warning at instrDecoder.sv(265): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(275) " "Verilog HDL warning at instrDecoder.sv(275): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 275 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(285) " "Verilog HDL warning at instrDecoder.sv(285): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 285 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(286) " "Verilog HDL warning at instrDecoder.sv(286): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 286 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(288) " "Verilog HDL warning at instrDecoder.sv(288): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 288 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(289) " "Verilog HDL warning at instrDecoder.sv(289): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(290) " "Verilog HDL warning at instrDecoder.sv(290): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(300) " "Verilog HDL warning at instrDecoder.sv(300): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(310) " "Verilog HDL warning at instrDecoder.sv(310): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 310 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(312) " "Verilog HDL warning at instrDecoder.sv(312): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 312 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(313) " "Verilog HDL warning at instrDecoder.sv(313): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 313 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(314) " "Verilog HDL warning at instrDecoder.sv(314): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 314 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(325) " "Verilog HDL warning at instrDecoder.sv(325): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 325 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(330) " "Verilog HDL warning at instrDecoder.sv(330): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(335) " "Verilog HDL warning at instrDecoder.sv(335): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(337) " "Verilog HDL warning at instrDecoder.sv(337): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(338) " "Verilog HDL warning at instrDecoder.sv(338): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049868 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instrDecoder.sv(339) " "Verilog HDL warning at instrDecoder.sv(339): extended using \"x\" or \"z\"" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1606894049869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrDecoder " "Found entity 1: instrDecoder" {  } { { "instrDecoder.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/instrDecoder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.sv 2 2 " "Found 2 design units, including 2 entities, in source file leftshift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leftShift " "Found entity 1: leftShift" {  } { { "leftShift.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/leftShift.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049870 ""} { "Info" "ISGN_ENTITY_NAME" "2 leftShift_testbench " "Found entity 2: leftShift_testbench" {  } { { "leftShift.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/leftShift.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "billycpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file billycpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BillyCPU " "Found entity 1: BillyCPU" {  } { { "BillyCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/BillyCPU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049872 ""} { "Info" "ISGN_ENTITY_NAME" "2 BillyCPU_testbench " "Found entity 2: BillyCPU_testbench" {  } { { "BillyCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/BillyCPU.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_real.sv 2 2 " "Found 2 design units, including 2 entities, in source file dff_real.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_real " "Found entity 1: dff_real" {  } { { "dff_real.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/dff_real.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049875 ""} { "Info" "ISGN_ENTITY_NAME" "2 dff_real_testbench " "Found entity 2: dff_real_testbench" {  } { { "dff_real.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/dff_real.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cameroncpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cameroncpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CameronCPU " "Found entity 1: CameronCPU" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049878 ""} { "Info" "ISGN_ENTITY_NAME" "2 CameronCPU_testbench " "Found entity 2: CameronCPU_testbench" {  } { { "CameronCPU.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/CameronCPU.sv" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_registers " "Found entity 1: pipeline_registers" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/pipeline_registers.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wutzk/desktop/ee469_labs/lab1/regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/wutzk/desktop/ee469_labs/lab1/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/regfile.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049881 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "../Lab1/regfile.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab1/regfile.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/forwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049885 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1_testbench " "Found entity 2: mux4x1_testbench" {  } { { "mux4x1.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/mux4x1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/IF_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049887 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" RF_stage.sv(9) " "Verilog HDL syntax error at RF_stage.sv(9) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RF_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/RF_stage.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1606894049888 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RF_stage RF_stage.sv(2) " "Ignored design unit \"RF_stage\" at RF_stage.sv(2) due to previous errors" {  } { { "RF_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/RF_stage.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1606894049893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file rf_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "EX_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/EX_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/MEM_stage.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.sv" "" { Text "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/WB_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606894049899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wutzk/Desktop/EE469_Labs/Lab4/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/wutzk/Desktop/EE469_Labs/Lab4/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894049975 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606894050091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 01 23:27:30 2020 " "Processing ended: Tue Dec 01 23:27:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606894050091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606894050091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606894050091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606894050091 ""}
