#[doc = "Register `REGS_sec_enable_clr_reg0` reader"]
pub type R = crate::R<RegsSecEnableClrReg0Spec>;
#[doc = "Register `REGS_sec_enable_clr_reg0` writer"]
pub type W = crate::W<RegsSecEnableClrReg0Spec>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_SRC_BUSECC_ENABLE_CLR` reader - 0:0\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_SRC_BUSECC_ENABLE_CLR` writer - 0:0\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_DST_BUSECC_ENABLE_CLR` reader - 1:1\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_M2P_BRIDGE_IEXPORT_VBUSM_32B_MST_MCU_FROMMAIN_0_MST_BRIDGE_DST_BUSECC_ENABLE_CLR` writer - 1:1\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ISLAVE_SAFETY_GASKET_MCU_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR` reader - 2:2\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
pub type Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ISLAVE_SAFETY_GASKET_MCU_0_CFG_P2P_BRIDGE_ISLAVE_SAFETY_GASKET_MCU_0_CFG_BRIDGE_BUSECC_ENABLE_CLR` writer - 2:2\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
pub type Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR` reader - 3:3\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR` writer - 3:3\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR` reader - 4:4\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_SRC_BUSECC_ENABLE_CLR` writer - 4:4\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR` reader - 5:5\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_DST_BUSECC_ENABLE_CLR` writer - 5:5\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_REASSEMBLY_BUSECC_ENABLE_CLR` reader - 6:6\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_P2M_BRIDGE_IEXPORT_VBUSM_32B_SLV_MCU_TOMAIN_0_SLV_BRIDGE_REASSEMBLY_BUSECC_ENABLE_CLR` writer - 6:6\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
pub type Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR` reader - 7:7\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_0_ENABLE_CLR` writer - 7:7\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR` reader - 8:8\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_1_ENABLE_CLR` writer - 8:8\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR` reader - 9:9\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_2_ENABLE_CLR` writer - 9:9\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR` reader - 10:10\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_AM64_MCU_CBASS_CBASS_SCRP_MCU_CLK4_SCR_EDC_CTRL_BUSECC_3_ENABLE_CLR` writer - 10:10\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
pub type Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR` reader - 11:11\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_AM64_MCU_CBASS_CBASS_CBASS_DEFAULT_ERR_EDC_CTRL_BUSECC_ENABLE_CLR` writer - 11:11\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR` reader - 12:12\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableClrR = crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SLV_P2P_BRIDGE_ERR_SLV_BRIDGE_BUSECC_ENABLE_CLR` writer - 12:12\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableClrW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SCR_AM64_MCU_CBASS_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR` reader - 13:13\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableClrR = crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_ERR_SCR_AM64_MCU_CBASS_CBASS_ERR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR` writer - 13:13\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
pub type Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableClrW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_CLR` reader - 14:14\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_0_ENABLE_CLR` writer - 14:14\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableClrW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_CLR` reader - 15:15\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_MCU_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MCU_SYSCLK0_4_BUSECC_1_ENABLE_CLR` writer - 15:15\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
pub type Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableClrW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR` reader - 16:16\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableClrR = crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_DMSC_SLV_P2P_BRIDGE_DMSC_SLV_BRIDGE_BUSECC_ENABLE_CLR` writer - 16:16\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
pub type Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableClrW<'a, REG> =
    crate::BitWriter<'a, REG>;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IBLAZAR_MCU_0_VBUSP_S_P2P_BRIDGE_IBLAZAR_MCU_0_VBUSP_S_BRIDGE_BUSECC_ENABLE_CLR` reader - 17:17\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
pub type Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableClrR =
    crate::BitReader;
#[doc = "Field `AM64_MCU_CBASS_CBASS_IBLAZAR_MCU_0_VBUSP_S_P2P_BRIDGE_IBLAZAR_MCU_0_VBUSP_S_BRIDGE_BUSECC_ENABLE_CLR` writer - 17:17\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
pub type Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableClrW<
    'a,
    REG,
> = crate::BitWriter<'a, REG>;
#[doc = "Field `ECCAGG_ENABLE_CLR` reader - 18:18\\]
Interrupt Enable Clear Register for eccagg_pend"]
pub type EccaggEnableClrR = crate::BitReader;
#[doc = "Field `ECCAGG_ENABLE_CLR` writer - 18:18\\]
Interrupt Enable Clear Register for eccagg_pend"]
pub type EccaggEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_enable_clr (& self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableClrR{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableClrR :: new ((self . bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_enable_clr (& self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableClrR{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableClrR :: new (((self . bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_islave_safety_gasket_mcu_0_cfg_p2p_bridge_islave_safety_gasket_mcu_0_cfg_bridge_busecc_enable_clr (& self) -> Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableClrR{
        Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableClrR :: new (((self . bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_enable_clr (& self) -> Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableClrR{
        Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableClrR :: new (((self . bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_enable_clr (& self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableClrR{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableClrR :: new (((self . bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_enable_clr (& self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableClrR{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableClrR :: new (((self . bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
    #[inline(always)]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_enable_clr (& self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableClrR{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableClrR :: new (((self . bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_enable_clr(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableClrR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableClrR::new(
            ((self.bits >> 7) & 1) != 0,
        )
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_enable_clr(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableClrR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableClrR::new(
            ((self.bits >> 8) & 1) != 0,
        )
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_enable_clr(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableClrR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableClrR::new(
            ((self.bits >> 9) & 1) != 0,
        )
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_enable_clr(
        &self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableClrR
    {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableClrR::new(
            ((self.bits >> 10) & 1) != 0,
        )
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_enable_clr(
        &self,
    ) -> Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableClrR
    {
        Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableClrR::new(
            ((self.bits >> 11) & 1) != 0,
        )
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_enable_clr(
        &self,
    ) -> Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableClrR {
        Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableClrR::new(
            ((self.bits >> 12) & 1) != 0,
        )
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_enable_clr(
        &self,
    ) -> Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableClrR {
        Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableClrR::new(
            ((self.bits >> 13) & 1) != 0,
        )
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0_enable_clr(
        &self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableClrR {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableClrR::new(
            ((self.bits >> 14) & 1) != 0,
        )
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1_enable_clr(
        &self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableClrR {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableClrR::new(
            ((self.bits >> 15) & 1) != 0,
        )
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_enable_clr(
        &self,
    ) -> Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableClrR {
        Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableClrR::new(
            ((self.bits >> 16) & 1) != 0,
        )
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
    #[inline(always)]
    pub fn am64_mcu_cbass_cbass_iblazar_mcu_0_vbusp_s_p2p_bridge_iblazar_mcu_0_vbusp_s_bridge_busecc_enable_clr(
        &self,
    ) -> Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableClrR {
        Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableClrR::new(
            ((self.bits >> 17) & 1) != 0,
        )
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for eccagg_pend"]
    #[inline(always)]
    pub fn eccagg_enable_clr(&self) -> EccaggEnableClrR {
        EccaggEnableClrR::new(((self.bits >> 18) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_src_busecc_enable_clr (& mut self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeSrcBuseccEnableClrW :: new (self , 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_Iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_mst_mcu_frommain_0_mst_m2p_bridge_iexport_vbusm_32b_mst_mcu_frommain_0_mst_bridge_dst_busecc_enable_clr (& mut self) -> Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bMstMcuFrommain0MstM2pBridgeIexportVbusm32bMstMcuFrommain0MstBridgeDstBuseccEnableClrW :: new (self , 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Islave_safety_gasket_mcu_0_cfg_p2p_bridge_Islave_safety_gasket_mcu_0_cfg_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_islave_safety_gasket_mcu_0_cfg_p2p_bridge_islave_safety_gasket_mcu_0_cfg_bridge_busecc_enable_clr (& mut self) -> Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Am64McuCbassCbassIslaveSafetyGasketMcu0CfgP2pBridgeIslaveSafetyGasketMcu0CfgBridgeBuseccEnableClrW :: new (self , 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_Iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_p2p_bridge_iam64_mcu_cbass_cbass_mcu_0_cbass_err_slv_bridge_busecc_enable_clr (& mut self) -> Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Am64McuCbassCbassIam64McuCbassCbassMcu0CbassErrSlvP2pBridgeIam64McuCbassCbassMcu0CbassErrSlvBridgeBuseccEnableClrW :: new (self , 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_src_busecc_enable_clr (& mut self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeSrcBuseccEnableClrW :: new (self , 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_dst_busecc_enable_clr (& mut self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeDstBuseccEnableClrW :: new (self , 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_Iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_pend"]
    #[inline(always)]
    #[must_use]    pub fn am64_mcu_cbass_cbass_iexport_vbusm_32b_slv_mcu_tomain_0_slv_p2m_bridge_iexport_vbusm_32b_slv_mcu_tomain_0_slv_bridge_reassembly_busecc_enable_clr (& mut self) -> Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableClrW < RegsSecEnableClrReg0Spec >{
        Am64McuCbassCbassIexportVbusm32bSlvMcuTomain0SlvP2mBridgeIexportVbusm32bSlvMcuTomain0SlvBridgeReassemblyBuseccEnableClrW :: new (self , 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_0_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc0EnableClrW::new(
            self, 7,
        )
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_1_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc1EnableClrW::new(
            self, 8,
        )
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_2_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc2EnableClrW::new(
            self, 9,
        )
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_am64_mcu_cbass_cbass_scrp_mcu_clk4_scr_edc_ctrl_busecc_3_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassScrpMcuClk4ScrAm64McuCbassCbassScrpMcuClk4ScrEdcCtrlBusecc3EnableClrW::new(
            self, 10,
        )
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_cbass_default_err_am64_mcu_cbass_cbass_cbass_default_err_edc_ctrl_busecc_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassCbassDefaultErrAm64McuCbassCbassCbassDefaultErrEdcCtrlBuseccEnableClrW::new(
            self, 11,
        )
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_err_slv_p2p_bridge_err_slv_bridge_busecc_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableClrW<RegsSecEnableClrReg0Spec>
    {
        Am64McuCbassCbassErrSlvP2pBridgeErrSlvBridgeBuseccEnableClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_err_scr_am64_mcu_cbass_cbass_err_scr_edc_ctrl_busecc_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassErrScrAm64McuCbassCbassErrScrEdcCtrlBuseccEnableClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_0_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc0EnableClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_MCU_SYSCLK0_4_clk_edc_ctrl_cbass_int_MCU_SYSCLK0_4_busecc_1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_mcu_sysclk0_4_clk_edc_ctrl_cbass_int_mcu_sysclk0_4_busecc_1_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassMcuSysclk0_4ClkEdcCtrlCbassIntMcuSysclk0_4Busecc1EnableClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_dmsc_slv_p2p_bridge_dmsc_slv_bridge_busecc_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableClrW<RegsSecEnableClrReg0Spec>
    {
        Am64McuCbassCbassDmscSlvP2pBridgeDmscSlvBridgeBuseccEnableClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for am64_mcu_cbass_cbass_Iblazar_mcu_0_vbusp_s_p2p_bridge_Iblazar_mcu_0_vbusp_s_bridge_busecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn am64_mcu_cbass_cbass_iblazar_mcu_0_vbusp_s_p2p_bridge_iblazar_mcu_0_vbusp_s_bridge_busecc_enable_clr(
        &mut self,
    ) -> Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableClrW<
        RegsSecEnableClrReg0Spec,
    > {
        Am64McuCbassCbassIblazarMcu0VbuspSP2pBridgeIblazarMcu0VbuspSBridgeBuseccEnableClrW::new(
            self, 17,
        )
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for eccagg_pend"]
    #[inline(always)]
    #[must_use]
    pub fn eccagg_enable_clr(&mut self) -> EccaggEnableClrW<RegsSecEnableClrReg0Spec> {
        EccaggEnableClrW::new(self, 18)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`regs_sec_enable_clr_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`regs_sec_enable_clr_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RegsSecEnableClrReg0Spec;
impl crate::RegisterSpec for RegsSecEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`regs_sec_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for RegsSecEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`regs_sec_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for RegsSecEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets REGS_sec_enable_clr_reg0 to value 0"]
impl crate::Resettable for RegsSecEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
