EESOF_MODEL_PATH=%DESIGN_KIT_MODEL_PATH:$ICCAP_MODEL_PATH:%ICCAP_MODEL_PATH;{%DESIGN_KIT_MODEL_PATH}
DESIGN_KIT_MODEL_PATH=
DESIGN_KIT_VERILOGA_PATH=
SIM_FILE_PATH=$USER_SIM_FILE_PATH:%USER_SIM_FILE_PATH:$DE_SIM_FILE_PATH:%DE_SIM_FILE_PATH:.:..:../data:../networks:%DESIGN_KIT_SIM_FILE_PATH;{%DESIGN_KIT_SIM_FILE_PATH}
DESIGN_KIT_SIM_FILE_PATH=\\iastate.edu\Files\Users\fdreshaj\Desktop\EE_514\DesignKits\ee414_ads_designkit\circuit\data;\\iastate.edu\Files\Users\fdreshaj\Desktop\EE_514\DesignKits\ee414_ads_designkit\circuit\models
DE_SIM_FILE_PATH=.\data;;\\iastate.edu\Files\Users\fdreshaj\Desktop\EE_514\DesignKits\ee414_ads_designkit\circuit\data;\\iastate.edu\Files\Users\fdreshaj\Desktop\EE_514\DesignKits\ee414_ads_designkit\circuit\models
