{
  "module_name": "bfa_defs.h",
  "hash_id": "8115f189a2ed2b7bd41738b71ad7bcf1f82185b654879e971c6191e042119b1c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/bfa/bfa_defs.h",
  "human_readable_source": " \n \n\n#ifndef __BFA_DEFS_H__\n#define __BFA_DEFS_H__\n\n#include \"bfa_fc.h\"\n#include \"bfad_drv.h\"\n\n#define BFA_MFG_SERIALNUM_SIZE                  11\n#define STRSZ(_n)                               (((_n) + 4) & ~3)\n\n \nenum {\n\tBFA_MFG_TYPE_CB_MAX  = 825,       \n\tBFA_MFG_TYPE_FC8P2   = 825,       \n\tBFA_MFG_TYPE_FC8P1   = 815,       \n\tBFA_MFG_TYPE_FC4P2   = 425,       \n\tBFA_MFG_TYPE_FC4P1   = 415,       \n\tBFA_MFG_TYPE_CNA10P2 = 1020,      \n\tBFA_MFG_TYPE_CNA10P1 = 1010,      \n\tBFA_MFG_TYPE_JAYHAWK = 804,       \n\tBFA_MFG_TYPE_WANCHESE = 1007,     \n\tBFA_MFG_TYPE_ASTRA    = 807,      \n\tBFA_MFG_TYPE_LIGHTNING_P0 = 902,  \n\tBFA_MFG_TYPE_LIGHTNING = 1741,    \n\tBFA_MFG_TYPE_PROWLER_F = 1560,\t  \n\tBFA_MFG_TYPE_PROWLER_N = 1410,\t  \n\tBFA_MFG_TYPE_PROWLER_C = 1710,    \n\tBFA_MFG_TYPE_PROWLER_D = 1860,    \n\tBFA_MFG_TYPE_CHINOOK   = 1867,    \n\tBFA_MFG_TYPE_CHINOOK2   = 1869,\t  \n\tBFA_MFG_TYPE_INVALID = 0,         \n};\n\n#pragma pack(1)\n\n \n#define bfa_mfg_is_mezz(type) (( \\\n\t(type) == BFA_MFG_TYPE_JAYHAWK || \\\n\t(type) == BFA_MFG_TYPE_WANCHESE || \\\n\t(type) == BFA_MFG_TYPE_ASTRA || \\\n\t(type) == BFA_MFG_TYPE_LIGHTNING_P0 || \\\n\t(type) == BFA_MFG_TYPE_LIGHTNING || \\\n\t(type) == BFA_MFG_TYPE_CHINOOK || \\\n\t(type) == BFA_MFG_TYPE_CHINOOK2))\n\n \n#define bfa_mfg_is_old_wwn_mac_model(type) (( \\\n\t(type) == BFA_MFG_TYPE_FC8P2 || \\\n\t(type) == BFA_MFG_TYPE_FC8P1 || \\\n\t(type) == BFA_MFG_TYPE_FC4P2 || \\\n\t(type) == BFA_MFG_TYPE_FC4P1 || \\\n\t(type) == BFA_MFG_TYPE_CNA10P2 || \\\n\t(type) == BFA_MFG_TYPE_CNA10P1 || \\\n\t(type) == BFA_MFG_TYPE_JAYHAWK || \\\n\t(type) == BFA_MFG_TYPE_WANCHESE))\n\n#define bfa_mfg_increment_wwn_mac(m, i)                         \\\ndo {                                                            \\\n\tu32 t = ((u32)(m)[0] << 16) | ((u32)(m)[1] << 8) | \\\n\t\t(u32)(m)[2];  \\\n\tt += (i);      \\\n\t(m)[0] = (t >> 16) & 0xFF;                              \\\n\t(m)[1] = (t >> 8) & 0xFF;                               \\\n\t(m)[2] = t & 0xFF;                                      \\\n} while (0)\n\n \n#define BFA_MFG_VPD_LEN                 512\n\n \nenum {\n\tBFA_MFG_VPD_UNKNOWN     = 0,      \n\tBFA_MFG_VPD_IBM         = 1,      \n\tBFA_MFG_VPD_HP          = 2,      \n\tBFA_MFG_VPD_DELL        = 3,      \n\tBFA_MFG_VPD_PCI_IBM     = 0x08,   \n\tBFA_MFG_VPD_PCI_HP      = 0x10,   \n\tBFA_MFG_VPD_PCI_DELL    = 0x20,   \n\tBFA_MFG_VPD_PCI_BRCD    = 0xf8,   \n};\n\n \nstruct bfa_mfg_vpd_s {\n\tu8              version;         \n\tu8              vpd_sig[3];      \n\tu8              chksum;          \n\tu8              vendor;          \n\tu8      len;             \n\tu8      rsv;\n\tu8              data[BFA_MFG_VPD_LEN];   \n};\n\n#pragma pack()\n\n \nenum bfa_status {\n\tBFA_STATUS_OK\t\t= 0,\t \n\tBFA_STATUS_FAILED\t= 1,\t \n\tBFA_STATUS_EINVAL\t= 2,\t \n\tBFA_STATUS_ENOMEM\t= 3,\t \n\tBFA_STATUS_ETIMER\t= 5,\t \n\tBFA_STATUS_EPROTOCOL\t= 6,\t \n\tBFA_STATUS_BADFLASH\t= 9,\t \n\tBFA_STATUS_SFP_UNSUPP\t= 10,\t \n\tBFA_STATUS_UNKNOWN_VFID = 11,\t \n\tBFA_STATUS_DATACORRUPTED = 12,   \n\tBFA_STATUS_DEVBUSY\t= 13,\t \n\tBFA_STATUS_HDMA_FAILED  = 16,    \n\tBFA_STATUS_FLASH_BAD_LEN = 17,\t \n\tBFA_STATUS_UNKNOWN_LWWN = 18,\t \n\tBFA_STATUS_UNKNOWN_RWWN = 19,\t \n\tBFA_STATUS_VPORT_EXISTS = 21,\t \n\tBFA_STATUS_VPORT_MAX\t= 22,\t \n\tBFA_STATUS_UNSUPP_SPEED\t= 23,\t \n\tBFA_STATUS_INVLD_DFSZ\t= 24,\t \n\tBFA_STATUS_CMD_NOTSUPP  = 26,    \n\tBFA_STATUS_FABRIC_RJT\t= 29,\t \n\tBFA_STATUS_UNKNOWN_VWWN = 30,\t \n\tBFA_STATUS_PORT_OFFLINE = 34,\t \n\tBFA_STATUS_VPORT_WWN_BP\t= 46,\t \n\tBFA_STATUS_PORT_NOT_DISABLED = 47,  \n\tBFA_STATUS_NO_FCPIM_NEXUS = 52,\t \n\tBFA_STATUS_IOC_FAILURE\t= 56,\t \n\tBFA_STATUS_INVALID_WWN\t= 57,\t \n\tBFA_STATUS_ADAPTER_ENABLED = 60,  \n\tBFA_STATUS_IOC_NON_OP   = 61,\t \n\tBFA_STATUS_VERSION_FAIL = 70,  \n\tBFA_STATUS_DIAG_BUSY\t= 71,\t \n\tBFA_STATUS_BEACON_ON    = 72,    \n\tBFA_STATUS_ENOFSAVE\t= 78,\t \n\tBFA_STATUS_IOC_DISABLED = 82,    \n\tBFA_STATUS_ERROR_TRL_ENABLED  = 87,    \n\tBFA_STATUS_ERROR_QOS_ENABLED  = 88,    \n\tBFA_STATUS_NO_SFP_DEV = 89,\t \n\tBFA_STATUS_MEMTEST_FAILED = 90,  \n\tBFA_STATUS_LEDTEST_OP = 109,  \n\tBFA_STATUS_INVALID_MAC  = 134,  \n\tBFA_STATUS_CMD_NOTSUPP_CNA = 146,  \n\tBFA_STATUS_PBC\t\t= 154,  \n\tBFA_STATUS_BAD_FWCFG = 156,\t \n\tBFA_STATUS_INVALID_VENDOR = 158,  \n\tBFA_STATUS_SFP_NOT_READY = 159,\t \n\tBFA_STATUS_TRUNK_ENABLED = 164,  \n\tBFA_STATUS_TRUNK_DISABLED  = 165,  \n\tBFA_STATUS_IOPROFILE_OFF = 175,  \n\tBFA_STATUS_PHY_NOT_PRESENT = 183,  \n\tBFA_STATUS_FEATURE_NOT_SUPPORTED = 192,\t \n\tBFA_STATUS_ENTRY_EXISTS = 193,\t \n\tBFA_STATUS_ENTRY_NOT_EXISTS = 194,  \n\tBFA_STATUS_NO_CHANGE = 195,\t \n\tBFA_STATUS_FAA_ENABLED = 197,\t \n\tBFA_STATUS_FAA_DISABLED = 198,\t \n\tBFA_STATUS_FAA_ACQUIRED = 199,\t \n\tBFA_STATUS_FAA_ACQ_ADDR = 200,\t \n\tBFA_STATUS_BBCR_FC_ONLY = 201,  \n\tBFA_STATUS_ERROR_TRUNK_ENABLED = 203,\t \n\tBFA_STATUS_MAX_ENTRY_REACHED = 212,\t \n\tBFA_STATUS_TOPOLOGY_LOOP = 230,  \n\tBFA_STATUS_LOOP_UNSUPP_MEZZ = 231,  \n\tBFA_STATUS_INVALID_BW = 233,\t \n\tBFA_STATUS_QOS_BW_INVALID = 234,    \n\tBFA_STATUS_DPORT_ENABLED = 235,  \n\tBFA_STATUS_DPORT_DISABLED = 236,  \n\tBFA_STATUS_CMD_NOTSUPP_MEZZ = 239,  \n\tBFA_STATUS_FRU_NOT_PRESENT = 240,  \n\tBFA_STATUS_DPORT_NO_SFP = 243,  \n\tBFA_STATUS_DPORT_ERR = 245,\t \n\tBFA_STATUS_DPORT_ENOSYS = 254,  \n\tBFA_STATUS_DPORT_CANT_PERF = 255,  \n\tBFA_STATUS_DPORT_LOGICALERR = 256,  \n\tBFA_STATUS_DPORT_SWBUSY = 257,  \n\tBFA_STATUS_ERR_BBCR_SPEED_UNSUPPORT = 258,  \n\tBFA_STATUS_ERROR_BBCR_ENABLED  = 259,  \n\tBFA_STATUS_INVALID_BBSCN = 260,  \n\tBFA_STATUS_DDPORT_ERR = 261,  \n\tBFA_STATUS_DPORT_SFPWRAP_ERR = 262,  \n\tBFA_STATUS_BBCR_CFG_NO_CHANGE = 265,  \n\tBFA_STATUS_DPORT_SW_NOTREADY = 268,  \n\tBFA_STATUS_DPORT_INV_SFP = 271,  \n\tBFA_STATUS_DPORT_CMD_NOTSUPP    = 273,  \n\tBFA_STATUS_MAX_VAL\t\t \n};\n#define bfa_status_t enum bfa_status\n\nenum bfa_eproto_status {\n\tBFA_EPROTO_BAD_ACCEPT = 0,\n\tBFA_EPROTO_UNKNOWN_RSP = 1\n};\n#define bfa_eproto_status_t enum bfa_eproto_status\n\nenum bfa_boolean {\n\tBFA_FALSE = 0,\n\tBFA_TRUE  = 1\n};\n#define bfa_boolean_t enum bfa_boolean\n\n#define BFA_STRING_32\t32\n#define BFA_VERSION_LEN 64\n\n \n\n \nenum {\n\tBFA_ADAPTER_SERIAL_NUM_LEN = STRSZ(BFA_MFG_SERIALNUM_SIZE),\n\t\t\t\t\t \n\tBFA_ADAPTER_MODEL_NAME_LEN  = 16,   \n\tBFA_ADAPTER_MODEL_DESCR_LEN = 128,  \n\tBFA_ADAPTER_MFG_NAME_LEN    = 8,    \n\tBFA_ADAPTER_SYM_NAME_LEN    = 64,   \n\tBFA_ADAPTER_OS_TYPE_LEN\t    = 64,   \n\tBFA_ADAPTER_UUID_LEN\t    = 16,   \n};\n\nstruct bfa_adapter_attr_s {\n\tchar\t\tmanufacturer[BFA_ADAPTER_MFG_NAME_LEN];\n\tchar\t\tserial_num[BFA_ADAPTER_SERIAL_NUM_LEN];\n\tu32\tcard_type;\n\tchar\t\tmodel[BFA_ADAPTER_MODEL_NAME_LEN];\n\tchar\t\tmodel_descr[BFA_ADAPTER_MODEL_DESCR_LEN];\n\twwn_t\t\tpwwn;\n\tchar\t\tnode_symname[FC_SYMNAME_MAX];\n\tchar\t\thw_ver[BFA_VERSION_LEN];\n\tchar\t\tfw_ver[BFA_VERSION_LEN];\n\tchar\t\toptrom_ver[BFA_VERSION_LEN];\n\tchar\t\tos_type[BFA_ADAPTER_OS_TYPE_LEN];\n\tstruct bfa_mfg_vpd_s\tvpd;\n\tstruct mac_s\tmac;\n\n\tu8\t\tnports;\n\tu8\t\tmax_speed;\n\tu8\t\tprototype;\n\tchar\t        asic_rev;\n\n\tu8\t\tpcie_gen;\n\tu8\t\tpcie_lanes_orig;\n\tu8\t\tpcie_lanes;\n\tu8\t        cna_capable;\n\n\tu8\t\tis_mezz;\n\tu8\t\ttrunk_capable;\n\tu8\t\tmfg_day;\t \n\tu8\t\tmfg_month;\t \n\tu16\t\tmfg_year;\t \n\tu16\t\trsvd;\n\tu8\t\tuuid[BFA_ADAPTER_UUID_LEN];\n};\n\n \n\nenum {\n\tBFA_IOC_DRIVER_LEN\t= 16,\n\tBFA_IOC_CHIP_REV_LEN\t= 8,\n};\n\n \nstruct bfa_ioc_driver_attr_s {\n\tchar\t\tdriver[BFA_IOC_DRIVER_LEN];\t \n\tchar\t\tdriver_ver[BFA_VERSION_LEN];\t \n\tchar\t\tfw_ver[BFA_VERSION_LEN];\t \n\tchar\t\tbios_ver[BFA_VERSION_LEN];\t \n\tchar\t\tefi_ver[BFA_VERSION_LEN];\t \n\tchar\t\tob_ver[BFA_VERSION_LEN];\t \n};\n\n \nstruct bfa_ioc_pci_attr_s {\n\tu16\tvendor_id;\t \n\tu16\tdevice_id;\t \n\tu16\tssid;\t\t \n\tu16\tssvid;\t\t \n\tu32\tpcifn;\t\t \n\tu32\trsvd;\t\t \n\tchar\t\tchip_rev[BFA_IOC_CHIP_REV_LEN];\t  \n};\n\n \nenum bfa_ioc_state {\n\tBFA_IOC_UNINIT\t\t= 1,\t \n\tBFA_IOC_RESET\t\t= 2,\t \n\tBFA_IOC_SEMWAIT\t\t= 3,\t \n\tBFA_IOC_HWINIT\t\t= 4,\t \n\tBFA_IOC_GETATTR\t\t= 5,\t \n\tBFA_IOC_OPERATIONAL\t= 6,\t \n\tBFA_IOC_INITFAIL\t= 7,\t \n\tBFA_IOC_FAIL\t\t= 8,\t \n\tBFA_IOC_DISABLING\t= 9,\t \n\tBFA_IOC_DISABLED\t= 10,\t \n\tBFA_IOC_FWMISMATCH\t= 11,\t \n\tBFA_IOC_ENABLING\t= 12,\t \n\tBFA_IOC_HWFAIL\t\t= 13,\t \n\tBFA_IOC_ACQ_ADDR\t= 14,\t \n};\n\n \nstruct bfa_fw_ioc_stats_s {\n\tu32\tenable_reqs;\n\tu32\tdisable_reqs;\n\tu32\tget_attr_reqs;\n\tu32\tdbg_sync;\n\tu32\tdbg_dump;\n\tu32\tunknown_reqs;\n};\n\n \nstruct bfa_ioc_drv_stats_s {\n\tu32\tioc_isrs;\n\tu32\tioc_enables;\n\tu32\tioc_disables;\n\tu32\tioc_hbfails;\n\tu32\tioc_boots;\n\tu32\tstats_tmos;\n\tu32\thb_count;\n\tu32\tdisable_reqs;\n\tu32\tenable_reqs;\n\tu32\tdisable_replies;\n\tu32\tenable_replies;\n\tu32\trsvd;\n};\n\n \nstruct bfa_ioc_stats_s {\n\tstruct bfa_ioc_drv_stats_s\tdrv_stats;  \n\tstruct bfa_fw_ioc_stats_s\tfw_stats;   \n};\n\nenum bfa_ioc_type_e {\n\tBFA_IOC_TYPE_FC\t\t= 1,\n\tBFA_IOC_TYPE_FCoE\t= 2,\n\tBFA_IOC_TYPE_LL\t\t= 3,\n};\n\n \nstruct bfa_ioc_attr_s {\n\tenum bfa_ioc_type_e\t\tioc_type;\n\tenum bfa_ioc_state\t\tstate;\t\t \n\tstruct bfa_adapter_attr_s\tadapter_attr;\t \n\tstruct bfa_ioc_driver_attr_s\tdriver_attr;\t \n\tstruct bfa_ioc_pci_attr_s\tpci_attr;\n\tu8\t\t\t\tport_id;\t \n\tu8\t\t\t\tport_mode;\t \n\tu8\t\t\t\tcap_bm;\t\t \n\tu8\t\t\t\tport_mode_cfg;\t \n\tu8\t\t\t\tdef_fn;\t\t \n\tu8\t\t\t\trsvd[3];\t \n};\n\n \nenum bfa_aen_category {\n\tBFA_AEN_CAT_ADAPTER\t= 1,\n\tBFA_AEN_CAT_PORT\t= 2,\n\tBFA_AEN_CAT_LPORT\t= 3,\n\tBFA_AEN_CAT_RPORT\t= 4,\n\tBFA_AEN_CAT_ITNIM\t= 5,\n\tBFA_AEN_CAT_AUDIT\t= 8,\n\tBFA_AEN_CAT_IOC\t\t= 9,\n};\n\n \nenum bfa_adapter_aen_event {\n\tBFA_ADAPTER_AEN_ADD\t= 1,\t \n\tBFA_ADAPTER_AEN_REMOVE\t= 2,\t \n};\n\nstruct bfa_adapter_aen_data_s {\n\tchar\tserial_num[BFA_ADAPTER_SERIAL_NUM_LEN];\n\tu32\tnports;  \n\twwn_t\tpwwn;    \n};\n\n \nenum bfa_port_aen_event {\n\tBFA_PORT_AEN_ONLINE\t= 1,     \n\tBFA_PORT_AEN_OFFLINE\t= 2,     \n\tBFA_PORT_AEN_RLIR\t= 3,     \n\tBFA_PORT_AEN_SFP_INSERT\t= 4,     \n\tBFA_PORT_AEN_SFP_REMOVE\t= 5,     \n\tBFA_PORT_AEN_SFP_POM\t= 6,     \n\tBFA_PORT_AEN_ENABLE\t= 7,     \n\tBFA_PORT_AEN_DISABLE\t= 8,     \n\tBFA_PORT_AEN_AUTH_ON\t= 9,     \n\tBFA_PORT_AEN_AUTH_OFF\t= 10,    \n\tBFA_PORT_AEN_DISCONNECT\t= 11,    \n\tBFA_PORT_AEN_QOS_NEG\t= 12,    \n\tBFA_PORT_AEN_FABRIC_NAME_CHANGE\t= 13,  \n\tBFA_PORT_AEN_SFP_ACCESS_ERROR\t= 14,  \n\tBFA_PORT_AEN_SFP_UNSUPPORT\t= 15,  \n};\n\nenum bfa_port_aen_sfp_pom {\n\tBFA_PORT_AEN_SFP_POM_GREEN = 1,  \n\tBFA_PORT_AEN_SFP_POM_AMBER = 2,  \n\tBFA_PORT_AEN_SFP_POM_RED   = 3,  \n\tBFA_PORT_AEN_SFP_POM_MAX   = BFA_PORT_AEN_SFP_POM_RED\n};\n\nstruct bfa_port_aen_data_s {\n\twwn_t\t\tpwwn;\t\t \n\twwn_t\t\tfwwn;\t\t \n\tu32\t\tphy_port_num;\t \n\tu16\t\tioc_type;\n\tu16\t\tlevel;\t\t \n\tmac_t\t\tmac;\t\t \n\tu16\t\trsvd;\n};\n\n \nenum bfa_lport_aen_event {\n\tBFA_LPORT_AEN_NEW\t= 1,\t\t \n\tBFA_LPORT_AEN_DELETE\t= 2,\t\t \n\tBFA_LPORT_AEN_ONLINE\t= 3,\t\t \n\tBFA_LPORT_AEN_OFFLINE\t= 4,\t\t \n\tBFA_LPORT_AEN_DISCONNECT = 5,\t\t \n\tBFA_LPORT_AEN_NEW_PROP\t= 6,\t\t \n\tBFA_LPORT_AEN_DELETE_PROP = 7,\t\t \n\tBFA_LPORT_AEN_NEW_STANDARD = 8,\t\t \n\tBFA_LPORT_AEN_DELETE_STANDARD = 9,\t \n\tBFA_LPORT_AEN_NPIV_DUP_WWN = 10,\t \n\tBFA_LPORT_AEN_NPIV_FABRIC_MAX = 11,\t \n\tBFA_LPORT_AEN_NPIV_UNKNOWN = 12,\t \n};\n\nstruct bfa_lport_aen_data_s {\n\tu16\tvf_id;\t \n\tu16\troles;\t \n\tu32\trsvd;\n\twwn_t\tppwwn;\t \n\twwn_t\tlpwwn;\t \n};\n\n \nenum bfa_itnim_aen_event {\n\tBFA_ITNIM_AEN_ONLINE\t = 1,\t \n\tBFA_ITNIM_AEN_OFFLINE\t = 2,\t \n\tBFA_ITNIM_AEN_DISCONNECT = 3,\t \n};\n\nstruct bfa_itnim_aen_data_s {\n\tu16\t\tvf_id;\t\t \n\tu16\t\trsvd[3];\n\twwn_t\t\tppwwn;\t\t \n\twwn_t\t\tlpwwn;\t\t \n\twwn_t\t\trpwwn;\t\t \n};\n\n \nenum bfa_audit_aen_event {\n\tBFA_AUDIT_AEN_AUTH_ENABLE\t= 1,\n\tBFA_AUDIT_AEN_AUTH_DISABLE\t= 2,\n\tBFA_AUDIT_AEN_FLASH_ERASE\t= 3,\n\tBFA_AUDIT_AEN_FLASH_UPDATE\t= 4,\n};\n\nstruct bfa_audit_aen_data_s {\n\twwn_t\tpwwn;\n\tint\tpartition_inst;\n\tint\tpartition_type;\n};\n\n \nenum bfa_ioc_aen_event {\n\tBFA_IOC_AEN_HBGOOD  = 1,\t \n\tBFA_IOC_AEN_HBFAIL  = 2,\t \n\tBFA_IOC_AEN_ENABLE  = 3,\t \n\tBFA_IOC_AEN_DISABLE = 4,\t \n\tBFA_IOC_AEN_FWMISMATCH  = 5,\t \n\tBFA_IOC_AEN_FWCFG_ERROR = 6,\t \n\tBFA_IOC_AEN_INVALID_VENDOR = 7,\n\tBFA_IOC_AEN_INVALID_NWWN = 8,\t \n\tBFA_IOC_AEN_INVALID_PWWN = 9\t \n};\n\nstruct bfa_ioc_aen_data_s {\n\twwn_t\tpwwn;\n\tu16\tioc_type;\n\tmac_t\tmac;\n};\n\n \n\n \n#define BFA_MFG_CHKSUM_SIZE\t\t\t16\n\n#define BFA_MFG_PARTNUM_SIZE\t\t\t14\n#define BFA_MFG_SUPPLIER_ID_SIZE\t\t10\n#define BFA_MFG_SUPPLIER_PARTNUM_SIZE\t\t20\n#define BFA_MFG_SUPPLIER_SERIALNUM_SIZE\t\t20\n#define BFA_MFG_SUPPLIER_REVISION_SIZE\t\t4\n \n#define BFA_MFG_IC_FC\t0x01\n#define BFA_MFG_IC_ETH\t0x02\n\n \n#define BFA_CM_HBA\t0x01\n#define BFA_CM_CNA\t0x02\n#define BFA_CM_NIC\t0x04\n#define BFA_CM_FC16G\t0x08\n#define BFA_CM_SRIOV\t0x10\n#define BFA_CM_MEZZ\t0x20\n\n#pragma pack(1)\n\n \nstruct bfa_mfg_block_s {\n\tu8\tversion;     \n\tu8     mfg_sig[3];  \n\tu16    mfgsize;     \n\tu16    u16_chksum;  \n\tchar        brcd_serialnum[STRSZ(BFA_MFG_SERIALNUM_SIZE)];\n\tchar        brcd_partnum[STRSZ(BFA_MFG_PARTNUM_SIZE)];\n\tu8     mfg_day;     \n\tu8     mfg_month;   \n\tu16    mfg_year;    \n\twwn_t       mfg_wwn;     \n\tu8     num_wwn;     \n\tu8     mfg_speeds;  \n\tu8     rsv[2];\n\tchar    supplier_id[STRSZ(BFA_MFG_SUPPLIER_ID_SIZE)];\n\tchar    supplier_partnum[STRSZ(BFA_MFG_SUPPLIER_PARTNUM_SIZE)];\n\tchar    supplier_serialnum[STRSZ(BFA_MFG_SUPPLIER_SERIALNUM_SIZE)];\n\tchar    supplier_revision[STRSZ(BFA_MFG_SUPPLIER_REVISION_SIZE)];\n\tmac_t       mfg_mac;     \n\tu8     num_mac;     \n\tu8     rsv2;\n\tu32    card_type;   \n\tchar        cap_nic;     \n\tchar        cap_cna;     \n\tchar        cap_hba;     \n\tchar        cap_fc16g;   \n\tchar        cap_sriov;   \n\tchar        cap_mezz;    \n\tu8     rsv3;\n\tu8     mfg_nports;  \n\tchar        media[8];    \n\tchar        initial_mode[8];  \n\tu8     rsv4[84];\n\tu8     md5_chksum[BFA_MFG_CHKSUM_SIZE];  \n};\n\n#pragma pack()\n\n \n\n \nenum {\n\tBFA_PCI_VENDOR_ID_BROCADE\t= 0x1657,\n\tBFA_PCI_DEVICE_ID_FC_8G2P\t= 0x13,\n\tBFA_PCI_DEVICE_ID_FC_8G1P\t= 0x17,\n\tBFA_PCI_DEVICE_ID_CT\t\t= 0x14,\n\tBFA_PCI_DEVICE_ID_CT_FC\t\t= 0x21,\n\tBFA_PCI_DEVICE_ID_CT2\t\t= 0x22,\n\tBFA_PCI_DEVICE_ID_CT2_QUAD\t= 0x23,\n};\n\n#define bfa_asic_id_cb(__d)\t\t\t\\\n\t((__d) == BFA_PCI_DEVICE_ID_FC_8G2P ||\t\\\n\t (__d) == BFA_PCI_DEVICE_ID_FC_8G1P)\n#define bfa_asic_id_ct(__d)\t\t\t\\\n\t((__d) == BFA_PCI_DEVICE_ID_CT ||\t\\\n\t (__d) == BFA_PCI_DEVICE_ID_CT_FC)\n#define bfa_asic_id_ct2(__d)\t\t\t\\\n\t((__d) == BFA_PCI_DEVICE_ID_CT2 ||\t\\\n\t(__d) == BFA_PCI_DEVICE_ID_CT2_QUAD)\n#define bfa_asic_id_ctc(__d)\t\\\n\t(bfa_asic_id_ct(__d) || bfa_asic_id_ct2(__d))\n\n \nenum {\n\tBFA_PCI_FCOE_SSDEVICE_ID\t= 0x14,\n\tBFA_PCI_CT2_SSID_FCoE\t\t= 0x22,\n\tBFA_PCI_CT2_SSID_ETH\t\t= 0x23,\n\tBFA_PCI_CT2_SSID_FC\t\t= 0x24,\n};\n\n \n#define BFA_PCI_ACCESS_RANGES 1\n\n \nenum bfa_port_speed {\n\tBFA_PORT_SPEED_UNKNOWN = 0,\n\tBFA_PORT_SPEED_1GBPS\t= 1,\n\tBFA_PORT_SPEED_2GBPS\t= 2,\n\tBFA_PORT_SPEED_4GBPS\t= 4,\n\tBFA_PORT_SPEED_8GBPS\t= 8,\n\tBFA_PORT_SPEED_10GBPS\t= 10,\n\tBFA_PORT_SPEED_16GBPS\t= 16,\n\tBFA_PORT_SPEED_AUTO\t= 0xf,\n};\n#define bfa_port_speed_t enum bfa_port_speed\n\nenum {\n\tBFA_BOOT_BOOTLUN_MAX = 4,        \n\tBFA_PREBOOT_BOOTLUN_MAX = 8,     \n};\n\n#define BOOT_CFG_REV1   1\n#define BOOT_CFG_VLAN   1\n\n \nenum bfa_boot_bootopt {\n\tBFA_BOOT_AUTO_DISCOVER  = 0,  \n\tBFA_BOOT_STORED_BLUN = 1,  \n\tBFA_BOOT_FIRST_LUN      = 2,  \n\tBFA_BOOT_PBC    = 3,  \n};\n\n#pragma pack(1)\n \nstruct bfa_boot_bootlun_s {\n\twwn_t   pwwn;\t\t \n\tstruct scsi_lun   lun;   \n};\n#pragma pack()\n\n \nstruct bfa_boot_cfg_s {\n\tu8\t\tversion;\n\tu8\t\trsvd1;\n\tu16\t\tchksum;\n\tu8\t\tenable;\t\t \n\tu8\t\tspeed;           \n\tu8\t\ttopology;        \n\tu8\t\tbootopt;         \n\tu32\t\tnbluns;          \n\tu32\t\trsvd2;\n\tstruct bfa_boot_bootlun_s blun[BFA_BOOT_BOOTLUN_MAX];\n\tstruct bfa_boot_bootlun_s blun_disc[BFA_BOOT_BOOTLUN_MAX];\n};\n\nstruct bfa_boot_pbc_s {\n\tu8              enable;          \n\tu8              speed;           \n\tu8              topology;        \n\tu8              rsvd1;\n\tu32     nbluns;          \n\tstruct bfa_boot_bootlun_s pblun[BFA_PREBOOT_BOOTLUN_MAX];\n};\n\nstruct bfa_ethboot_cfg_s {\n\tu8\t\tversion;\n\tu8\t\trsvd1;\n\tu16\t\tchksum;\n\tu8\t\tenable;\t \n\tu8\t\trsvd2;\n\tu16\t\tvlan;\n};\n\n \n#define BFA_ABLK_MAX_PORTS\t2\n#define BFA_ABLK_MAX_PFS\t16\n#define BFA_ABLK_MAX\t\t2\n\n#pragma pack(1)\nenum bfa_mode_s {\n\tBFA_MODE_HBA\t= 1,\n\tBFA_MODE_CNA\t= 2,\n\tBFA_MODE_NIC\t= 3\n};\n\nstruct bfa_adapter_cfg_mode_s {\n\tu16\tmax_pf;\n\tu16\tmax_vf;\n\tenum bfa_mode_s\tmode;\n};\n\nstruct bfa_ablk_cfg_pf_s {\n\tu16\tpers;\n\tu8\tport_id;\n\tu8\toptrom;\n\tu8\tvalid;\n\tu8\tsriov;\n\tu8\tmax_vfs;\n\tu8\trsvd[1];\n\tu16\tnum_qpairs;\n\tu16\tnum_vectors;\n\tu16\tbw_min;\n\tu16\tbw_max;\n};\n\nstruct bfa_ablk_cfg_port_s {\n\tu8\tmode;\n\tu8\ttype;\n\tu8\tmax_pfs;\n\tu8\trsvd[5];\n};\n\nstruct bfa_ablk_cfg_inst_s {\n\tu8\tnports;\n\tu8\tmax_pfs;\n\tu8\trsvd[6];\n\tstruct bfa_ablk_cfg_pf_s\tpf_cfg[BFA_ABLK_MAX_PFS];\n\tstruct bfa_ablk_cfg_port_s\tport_cfg[BFA_ABLK_MAX_PORTS];\n};\n\nstruct bfa_ablk_cfg_s {\n\tstruct bfa_ablk_cfg_inst_s\tinst[BFA_ABLK_MAX];\n};\n\n\n \n#define SFP_DIAGMON_SIZE\t10  \n\n \n#define BFA_SFP_SCN_REMOVED\t0\n#define BFA_SFP_SCN_INSERTED\t1\n#define BFA_SFP_SCN_POM\t\t2\n#define BFA_SFP_SCN_FAILED\t3\n#define BFA_SFP_SCN_UNSUPPORT\t4\n#define BFA_SFP_SCN_VALID\t5\n\nenum bfa_defs_sfp_media_e {\n\tBFA_SFP_MEDIA_UNKNOWN\t= 0x00,\n\tBFA_SFP_MEDIA_CU\t= 0x01,\n\tBFA_SFP_MEDIA_LW\t= 0x02,\n\tBFA_SFP_MEDIA_SW\t= 0x03,\n\tBFA_SFP_MEDIA_EL\t= 0x04,\n\tBFA_SFP_MEDIA_UNSUPPORT\t= 0x05,\n};\n\n \nenum {\n\tSFP_XMTR_TECH_CU = (1 << 0),\t \n\tSFP_XMTR_TECH_CP = (1 << 1),\t \n\tSFP_XMTR_TECH_CA = (1 << 2),\t \n\tSFP_XMTR_TECH_LL = (1 << 3),\t \n\tSFP_XMTR_TECH_SL = (1 << 4),\t \n\tSFP_XMTR_TECH_SN = (1 << 5),\t \n\tSFP_XMTR_TECH_EL_INTRA = (1 << 6),  \n\tSFP_XMTR_TECH_EL_INTER = (1 << 7),  \n\tSFP_XMTR_TECH_LC = (1 << 8),\t \n\tSFP_XMTR_TECH_SA = (1 << 9)\n};\n\n \nstruct sfp_srlid_base_s {\n\tu8\tid;\t\t \n\tu8\textid;\t\t \n\tu8\tconnector;\t \n\tu8\txcvr[8];\t \n\tu8\tencoding;\t \n\tu8\tbr_norm;\t \n\tu8\trate_id;\t \n\tu8\tlen_km;\t\t \n\tu8\tlen_100m;\t \n\tu8\tlen_om2;\t \n\tu8\tlen_om1;\t \n\tu8\tlen_cu;\t\t \n\tu8\tlen_om3;\t \n\tu8\tvendor_name[16]; \n\tu8\tunalloc1;\n\tu8\tvendor_oui[3];\t \n\tu8\tvendor_pn[16];\t \n\tu8\tvendor_rev[4];\t \n\tu8\twavelen[2];\t \n\tu8\tunalloc2;\n\tu8\tcc_base;\t \n};\n\n \nstruct sfp_srlid_ext_s {\n\tu8\toptions[2];\n\tu8\tbr_max;\n\tu8\tbr_min;\n\tu8\tvendor_sn[16];\n\tu8\tdate_code[8];\n\tu8\tdiag_mon_type;   \n\tu8\ten_options;\n\tu8\tsff_8472;\n\tu8\tcc_ext;\n};\n\n \nstruct sfp_diag_base_s {\n\t \n\tu8\ttemp_high_alarm[2];  \n\tu8\ttemp_low_alarm[2];   \n\tu8\ttemp_high_warning[2];    \n\tu8\ttemp_low_warning[2];     \n\n\tu8\tvolt_high_alarm[2];  \n\tu8\tvolt_low_alarm[2];   \n\tu8\tvolt_high_warning[2];    \n\tu8\tvolt_low_warning[2];     \n\n\tu8\tbias_high_alarm[2];  \n\tu8\tbias_low_alarm[2];   \n\tu8\tbias_high_warning[2];    \n\tu8\tbias_low_warning[2];     \n\n\tu8\ttx_pwr_high_alarm[2];    \n\tu8\ttx_pwr_low_alarm[2];     \n\tu8\ttx_pwr_high_warning[2];  \n\tu8\ttx_pwr_low_warning[2];   \n\n\tu8\trx_pwr_high_alarm[2];    \n\tu8\trx_pwr_low_alarm[2];     \n\tu8\trx_pwr_high_warning[2];  \n\tu8\trx_pwr_low_warning[2];   \n\n\tu8\tunallocate_1[16];\n\n\t \n\tu8\trx_pwr[20];\n\tu8\ttx_i[4];\n\tu8\ttx_pwr[4];\n\tu8\ttemp[4];\n\tu8\tvolt[4];\n\tu8\tunallocate_2[3];\n\tu8\tcc_dmi;\n};\n\n \nstruct sfp_diag_ext_s {\n\tu8\tdiag[SFP_DIAGMON_SIZE];\n\tu8\tunalloc1[4];\n\tu8\tstatus_ctl;\n\tu8\trsvd;\n\tu8\talarm_flags[2];\n\tu8\tunalloc2[2];\n\tu8\twarning_flags[2];\n\tu8\text_status_ctl[2];\n};\n\n \nstruct sfp_usr_eeprom_s {\n\tu8\trsvd1[2];        \n\tu8\tewrap;           \n\tu8\trsvd2[2];        \n\tu8\towrap;           \n\tu8\trsvd3[2];        \n\tu8\tprbs;            \n\tu8\trsvd4[2];        \n\tu8\ttx_eqz_16;       \n\tu8\ttx_eqz_8;        \n\tu8\trsvd5[2];        \n\tu8\trx_emp_16;       \n\tu8\trx_emp_8;        \n\tu8\trsvd6[2];        \n\tu8\ttx_eye_adj;      \n\tu8\trsvd7[3];        \n\tu8\ttx_eye_qctl;     \n\tu8\ttx_eye_qres;     \n\tu8\trsvd8[2];        \n\tu8\tpoh[3];          \n\tu8\trsvd9[2];        \n};\n\nstruct sfp_mem_s {\n\tstruct sfp_srlid_base_s\tsrlid_base;\n\tstruct sfp_srlid_ext_s\tsrlid_ext;\n\tstruct sfp_diag_base_s\tdiag_base;\n\tstruct sfp_diag_ext_s\tdiag_ext;\n\tstruct sfp_usr_eeprom_s usr_eeprom;\n};\n\n \nunion sfp_xcvr_e10g_code_u {\n\tu8\t\tb;\n\tstruct {\n#ifdef __BIG_ENDIAN\n\t\tu8\te10g_unall:1;    \n\t\tu8\te10g_lrm:1;\n\t\tu8\te10g_lr:1;\n\t\tu8\te10g_sr:1;\n\t\tu8\tib_sx:1;     \n\t\tu8\tib_lx:1;\n\t\tu8\tib_cu_a:1;\n\t\tu8\tib_cu_p:1;\n#else\n\t\tu8\tib_cu_p:1;\n\t\tu8\tib_cu_a:1;\n\t\tu8\tib_lx:1;\n\t\tu8\tib_sx:1;     \n\t\tu8\te10g_sr:1;\n\t\tu8\te10g_lr:1;\n\t\tu8\te10g_lrm:1;\n\t\tu8\te10g_unall:1;    \n#endif\n\t} r;\n};\n\nunion sfp_xcvr_so1_code_u {\n\tu8\t\tb;\n\tstruct {\n\t\tu8\tescon:2;     \n\t\tu8\toc192_reach:1;   \n\t\tu8\tso_reach:2;\n\t\tu8\toc48_reach:3;\n\t} r;\n};\n\nunion sfp_xcvr_so2_code_u {\n\tu8\t\tb;\n\tstruct {\n\t\tu8\treserved:1;\n\t\tu8\toc12_reach:3;    \n\t\tu8\treserved1:1;\n\t\tu8\toc3_reach:3;     \n\t} r;\n};\n\nunion sfp_xcvr_eth_code_u {\n\tu8\t\tb;\n\tstruct {\n\t\tu8\tbase_px:1;\n\t\tu8\tbase_bx10:1;\n\t\tu8\te100base_fx:1;\n\t\tu8\te100base_lx:1;\n\t\tu8\te1000base_t:1;\n\t\tu8\te1000base_cx:1;\n\t\tu8\te1000base_lx:1;\n\t\tu8\te1000base_sx:1;\n\t} r;\n};\n\nstruct sfp_xcvr_fc1_code_s {\n\tu8\tlink_len:5;  \n\tu8\txmtr_tech2:3;\n\tu8\txmtr_tech1:7;    \n\tu8\treserved1:1;\n};\n\nunion sfp_xcvr_fc2_code_u {\n\tu8\t\tb;\n\tstruct {\n\t\tu8\ttw_media:1;  \n\t\tu8\ttp_media:1;  \n\t\tu8\tmi_media:1;  \n\t\tu8\ttv_media:1;  \n\t\tu8\tm6_media:1;  \n\t\tu8\tm5_media:1;  \n\t\tu8\treserved:1;\n\t\tu8\tsm_media:1;  \n\t} r;\n};\n\nunion sfp_xcvr_fc3_code_u {\n\tu8\t\tb;\n\tstruct {\n#ifdef __BIG_ENDIAN\n\t\tu8\trsv4:1;\n\t\tu8\tmb800:1;     \n\t\tu8\tmb1600:1;    \n\t\tu8\tmb400:1;     \n\t\tu8\trsv2:1;\n\t\tu8\tmb200:1;     \n\t\tu8\trsv1:1;\n\t\tu8\tmb100:1;     \n#else\n\t\tu8\tmb100:1;     \n\t\tu8\trsv1:1;\n\t\tu8\tmb200:1;     \n\t\tu8\trsv2:1;\n\t\tu8\tmb400:1;     \n\t\tu8\tmb1600:1;    \n\t\tu8\tmb800:1;     \n\t\tu8\trsv4:1;\n#endif\n\t} r;\n};\n\nstruct sfp_xcvr_s {\n\tunion sfp_xcvr_e10g_code_u\te10g;\n\tunion sfp_xcvr_so1_code_u\tso1;\n\tunion sfp_xcvr_so2_code_u\tso2;\n\tunion sfp_xcvr_eth_code_u\teth;\n\tstruct sfp_xcvr_fc1_code_s\tfc1;\n\tunion sfp_xcvr_fc2_code_u\tfc2;\n\tunion sfp_xcvr_fc3_code_u\tfc3;\n};\n\n \n#define BFA_FLASH_PART_ENTRY_SIZE\t32\t \n#define BFA_FLASH_PART_MAX\t\t32\t \n\nenum bfa_flash_part_type {\n\tBFA_FLASH_PART_OPTROM   = 1,     \n\tBFA_FLASH_PART_FWIMG    = 2,     \n\tBFA_FLASH_PART_FWCFG    = 3,     \n\tBFA_FLASH_PART_DRV      = 4,     \n\tBFA_FLASH_PART_BOOT     = 5,     \n\tBFA_FLASH_PART_ASIC     = 6,     \n\tBFA_FLASH_PART_MFG      = 7,     \n\tBFA_FLASH_PART_OPTROM2  = 8,     \n\tBFA_FLASH_PART_VPD      = 9,     \n\tBFA_FLASH_PART_PBC      = 10,    \n\tBFA_FLASH_PART_BOOTOVL  = 11,    \n\tBFA_FLASH_PART_LOG      = 12,    \n\tBFA_FLASH_PART_PXECFG   = 13,    \n\tBFA_FLASH_PART_PXEOVL   = 14,    \n\tBFA_FLASH_PART_PORTCFG  = 15,    \n\tBFA_FLASH_PART_ASICBK   = 16,    \n};\n\n \nstruct bfa_flash_part_attr_s {\n\tu32\tpart_type;       \n\tu32\tpart_instance;   \n\tu32\tpart_off;        \n\tu32\tpart_size;       \n\tu32\tpart_len;        \n\tu32\tpart_status;     \n\tchar\trsv[BFA_FLASH_PART_ENTRY_SIZE - 24];\n};\n\n \nstruct bfa_flash_attr_s {\n\tu32\tstatus;  \n\tu32\tnpart;   \n\tstruct bfa_flash_part_attr_s part[BFA_FLASH_PART_MAX];\n};\n\n \n#define LB_PATTERN_DEFAULT\t0xB5B5B5B5\n#define QTEST_CNT_DEFAULT\t10\n#define QTEST_PAT_DEFAULT\tLB_PATTERN_DEFAULT\n#define DPORT_ENABLE_LOOPCNT_DEFAULT (1024 * 1024)\n\nstruct bfa_diag_memtest_s {\n\tu8\talgo;\n\tu8\trsvd[7];\n};\n\nstruct bfa_diag_memtest_result {\n\tu32\tstatus;\n\tu32\taddr;\n\tu32\texp;  \n\tu32\tact;  \n\tu32\terr_status;              \n\tu32\terr_status1;     \n\tu32\terr_addr;  \n\tu8\talgo;\n\tu8\trsv[3];\n};\n\nstruct bfa_diag_loopback_result_s {\n\tu32\tnumtxmfrm;       \n\tu32\tnumosffrm;       \n\tu32\tnumrcvfrm;       \n\tu32\tbadfrminf;       \n\tu32\tbadfrmnum;       \n\tu8\tstatus;          \n\tu8\trsvd[3];\n};\n\nenum bfa_diag_dport_test_status {\n\tDPORT_TEST_ST_IDLE\t= 0,     \n\tDPORT_TEST_ST_FINAL\t= 1,     \n\tDPORT_TEST_ST_SKIP\t= 2,     \n\tDPORT_TEST_ST_FAIL\t= 3,     \n\tDPORT_TEST_ST_INPRG\t= 4,     \n\tDPORT_TEST_ST_RESPONDER\t= 5,     \n\tDPORT_TEST_ST_STOPPED\t= 6,     \n\tDPORT_TEST_ST_MAX\n};\n\nenum bfa_diag_dport_test_type {\n\tDPORT_TEST_ELOOP\t= 0,\n\tDPORT_TEST_OLOOP\t= 1,\n\tDPORT_TEST_ROLOOP\t= 2,\n\tDPORT_TEST_LINK\t\t= 3,\n\tDPORT_TEST_MAX\n};\n\nenum bfa_diag_dport_test_opmode {\n\tBFA_DPORT_OPMODE_AUTO\t= 0,\n\tBFA_DPORT_OPMODE_MANU\t= 1,\n};\n\nstruct bfa_diag_dport_subtest_result_s {\n\tu8\tstatus;\t\t \n\tu8\trsvd[7];\t \n\tu64\tstart_time;\t \n};\n\nstruct bfa_diag_dport_result_s {\n\twwn_t\trp_pwwn;\t \n\twwn_t\trp_nwwn;\t \n\tu64\tstart_time;\t \n\tu64\tend_time;\t \n\tu8\tstatus;\t\t \n\tu8\tmode;\t\t \n\tu8\trsvd;\t\t \n\tu8\tspeed;\t\t \n\tu16\tbuffer_required;\n\tu16\tfrmsz;\t\t \n\tu32\tlpcnt;\t\t \n\tu32\tpat;\t\t \n\tu32\troundtrip_latency;\t \n\tu32\test_cable_distance;\t \n\tstruct bfa_diag_dport_subtest_result_s subtest[DPORT_TEST_MAX];\n};\n\nstruct bfa_diag_ledtest_s {\n\tu32\tcmd;     \n\tu32\tcolor;   \n\tu16\tfreq;    \n\tu8\tled;     \n\tu8\trsvd[5];\n};\n\nstruct bfa_diag_loopback_s {\n\tu32\tloopcnt;\n\tu32\tpattern;\n\tu8\tlb_mode;     \n\tu8\tspeed;       \n\tu8\trsvd[2];\n};\n\n \nenum bfa_phy_status_e {\n\tBFA_PHY_STATUS_GOOD\t= 0,  \n\tBFA_PHY_STATUS_NOT_PRESENT\t= 1,  \n\tBFA_PHY_STATUS_BAD\t= 2,  \n};\n\n \nstruct bfa_phy_attr_s {\n\tu32\tstatus;          \n\tu32\tlength;          \n\tu32\tfw_ver;          \n\tu32\tan_status;       \n\tu32\tpma_pmd_status;  \n\tu32\tpma_pmd_signal;  \n\tu32\tpcs_status;      \n};\n\n \nstruct bfa_phy_stats_s {\n\tu32\tstatus;          \n\tu32\tlink_breaks;     \n\tu32\tpma_pmd_fault;   \n\tu32\tpcs_fault;       \n\tu32\tspeed_neg;       \n\tu32\ttx_eq_training;  \n\tu32\ttx_eq_timeout;   \n\tu32\tcrc_error;       \n};\n\n#pragma pack()\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}