# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../diagonisma_thema_ekto.srcs/sources_1/new/dff_a.vhd" \

# Do not sort compile order
nosort
