<stg><name>selu<float, float, relu5_config_struct></name>


<trans_list>

<trans id="1765" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:0  %data_29_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_29_read)

]]></Node>
<StgValue><ssdm name="data_29_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:1  %data_28_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_28_read)

]]></Node>
<StgValue><ssdm name="data_28_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:2  %data_27_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_27_read)

]]></Node>
<StgValue><ssdm name="data_27_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:3  %data_26_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_26_read)

]]></Node>
<StgValue><ssdm name="data_26_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:4  %data_25_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_25_read)

]]></Node>
<StgValue><ssdm name="data_25_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:5  %data_24_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_24_read)

]]></Node>
<StgValue><ssdm name="data_24_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:6  %data_23_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_23_read)

]]></Node>
<StgValue><ssdm name="data_23_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:7  %data_22_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_22_read)

]]></Node>
<StgValue><ssdm name="data_22_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:8  %data_21_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_21_read)

]]></Node>
<StgValue><ssdm name="data_21_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:9  %data_20_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_20_read)

]]></Node>
<StgValue><ssdm name="data_20_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:10  %data_19_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_19_read)

]]></Node>
<StgValue><ssdm name="data_19_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:11  %data_18_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_18_read)

]]></Node>
<StgValue><ssdm name="data_18_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:12  %data_17_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_17_read)

]]></Node>
<StgValue><ssdm name="data_17_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:13  %data_16_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_16_read)

]]></Node>
<StgValue><ssdm name="data_16_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:14  %data_15_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_15_read)

]]></Node>
<StgValue><ssdm name="data_15_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:15  %data_14_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_14_read)

]]></Node>
<StgValue><ssdm name="data_14_read_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:16  %data_13_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_13_read)

]]></Node>
<StgValue><ssdm name="data_13_read_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:17  %data_12_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_12_read)

]]></Node>
<StgValue><ssdm name="data_12_read_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:18  %data_11_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_11_read)

]]></Node>
<StgValue><ssdm name="data_11_read_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:19  %data_10_read11 = call float @_ssdm_op_Read.ap_auto.float(float %data_10_read)

]]></Node>
<StgValue><ssdm name="data_10_read11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:20  %data_9_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_9_read)

]]></Node>
<StgValue><ssdm name="data_9_read_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:21  %data_8_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_8_read)

]]></Node>
<StgValue><ssdm name="data_8_read_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:22  %data_7_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_7_read)

]]></Node>
<StgValue><ssdm name="data_7_read_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:23  %data_6_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_6_read)

]]></Node>
<StgValue><ssdm name="data_6_read_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:24  %data_5_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %data_5_read)

]]></Node>
<StgValue><ssdm name="data_5_read_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:25  %data_4_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %data_4_read)

]]></Node>
<StgValue><ssdm name="data_4_read_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:26  %data_3_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %data_3_read)

]]></Node>
<StgValue><ssdm name="data_3_read_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:27  %data_2_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %data_2_read)

]]></Node>
<StgValue><ssdm name="data_2_read_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:28  %data_1_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %data_1_read)

]]></Node>
<StgValue><ssdm name="data_1_read_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:29  %data_0_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %data_0_read)

]]></Node>
<StgValue><ssdm name="data_0_read_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:39  %tmp_82 = fcmp oge float %data_0_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_84 = fcmp oge float %data_1_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_86 = fcmp oge float %data_2_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_88 = fcmp oge float %data_3_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_90 = fcmp oge float %data_4_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_92 = fcmp oge float %data_5_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_94 = fcmp oge float %data_6_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_96 = fcmp oge float %data_7_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_98 = fcmp oge float %data_8_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_100 = fcmp oge float %data_9_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_102 = fcmp oge float %data_10_read11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_104 = fcmp oge float %data_11_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_106 = fcmp oge float %data_12_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_108 = fcmp oge float %data_13_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_110 = fcmp oge float %data_14_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_112 = fcmp oge float %data_15_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_114 = fcmp oge float %data_16_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_116 = fcmp oge float %data_17_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_118 = fcmp oge float %data_18_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_120 = fcmp oge float %data_19_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_122 = fcmp oge float %data_20_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_124 = fcmp oge float %data_21_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_126 = fcmp oge float %data_22_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_128 = fcmp oge float %data_23_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_130 = fcmp oge float %data_24_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_132 = fcmp oge float %data_25_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_134 = fcmp oge float %data_26_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_136 = fcmp oge float %data_27_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_138 = fcmp oge float %data_28_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_140 = fcmp oge float %data_29_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
hls_label_61:33  %bitcast_ln776 = bitcast float %data_0_read_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_61:34  %tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="23" op_0_bw="32">
<![CDATA[
hls_label_61:35  %trunc_ln776 = trunc i32 %bitcast_ln776 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_61:36  %icmp_ln776 = icmp ne i8 %tmp_81, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_61:37  %icmp_ln776_77 = icmp eq i23 %trunc_ln776, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_77"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_61:38  %or_ln776 = or i1 %icmp_ln776_77, %icmp_ln776

]]></Node>
<StgValue><ssdm name="or_ln776"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_61:39  %tmp_82 = fcmp oge float %data_0_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_61:40  %and_ln776 = and i1 %or_ln776, %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln776"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_61:41  br i1 %and_ln776, label %0, label %1

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = fmul float %data_0_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = fmul float %data_0_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_37 = bitcast float %data_1_read_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_37"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_37, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_37 = trunc i32 %bitcast_ln776_37 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_37"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_78 = icmp ne i8 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_78"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_79 = icmp eq i23 %trunc_ln776_37, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_79"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_37 = or i1 %icmp_ln776_79, %icmp_ln776_78

]]></Node>
<StgValue><ssdm name="or_ln776_37"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_84 = fcmp oge float %data_1_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_37 = and i1 %or_ln776_37, %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln776_37"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_37, label %2, label %4

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = fmul float %data_1_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_1 = fmul float %data_1_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_38 = bitcast float %data_2_read_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_38"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_38, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_38 = trunc i32 %bitcast_ln776_38 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_38"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_80 = icmp ne i8 %tmp_85, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_80"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_81 = icmp eq i23 %trunc_ln776_38, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_81"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_38 = or i1 %icmp_ln776_81, %icmp_ln776_80

]]></Node>
<StgValue><ssdm name="or_ln776_38"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_86 = fcmp oge float %data_2_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_38 = and i1 %or_ln776_38, %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln776_38"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_38, label %5, label %7

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2 = fmul float %data_2_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_2 = fmul float %data_2_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_39 = bitcast float %data_3_read_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_39"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_39, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_39 = trunc i32 %bitcast_ln776_39 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_39"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_82 = icmp ne i8 %tmp_87, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_82"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_83 = icmp eq i23 %trunc_ln776_39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_83"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_39 = or i1 %icmp_ln776_83, %icmp_ln776_82

]]></Node>
<StgValue><ssdm name="or_ln776_39"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_88 = fcmp oge float %data_3_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_39 = and i1 %or_ln776_39, %tmp_88

]]></Node>
<StgValue><ssdm name="and_ln776_39"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_39, label %8, label %10

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3 = fmul float %data_3_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_3 = fmul float %data_3_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_40 = bitcast float %data_4_read_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_40"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_40, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_40 = trunc i32 %bitcast_ln776_40 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_40"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_84 = icmp ne i8 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_84"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_85 = icmp eq i23 %trunc_ln776_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_85"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_40 = or i1 %icmp_ln776_85, %icmp_ln776_84

]]></Node>
<StgValue><ssdm name="or_ln776_40"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_90 = fcmp oge float %data_4_read_5, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_40 = and i1 %or_ln776_40, %tmp_90

]]></Node>
<StgValue><ssdm name="and_ln776_40"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_40, label %11, label %13

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4_16 = fmul float %data_4_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_4 = fmul float %data_4_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_41 = bitcast float %data_5_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_41"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_41, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_41 = trunc i32 %bitcast_ln776_41 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_41"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_86 = icmp ne i8 %tmp_91, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_86"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_87 = icmp eq i23 %trunc_ln776_41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_87"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_41 = or i1 %icmp_ln776_87, %icmp_ln776_86

]]></Node>
<StgValue><ssdm name="or_ln776_41"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_92 = fcmp oge float %data_5_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_41 = and i1 %or_ln776_41, %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln776_41"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_41, label %14, label %16

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_17 = fmul float %data_5_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_5 = fmul float %data_5_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_42 = bitcast float %data_6_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_42"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_93 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_42, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_42 = trunc i32 %bitcast_ln776_42 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_42"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_88 = icmp ne i8 %tmp_93, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_88"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_89 = icmp eq i23 %trunc_ln776_42, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_89"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_42 = or i1 %icmp_ln776_89, %icmp_ln776_88

]]></Node>
<StgValue><ssdm name="or_ln776_42"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_94 = fcmp oge float %data_6_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_42 = and i1 %or_ln776_42, %tmp_94

]]></Node>
<StgValue><ssdm name="and_ln776_42"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_42, label %17, label %19

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = fmul float %data_6_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_6 = fmul float %data_6_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_43 = bitcast float %data_7_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_43"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_43, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_43 = trunc i32 %bitcast_ln776_43 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_43"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_90 = icmp ne i8 %tmp_95, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_90"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_91 = icmp eq i23 %trunc_ln776_43, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_91"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_43 = or i1 %icmp_ln776_91, %icmp_ln776_90

]]></Node>
<StgValue><ssdm name="or_ln776_43"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_96 = fcmp oge float %data_7_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_43 = and i1 %or_ln776_43, %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln776_43"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_43, label %20, label %22

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fmul float %data_7_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_7 = fmul float %data_7_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_44 = bitcast float %data_8_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_44"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_44, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_44 = trunc i32 %bitcast_ln776_44 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_44"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_92 = icmp ne i8 %tmp_97, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_92"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_93 = icmp eq i23 %trunc_ln776_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_93"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_44 = or i1 %icmp_ln776_93, %icmp_ln776_92

]]></Node>
<StgValue><ssdm name="or_ln776_44"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_98 = fcmp oge float %data_8_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_44 = and i1 %or_ln776_44, %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln776_44"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_44, label %23, label %25

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_8 = fmul float %data_8_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_8 = fmul float %data_8_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_45 = bitcast float %data_9_read_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_45"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_45, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_45 = trunc i32 %bitcast_ln776_45 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_45"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_94 = icmp ne i8 %tmp_99, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_94"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_95 = icmp eq i23 %trunc_ln776_45, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_95"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_45 = or i1 %icmp_ln776_95, %icmp_ln776_94

]]></Node>
<StgValue><ssdm name="or_ln776_45"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_100 = fcmp oge float %data_9_read_4, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_45 = and i1 %or_ln776_45, %tmp_100

]]></Node>
<StgValue><ssdm name="and_ln776_45"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_45, label %26, label %28

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_9 = fmul float %data_9_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_9 = fmul float %data_9_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_46 = bitcast float %data_10_read11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_46"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_46, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_46 = trunc i32 %bitcast_ln776_46 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_46"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_96 = icmp ne i8 %tmp_101, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_96"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_97 = icmp eq i23 %trunc_ln776_46, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_97"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_46 = or i1 %icmp_ln776_97, %icmp_ln776_96

]]></Node>
<StgValue><ssdm name="or_ln776_46"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_102 = fcmp oge float %data_10_read11, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_46 = and i1 %or_ln776_46, %tmp_102

]]></Node>
<StgValue><ssdm name="and_ln776_46"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_46, label %29, label %31

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_10 = fmul float %data_10_read11, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_s = fmul float %data_10_read11, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_47 = bitcast float %data_11_read_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_47"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_47, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_47 = trunc i32 %bitcast_ln776_47 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_47"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_98 = icmp ne i8 %tmp_103, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_98"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_99 = icmp eq i23 %trunc_ln776_47, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_99"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_47 = or i1 %icmp_ln776_99, %icmp_ln776_98

]]></Node>
<StgValue><ssdm name="or_ln776_47"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_104 = fcmp oge float %data_11_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_47 = and i1 %or_ln776_47, %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln776_47"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_47, label %32, label %34

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = fmul float %data_11_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_10 = fmul float %data_11_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_48 = bitcast float %data_12_read_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_48"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_48, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_48 = trunc i32 %bitcast_ln776_48 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_48"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_100 = icmp ne i8 %tmp_105, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_100"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_101 = icmp eq i23 %trunc_ln776_48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_101"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_48 = or i1 %icmp_ln776_101, %icmp_ln776_100

]]></Node>
<StgValue><ssdm name="or_ln776_48"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_106 = fcmp oge float %data_12_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_48 = and i1 %or_ln776_48, %tmp_106

]]></Node>
<StgValue><ssdm name="and_ln776_48"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_48, label %35, label %37

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_12 = fmul float %data_12_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_11 = fmul float %data_12_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_49 = bitcast float %data_13_read_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_49"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_49, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_49 = trunc i32 %bitcast_ln776_49 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_49"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_102 = icmp ne i8 %tmp_107, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_102"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_103 = icmp eq i23 %trunc_ln776_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_103"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_49 = or i1 %icmp_ln776_103, %icmp_ln776_102

]]></Node>
<StgValue><ssdm name="or_ln776_49"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_108 = fcmp oge float %data_13_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_49 = and i1 %or_ln776_49, %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln776_49"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_49, label %38, label %40

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fmul float %data_13_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_12 = fmul float %data_13_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_50 = bitcast float %data_14_read_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_50"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_50, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_50 = trunc i32 %bitcast_ln776_50 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_50"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_104 = icmp ne i8 %tmp_109, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_104"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_105 = icmp eq i23 %trunc_ln776_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_105"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_50 = or i1 %icmp_ln776_105, %icmp_ln776_104

]]></Node>
<StgValue><ssdm name="or_ln776_50"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_110 = fcmp oge float %data_14_read_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_50 = and i1 %or_ln776_50, %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln776_50"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_50, label %41, label %43

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s_18 = fmul float %data_14_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s_18"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_13 = fmul float %data_14_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_51 = bitcast float %data_15_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_51"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_51, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_51 = trunc i32 %bitcast_ln776_51 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_51"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_106 = icmp ne i8 %tmp_111, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_106"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_107 = icmp eq i23 %trunc_ln776_51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_107"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_51 = or i1 %icmp_ln776_107, %icmp_ln776_106

]]></Node>
<StgValue><ssdm name="or_ln776_51"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_112 = fcmp oge float %data_15_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_51 = and i1 %or_ln776_51, %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln776_51"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_51, label %44, label %46

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fmul float %data_15_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_14 = fmul float %data_15_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_52 = bitcast float %data_16_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_52"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_52, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_52 = trunc i32 %bitcast_ln776_52 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_52"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_108 = icmp ne i8 %tmp_113, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_108"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_109 = icmp eq i23 %trunc_ln776_52, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_109"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_52 = or i1 %icmp_ln776_109, %icmp_ln776_108

]]></Node>
<StgValue><ssdm name="or_ln776_52"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_114 = fcmp oge float %data_16_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_52 = and i1 %or_ln776_52, %tmp_114

]]></Node>
<StgValue><ssdm name="and_ln776_52"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_52, label %47, label %49

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_15 = fmul float %data_16_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_15 = fmul float %data_16_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_53 = bitcast float %data_17_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_53"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_53, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_53 = trunc i32 %bitcast_ln776_53 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_53"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_110 = icmp ne i8 %tmp_115, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_110"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_111 = icmp eq i23 %trunc_ln776_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_111"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_53 = or i1 %icmp_ln776_111, %icmp_ln776_110

]]></Node>
<StgValue><ssdm name="or_ln776_53"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_116 = fcmp oge float %data_17_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_53 = and i1 %or_ln776_53, %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln776_53"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_53, label %50, label %52

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_16 = fmul float %data_17_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_16 = fmul float %data_17_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_54 = bitcast float %data_18_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_54"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_54, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_54 = trunc i32 %bitcast_ln776_54 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_54"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_112 = icmp ne i8 %tmp_117, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_112"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_113 = icmp eq i23 %trunc_ln776_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_113"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_54 = or i1 %icmp_ln776_113, %icmp_ln776_112

]]></Node>
<StgValue><ssdm name="or_ln776_54"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_118 = fcmp oge float %data_18_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_54 = and i1 %or_ln776_54, %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln776_54"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_54, label %53, label %55

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_17 = fmul float %data_18_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_17_20 = fmul float %data_18_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_17_20"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_55 = bitcast float %data_19_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_55"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_55, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_55 = trunc i32 %bitcast_ln776_55 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_55"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_114 = icmp ne i8 %tmp_119, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_114"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_115 = icmp eq i23 %trunc_ln776_55, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_115"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_55 = or i1 %icmp_ln776_115, %icmp_ln776_114

]]></Node>
<StgValue><ssdm name="or_ln776_55"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_120 = fcmp oge float %data_19_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_55 = and i1 %or_ln776_55, %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln776_55"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_55, label %56, label %58

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_18 = fmul float %data_19_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_18 = fmul float %data_19_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_56 = bitcast float %data_20_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_56"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_56, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_56 = trunc i32 %bitcast_ln776_56 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_56"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_116 = icmp ne i8 %tmp_121, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_116"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_117 = icmp eq i23 %trunc_ln776_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_117"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_56 = or i1 %icmp_ln776_117, %icmp_ln776_116

]]></Node>
<StgValue><ssdm name="or_ln776_56"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_122 = fcmp oge float %data_20_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_56 = and i1 %or_ln776_56, %tmp_122

]]></Node>
<StgValue><ssdm name="and_ln776_56"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_56, label %59, label %61

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = fmul float %data_20_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_19 = fmul float %data_20_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_57 = bitcast float %data_21_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_57"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_57, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_57 = trunc i32 %bitcast_ln776_57 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_57"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_118 = icmp ne i8 %tmp_123, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_118"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_119 = icmp eq i23 %trunc_ln776_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_119"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_57 = or i1 %icmp_ln776_119, %icmp_ln776_118

]]></Node>
<StgValue><ssdm name="or_ln776_57"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_124 = fcmp oge float %data_21_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_57 = and i1 %or_ln776_57, %tmp_124

]]></Node>
<StgValue><ssdm name="and_ln776_57"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_57, label %62, label %64

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_20 = fmul float %data_21_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_20 = fmul float %data_21_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_58 = bitcast float %data_22_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_58"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_58, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_58 = trunc i32 %bitcast_ln776_58 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_58"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_120 = icmp ne i8 %tmp_125, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_120"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_121 = icmp eq i23 %trunc_ln776_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_121"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_58 = or i1 %icmp_ln776_121, %icmp_ln776_120

]]></Node>
<StgValue><ssdm name="or_ln776_58"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_126 = fcmp oge float %data_22_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_58 = and i1 %or_ln776_58, %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln776_58"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_58, label %65, label %67

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_21 = fmul float %data_22_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_21 = fmul float %data_22_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_59 = bitcast float %data_23_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_59"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_59, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_59 = trunc i32 %bitcast_ln776_59 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_59"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_122 = icmp ne i8 %tmp_127, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_122"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_123 = icmp eq i23 %trunc_ln776_59, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_123"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_59 = or i1 %icmp_ln776_123, %icmp_ln776_122

]]></Node>
<StgValue><ssdm name="or_ln776_59"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_128 = fcmp oge float %data_23_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_59 = and i1 %or_ln776_59, %tmp_128

]]></Node>
<StgValue><ssdm name="and_ln776_59"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_59, label %68, label %70

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_22 = fmul float %data_23_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_22 = fmul float %data_23_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_60 = bitcast float %data_24_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_60"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_60, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_60 = trunc i32 %bitcast_ln776_60 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_60"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_124 = icmp ne i8 %tmp_129, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_124"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_125 = icmp eq i23 %trunc_ln776_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_125"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_60 = or i1 %icmp_ln776_125, %icmp_ln776_124

]]></Node>
<StgValue><ssdm name="or_ln776_60"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_130 = fcmp oge float %data_24_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_60 = and i1 %or_ln776_60, %tmp_130

]]></Node>
<StgValue><ssdm name="and_ln776_60"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_60, label %71, label %73

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23 = fmul float %data_24_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_23 = fmul float %data_24_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_61 = bitcast float %data_25_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_61"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_61, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_61 = trunc i32 %bitcast_ln776_61 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_61"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_126 = icmp ne i8 %tmp_131, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_126"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_127 = icmp eq i23 %trunc_ln776_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_127"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_61 = or i1 %icmp_ln776_127, %icmp_ln776_126

]]></Node>
<StgValue><ssdm name="or_ln776_61"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_132 = fcmp oge float %data_25_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_61 = and i1 %or_ln776_61, %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln776_61"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_61, label %74, label %76

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %data_25_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_24 = fmul float %data_25_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_62 = bitcast float %data_26_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_62"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_62, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_62 = trunc i32 %bitcast_ln776_62 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_62"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_128 = icmp ne i8 %tmp_133, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_128"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_129 = icmp eq i23 %trunc_ln776_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_129"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_62 = or i1 %icmp_ln776_129, %icmp_ln776_128

]]></Node>
<StgValue><ssdm name="or_ln776_62"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_134 = fcmp oge float %data_26_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_62 = and i1 %or_ln776_62, %tmp_134

]]></Node>
<StgValue><ssdm name="and_ln776_62"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_62, label %77, label %79

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_25 = fmul float %data_26_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_25 = fmul float %data_26_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_63 = bitcast float %data_27_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_63"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_63, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_63 = trunc i32 %bitcast_ln776_63 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_63"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_130 = icmp ne i8 %tmp_135, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_130"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_131 = icmp eq i23 %trunc_ln776_63, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_131"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_63 = or i1 %icmp_ln776_131, %icmp_ln776_130

]]></Node>
<StgValue><ssdm name="or_ln776_63"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_136 = fcmp oge float %data_27_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_63 = and i1 %or_ln776_63, %tmp_136

]]></Node>
<StgValue><ssdm name="and_ln776_63"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_63, label %80, label %82

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fmul float %data_27_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_26 = fmul float %data_27_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_64 = bitcast float %data_28_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_64"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_64, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_64 = trunc i32 %bitcast_ln776_64 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_64"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_132 = icmp ne i8 %tmp_137, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_132"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_133 = icmp eq i23 %trunc_ln776_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_133"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_64 = or i1 %icmp_ln776_133, %icmp_ln776_132

]]></Node>
<StgValue><ssdm name="or_ln776_64"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_138 = fcmp oge float %data_28_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_64 = and i1 %or_ln776_64, %tmp_138

]]></Node>
<StgValue><ssdm name="and_ln776_64"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_64, label %83, label %85

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_27 = fmul float %data_28_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_27 = fmul float %data_28_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32">
<![CDATA[
:1  %bitcast_ln776_65 = bitcast float %data_29_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln776_65"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_65, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="23" op_0_bw="32">
<![CDATA[
:3  %trunc_ln776_65 = trunc i32 %bitcast_ln776_65 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln776_65"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln776_134 = icmp ne i8 %tmp_139, -1

]]></Node>
<StgValue><ssdm name="icmp_ln776_134"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %icmp_ln776_135 = icmp eq i23 %trunc_ln776_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln776_135"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_ln776_65 = or i1 %icmp_ln776_135, %icmp_ln776_134

]]></Node>
<StgValue><ssdm name="or_ln776_65"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_140 = fcmp oge float %data_29_read_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %and_ln776_65 = and i1 %or_ln776_65, %tmp_140

]]></Node>
<StgValue><ssdm name="and_ln776_65"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %and_ln776_65, label %86, label %88

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_28 = fmul float %data_29_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_28 = fmul float %data_29_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="401" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = fmul float %data_0_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = fmul float %data_0_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = fmul float %data_1_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_1 = fmul float %data_1_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2 = fmul float %data_2_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_2 = fmul float %data_2_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3 = fmul float %data_3_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_3 = fmul float %data_3_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4_16 = fmul float %data_4_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_4 = fmul float %data_4_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_17 = fmul float %data_5_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_5 = fmul float %data_5_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = fmul float %data_6_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_6 = fmul float %data_6_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fmul float %data_7_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_7 = fmul float %data_7_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_8 = fmul float %data_8_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_8 = fmul float %data_8_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_9 = fmul float %data_9_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_9 = fmul float %data_9_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_10 = fmul float %data_10_read11, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_s = fmul float %data_10_read11, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = fmul float %data_11_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_10 = fmul float %data_11_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_12 = fmul float %data_12_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_11 = fmul float %data_12_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fmul float %data_13_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_12 = fmul float %data_13_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s_18 = fmul float %data_14_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s_18"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_13 = fmul float %data_14_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fmul float %data_15_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_14 = fmul float %data_15_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_15 = fmul float %data_16_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_15 = fmul float %data_16_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_16 = fmul float %data_17_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_16 = fmul float %data_17_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_17 = fmul float %data_18_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_17_20 = fmul float %data_18_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_17_20"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_18 = fmul float %data_19_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_18 = fmul float %data_19_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = fmul float %data_20_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_19 = fmul float %data_20_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_20 = fmul float %data_21_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_20 = fmul float %data_21_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_21 = fmul float %data_22_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_21 = fmul float %data_22_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_22 = fmul float %data_23_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_22 = fmul float %data_23_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23 = fmul float %data_24_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_23 = fmul float %data_24_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %data_25_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_24 = fmul float %data_25_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_25 = fmul float %data_26_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_25 = fmul float %data_26_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fmul float %data_27_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_26 = fmul float %data_27_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_27 = fmul float %data_28_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_27 = fmul float %data_28_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_28 = fmul float %data_29_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_28 = fmul float %data_29_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="461" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = fmul float %data_0_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5 = fmul float %data_0_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = fmul float %data_1_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_1 = fmul float %data_1_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_2 = fmul float %data_2_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_2 = fmul float %data_2_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_3 = fmul float %data_3_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_3 = fmul float %data_3_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4_16 = fmul float %data_4_read_5, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_4_16"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_4 = fmul float %data_4_read_5, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_17 = fmul float %data_5_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_5 = fmul float %data_5_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = fmul float %data_6_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_6 = fmul float %data_6_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_7 = fmul float %data_7_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_7 = fmul float %data_7_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_8 = fmul float %data_8_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_8 = fmul float %data_8_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_9 = fmul float %data_9_read_4, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_9 = fmul float %data_9_read_4, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_10 = fmul float %data_10_read11, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_s = fmul float %data_10_read11, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_11 = fmul float %data_11_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_10 = fmul float %data_11_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_12 = fmul float %data_12_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_11 = fmul float %data_12_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fmul float %data_13_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_12 = fmul float %data_13_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s_18 = fmul float %data_14_read_2, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_s_18"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_13 = fmul float %data_14_read_2, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fmul float %data_15_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_14 = fmul float %data_15_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_15 = fmul float %data_16_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_15 = fmul float %data_16_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_16 = fmul float %data_17_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_16 = fmul float %data_17_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_17 = fmul float %data_18_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_17_20 = fmul float %data_18_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_17_20"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_18 = fmul float %data_19_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_18 = fmul float %data_19_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_19 = fmul float %data_20_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_19 = fmul float %data_20_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_20 = fmul float %data_21_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_20 = fmul float %data_21_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_21 = fmul float %data_22_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_21 = fmul float %data_22_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_22 = fmul float %data_23_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_22 = fmul float %data_23_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_23 = fmul float %data_24_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_23 = fmul float %data_24_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_24 = fmul float %data_25_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_24 = fmul float %data_25_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_25 = fmul float %data_26_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_25 = fmul float %data_26_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_26 = fmul float %data_27_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_26 = fmul float %data_27_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_27 = fmul float %data_28_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_27 = fmul float %data_28_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_28 = fmul float %data_29_read_1, 1.024000e+03

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_5_28 = fmul float %data_29_read_1, 0x3FF0CFABE0000000

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="521" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4 = fmul float %tmp_s, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_1 = fmul float %tmp_1, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_2 = fmul float %tmp_2, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_3 = fmul float %tmp_3, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_4 = fmul float %tmp_4_16, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_5 = fmul float %tmp_5_17, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_6 = fmul float %tmp_6, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_7 = fmul float %tmp_7, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_8 = fmul float %tmp_8, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_9 = fmul float %tmp_9, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_s = fmul float %tmp_10, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_10 = fmul float %tmp_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_11 = fmul float %tmp_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_12 = fmul float %tmp_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_13 = fmul float %tmp_s_18, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_14 = fmul float %tmp_14, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_15 = fmul float %tmp_15, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_16_19 = fmul float %tmp_16, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_16_19"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_17 = fmul float %tmp_17, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_18 = fmul float %tmp_18, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_19 = fmul float %tmp_19, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_20 = fmul float %tmp_20, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_21 = fmul float %tmp_21, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_22 = fmul float %tmp_22, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_23 = fmul float %tmp_23, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_24 = fmul float %tmp_24, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_24"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_25 = fmul float %tmp_25, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_25"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_26 = fmul float %tmp_26, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_26"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_27 = fmul float %tmp_27, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_27"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_28 = fmul float %tmp_28, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_28"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="551" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4 = fmul float %tmp_s, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_1 = fmul float %tmp_1, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_2 = fmul float %tmp_2, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_3 = fmul float %tmp_3, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_4 = fmul float %tmp_4_16, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_5 = fmul float %tmp_5_17, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_6 = fmul float %tmp_6, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_7 = fmul float %tmp_7, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_8 = fmul float %tmp_8, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_9 = fmul float %tmp_9, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_s = fmul float %tmp_10, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_10 = fmul float %tmp_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_11 = fmul float %tmp_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_12 = fmul float %tmp_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_13 = fmul float %tmp_s_18, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_14 = fmul float %tmp_14, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_15 = fmul float %tmp_15, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_16_19 = fmul float %tmp_16, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_16_19"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_17 = fmul float %tmp_17, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_18 = fmul float %tmp_18, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_19 = fmul float %tmp_19, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_20 = fmul float %tmp_20, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_21 = fmul float %tmp_21, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_22 = fmul float %tmp_22, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_23 = fmul float %tmp_23, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_24 = fmul float %tmp_24, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_24"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_25 = fmul float %tmp_25, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_25"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_26 = fmul float %tmp_26, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_26"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_27 = fmul float %tmp_27, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_27"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_28 = fmul float %tmp_28, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="581" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4 = fmul float %tmp_s, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_1 = fmul float %tmp_1, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_2 = fmul float %tmp_2, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_3 = fmul float %tmp_3, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_4 = fmul float %tmp_4_16, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_5 = fmul float %tmp_5_17, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_6 = fmul float %tmp_6, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_7 = fmul float %tmp_7, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_8 = fmul float %tmp_8, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_9 = fmul float %tmp_9, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_s = fmul float %tmp_10, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_10 = fmul float %tmp_11, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_10"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_11 = fmul float %tmp_12, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_11"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_12 = fmul float %tmp_13, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_13 = fmul float %tmp_s_18, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_13"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_14 = fmul float %tmp_14, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_14"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_15 = fmul float %tmp_15, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_15"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_16_19 = fmul float %tmp_16, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_16_19"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_17 = fmul float %tmp_17, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_17"/></StgValue>
</operation>

<operation id="600" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_18 = fmul float %tmp_18, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_18"/></StgValue>
</operation>

<operation id="601" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_19 = fmul float %tmp_19, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_19"/></StgValue>
</operation>

<operation id="602" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_20 = fmul float %tmp_20, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="603" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_21 = fmul float %tmp_21, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_21"/></StgValue>
</operation>

<operation id="604" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_22 = fmul float %tmp_22, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_22"/></StgValue>
</operation>

<operation id="605" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_23 = fmul float %tmp_23, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_23"/></StgValue>
</operation>

<operation id="606" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_24 = fmul float %tmp_24, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_24"/></StgValue>
</operation>

<operation id="607" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_25 = fmul float %tmp_25, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_25"/></StgValue>
</operation>

<operation id="608" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_26 = fmul float %tmp_26, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_26"/></StgValue>
</operation>

<operation id="609" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_27 = fmul float %tmp_27, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_27"/></StgValue>
</operation>

<operation id="610" st_id="7" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_4_28 = fmul float %tmp_28, -1.250000e-01

]]></Node>
<StgValue><ssdm name="tmp_4_28"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="611" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4)

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780 = trunc i32 %index to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_141 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780 = icmp ne i22 %tmp_141, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780 = select i1 %icmp_ln780, i10 -1, i10 %trunc_ln780

]]></Node>
<StgValue><ssdm name="select_ln780"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_1 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_1)

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_33 = trunc i32 %index_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_33"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_142 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_1, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_37 = icmp ne i22 %tmp_142, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_37"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_1 = select i1 %icmp_ln780_37, i10 -1, i10 %trunc_ln780_33

]]></Node>
<StgValue><ssdm name="select_ln780_1"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_2 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_2)

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_34 = trunc i32 %index_2 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_34"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_143 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_2, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_38 = icmp ne i22 %tmp_143, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_38"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_2 = select i1 %icmp_ln780_38, i10 -1, i10 %trunc_ln780_34

]]></Node>
<StgValue><ssdm name="select_ln780_2"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_3 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_3)

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_35 = trunc i32 %index_3 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_35"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_144 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_3, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_39 = icmp ne i22 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_39"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_3 = select i1 %icmp_ln780_39, i10 -1, i10 %trunc_ln780_35

]]></Node>
<StgValue><ssdm name="select_ln780_3"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_4 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_4)

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_36 = trunc i32 %index_4 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_36"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_145 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_4, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_40 = icmp ne i22 %tmp_145, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_40"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_4 = select i1 %icmp_ln780_40, i10 -1, i10 %trunc_ln780_36

]]></Node>
<StgValue><ssdm name="select_ln780_4"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_5 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_5)

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_37 = trunc i32 %index_5 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_37"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_146 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_5, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_41 = icmp ne i22 %tmp_146, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_41"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_5 = select i1 %icmp_ln780_41, i10 -1, i10 %trunc_ln780_37

]]></Node>
<StgValue><ssdm name="select_ln780_5"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_6 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_6)

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_38 = trunc i32 %index_6 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_38"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_147 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_6, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_42 = icmp ne i22 %tmp_147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_42"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_6 = select i1 %icmp_ln780_42, i10 -1, i10 %trunc_ln780_38

]]></Node>
<StgValue><ssdm name="select_ln780_6"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_7 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_7)

]]></Node>
<StgValue><ssdm name="index_7"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_39 = trunc i32 %index_7 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_39"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_148 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_7, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_43 = icmp ne i22 %tmp_148, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_43"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_7 = select i1 %icmp_ln780_43, i10 -1, i10 %trunc_ln780_39

]]></Node>
<StgValue><ssdm name="select_ln780_7"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_8 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_8)

]]></Node>
<StgValue><ssdm name="index_8"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_40 = trunc i32 %index_8 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_40"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_149 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_8, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_44 = icmp ne i22 %tmp_149, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_44"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_8 = select i1 %icmp_ln780_44, i10 -1, i10 %trunc_ln780_40

]]></Node>
<StgValue><ssdm name="select_ln780_8"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_9 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_9)

]]></Node>
<StgValue><ssdm name="index_9"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_41 = trunc i32 %index_9 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_41"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_150 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_9, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_45 = icmp ne i22 %tmp_150, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_45"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_9 = select i1 %icmp_ln780_45, i10 -1, i10 %trunc_ln780_41

]]></Node>
<StgValue><ssdm name="select_ln780_9"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_10 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_s)

]]></Node>
<StgValue><ssdm name="index_10"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_42 = trunc i32 %index_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_42"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_151 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_10, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_46 = icmp ne i22 %tmp_151, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_46"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_10 = select i1 %icmp_ln780_46, i10 -1, i10 %trunc_ln780_42

]]></Node>
<StgValue><ssdm name="select_ln780_10"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_11 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_10)

]]></Node>
<StgValue><ssdm name="index_11"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_43 = trunc i32 %index_11 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_43"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_152 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_11, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_47 = icmp ne i22 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_47"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_11 = select i1 %icmp_ln780_47, i10 -1, i10 %trunc_ln780_43

]]></Node>
<StgValue><ssdm name="select_ln780_11"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_12 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_11)

]]></Node>
<StgValue><ssdm name="index_12"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_44 = trunc i32 %index_12 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_44"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_153 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_12, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_48 = icmp ne i22 %tmp_153, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_48"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_12 = select i1 %icmp_ln780_48, i10 -1, i10 %trunc_ln780_44

]]></Node>
<StgValue><ssdm name="select_ln780_12"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_13 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_12)

]]></Node>
<StgValue><ssdm name="index_13"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_45 = trunc i32 %index_13 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_45"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_154 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_13, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_49 = icmp ne i22 %tmp_154, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_49"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_13 = select i1 %icmp_ln780_49, i10 -1, i10 %trunc_ln780_45

]]></Node>
<StgValue><ssdm name="select_ln780_13"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_s = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_13)

]]></Node>
<StgValue><ssdm name="index_s"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_46 = trunc i32 %index_s to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_46"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_155 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_s, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_50 = icmp ne i22 %tmp_155, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_50"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_14 = select i1 %icmp_ln780_50, i10 -1, i10 %trunc_ln780_46

]]></Node>
<StgValue><ssdm name="select_ln780_14"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_14 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_14)

]]></Node>
<StgValue><ssdm name="index_14"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_47 = trunc i32 %index_14 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_47"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_156 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_14, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_51 = icmp ne i22 %tmp_156, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_51"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_15 = select i1 %icmp_ln780_51, i10 -1, i10 %trunc_ln780_47

]]></Node>
<StgValue><ssdm name="select_ln780_15"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_15 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_15)

]]></Node>
<StgValue><ssdm name="index_15"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_48 = trunc i32 %index_15 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_48"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_157 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_15, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_52 = icmp ne i22 %tmp_157, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_52"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_16 = select i1 %icmp_ln780_52, i10 -1, i10 %trunc_ln780_48

]]></Node>
<StgValue><ssdm name="select_ln780_16"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_16 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_16_19)

]]></Node>
<StgValue><ssdm name="index_16"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_49 = trunc i32 %index_16 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_49"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_158 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_16, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_53 = icmp ne i22 %tmp_158, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_53"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_17 = select i1 %icmp_ln780_53, i10 -1, i10 %trunc_ln780_49

]]></Node>
<StgValue><ssdm name="select_ln780_17"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_17 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_17)

]]></Node>
<StgValue><ssdm name="index_17"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_50 = trunc i32 %index_17 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_50"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_159 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_17, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_54 = icmp ne i22 %tmp_159, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_54"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_18 = select i1 %icmp_ln780_54, i10 -1, i10 %trunc_ln780_50

]]></Node>
<StgValue><ssdm name="select_ln780_18"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_18 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_18)

]]></Node>
<StgValue><ssdm name="index_18"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_51 = trunc i32 %index_18 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_51"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_160 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_18, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_55 = icmp ne i22 %tmp_160, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_55"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_19 = select i1 %icmp_ln780_55, i10 -1, i10 %trunc_ln780_51

]]></Node>
<StgValue><ssdm name="select_ln780_19"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_19 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_19)

]]></Node>
<StgValue><ssdm name="index_19"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_52 = trunc i32 %index_19 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_52"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_161 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_19, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_56 = icmp ne i22 %tmp_161, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_56"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_20 = select i1 %icmp_ln780_56, i10 -1, i10 %trunc_ln780_52

]]></Node>
<StgValue><ssdm name="select_ln780_20"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_20 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_20)

]]></Node>
<StgValue><ssdm name="index_20"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_53 = trunc i32 %index_20 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_53"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_162 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_20, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_57 = icmp ne i22 %tmp_162, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_57"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_21 = select i1 %icmp_ln780_57, i10 -1, i10 %trunc_ln780_53

]]></Node>
<StgValue><ssdm name="select_ln780_21"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_21 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_21)

]]></Node>
<StgValue><ssdm name="index_21"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_54 = trunc i32 %index_21 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_54"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_163 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_21, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_58 = icmp ne i22 %tmp_163, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_58"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_22 = select i1 %icmp_ln780_58, i10 -1, i10 %trunc_ln780_54

]]></Node>
<StgValue><ssdm name="select_ln780_22"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_22 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_22)

]]></Node>
<StgValue><ssdm name="index_22"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_55 = trunc i32 %index_22 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_55"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_164 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_22, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_59 = icmp ne i22 %tmp_164, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_59"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_23 = select i1 %icmp_ln780_59, i10 -1, i10 %trunc_ln780_55

]]></Node>
<StgValue><ssdm name="select_ln780_23"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_23 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_23)

]]></Node>
<StgValue><ssdm name="index_23"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_56 = trunc i32 %index_23 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_56"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_165 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_23, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_60 = icmp ne i22 %tmp_165, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_60"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_24 = select i1 %icmp_ln780_60, i10 -1, i10 %trunc_ln780_56

]]></Node>
<StgValue><ssdm name="select_ln780_24"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_24 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_24)

]]></Node>
<StgValue><ssdm name="index_24"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_57 = trunc i32 %index_24 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_57"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_166 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_24, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_61 = icmp ne i22 %tmp_166, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_61"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_25 = select i1 %icmp_ln780_61, i10 -1, i10 %trunc_ln780_57

]]></Node>
<StgValue><ssdm name="select_ln780_25"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_25 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_25)

]]></Node>
<StgValue><ssdm name="index_25"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_58 = trunc i32 %index_25 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_58"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_167 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_25, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_62 = icmp ne i22 %tmp_167, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_62"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_26 = select i1 %icmp_ln780_62, i10 -1, i10 %trunc_ln780_58

]]></Node>
<StgValue><ssdm name="select_ln780_26"/></StgValue>
</operation>

<operation id="746" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_26 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_26)

]]></Node>
<StgValue><ssdm name="index_26"/></StgValue>
</operation>

<operation id="747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_59 = trunc i32 %index_26 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_59"/></StgValue>
</operation>

<operation id="748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_168 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_26, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="749" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_63 = icmp ne i22 %tmp_168, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_63"/></StgValue>
</operation>

<operation id="750" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_27 = select i1 %icmp_ln780_63, i10 -1, i10 %trunc_ln780_59

]]></Node>
<StgValue><ssdm name="select_ln780_27"/></StgValue>
</operation>

<operation id="751" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_27 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_27)

]]></Node>
<StgValue><ssdm name="index_27"/></StgValue>
</operation>

<operation id="752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_60 = trunc i32 %index_27 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_60"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_169 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_27, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_64 = icmp ne i22 %tmp_169, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_64"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_28 = select i1 %icmp_ln780_64, i10 -1, i10 %trunc_ln780_60

]]></Node>
<StgValue><ssdm name="select_ln780_28"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %index_28 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_4_28)

]]></Node>
<StgValue><ssdm name="index_28"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="32">
<![CDATA[
:3  %trunc_ln780_61 = trunc i32 %index_28 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln780_61"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_170 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_28, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %icmp_ln780_65 = icmp ne i22 %tmp_170, 0

]]></Node>
<StgValue><ssdm name="icmp_ln780_65"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:6  %select_ln780_29 = select i1 %icmp_ln780_65, i10 -1, i10 %trunc_ln780_61

]]></Node>
<StgValue><ssdm name="select_ln780_29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781 = zext i10 %select_ln780 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781

]]></Node>
<StgValue><ssdm name="selu_table1_addr"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load = load float* %selu_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_37 = zext i10 %select_ln780_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_37"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_1 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_37

]]></Node>
<StgValue><ssdm name="selu_table1_addr_1"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_1 = load float* %selu_table1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_1"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_38 = zext i10 %select_ln780_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_38"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_2 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_38

]]></Node>
<StgValue><ssdm name="selu_table1_addr_2"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_2 = load float* %selu_table1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_2"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_39 = zext i10 %select_ln780_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_39"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_3 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_39

]]></Node>
<StgValue><ssdm name="selu_table1_addr_3"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_3 = load float* %selu_table1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_3"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_40 = zext i10 %select_ln780_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_40"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_4 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_40

]]></Node>
<StgValue><ssdm name="selu_table1_addr_4"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_4 = load float* %selu_table1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_4"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_41 = zext i10 %select_ln780_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_41"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_5 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_41

]]></Node>
<StgValue><ssdm name="selu_table1_addr_5"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_5 = load float* %selu_table1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_5"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %18

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_42 = zext i10 %select_ln780_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_42"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_6 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_42

]]></Node>
<StgValue><ssdm name="selu_table1_addr_6"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_6 = load float* %selu_table1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_6"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_43 = zext i10 %select_ln780_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_43"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_7 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_43

]]></Node>
<StgValue><ssdm name="selu_table1_addr_7"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_7 = load float* %selu_table1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_7"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %24

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_44 = zext i10 %select_ln780_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_44"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_8 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_44

]]></Node>
<StgValue><ssdm name="selu_table1_addr_8"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_8 = load float* %selu_table1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_8"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_45 = zext i10 %select_ln780_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_45"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_9 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_45

]]></Node>
<StgValue><ssdm name="selu_table1_addr_9"/></StgValue>
</operation>

<operation id="799" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_9 = load float* %selu_table1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_9"/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %30

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_46 = zext i10 %select_ln780_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_46"/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_10 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_46

]]></Node>
<StgValue><ssdm name="selu_table1_addr_10"/></StgValue>
</operation>

<operation id="803" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_10 = load float* %selu_table1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_10"/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %33

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_47 = zext i10 %select_ln780_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_47"/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_11 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_47

]]></Node>
<StgValue><ssdm name="selu_table1_addr_11"/></StgValue>
</operation>

<operation id="807" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_11 = load float* %selu_table1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_11"/></StgValue>
</operation>

<operation id="808" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_48 = zext i10 %select_ln780_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_48"/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_12 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_48

]]></Node>
<StgValue><ssdm name="selu_table1_addr_12"/></StgValue>
</operation>

<operation id="811" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_12 = load float* %selu_table1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_12"/></StgValue>
</operation>

<operation id="812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %39

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_49 = zext i10 %select_ln780_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_49"/></StgValue>
</operation>

<operation id="814" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_13 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_49

]]></Node>
<StgValue><ssdm name="selu_table1_addr_13"/></StgValue>
</operation>

<operation id="815" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_13 = load float* %selu_table1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_13"/></StgValue>
</operation>

<operation id="816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %42

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_50 = zext i10 %select_ln780_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_50"/></StgValue>
</operation>

<operation id="818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_14 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_50

]]></Node>
<StgValue><ssdm name="selu_table1_addr_14"/></StgValue>
</operation>

<operation id="819" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_14 = load float* %selu_table1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_14"/></StgValue>
</operation>

<operation id="820" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %45

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="821" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_51 = zext i10 %select_ln780_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_51"/></StgValue>
</operation>

<operation id="822" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_15 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_51

]]></Node>
<StgValue><ssdm name="selu_table1_addr_15"/></StgValue>
</operation>

<operation id="823" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_15 = load float* %selu_table1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_15"/></StgValue>
</operation>

<operation id="824" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %48

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="825" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_52 = zext i10 %select_ln780_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_52"/></StgValue>
</operation>

<operation id="826" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_16 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_52

]]></Node>
<StgValue><ssdm name="selu_table1_addr_16"/></StgValue>
</operation>

<operation id="827" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_16 = load float* %selu_table1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_16"/></StgValue>
</operation>

<operation id="828" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %51

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_53 = zext i10 %select_ln780_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_53"/></StgValue>
</operation>

<operation id="830" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_17 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_53

]]></Node>
<StgValue><ssdm name="selu_table1_addr_17"/></StgValue>
</operation>

<operation id="831" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_17 = load float* %selu_table1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_17"/></StgValue>
</operation>

<operation id="832" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %54

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_54 = zext i10 %select_ln780_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_54"/></StgValue>
</operation>

<operation id="834" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_18 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_54

]]></Node>
<StgValue><ssdm name="selu_table1_addr_18"/></StgValue>
</operation>

<operation id="835" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_18 = load float* %selu_table1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_18"/></StgValue>
</operation>

<operation id="836" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %57

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_55 = zext i10 %select_ln780_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_55"/></StgValue>
</operation>

<operation id="838" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_19 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_55

]]></Node>
<StgValue><ssdm name="selu_table1_addr_19"/></StgValue>
</operation>

<operation id="839" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_19 = load float* %selu_table1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_19"/></StgValue>
</operation>

<operation id="840" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %60

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_56 = zext i10 %select_ln780_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_56"/></StgValue>
</operation>

<operation id="842" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_20 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_56

]]></Node>
<StgValue><ssdm name="selu_table1_addr_20"/></StgValue>
</operation>

<operation id="843" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_20 = load float* %selu_table1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_20"/></StgValue>
</operation>

<operation id="844" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %63

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_57 = zext i10 %select_ln780_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_57"/></StgValue>
</operation>

<operation id="846" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_21 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_57

]]></Node>
<StgValue><ssdm name="selu_table1_addr_21"/></StgValue>
</operation>

<operation id="847" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_21 = load float* %selu_table1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_21"/></StgValue>
</operation>

<operation id="848" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %66

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_58 = zext i10 %select_ln780_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_58"/></StgValue>
</operation>

<operation id="850" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_22 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_58

]]></Node>
<StgValue><ssdm name="selu_table1_addr_22"/></StgValue>
</operation>

<operation id="851" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_22 = load float* %selu_table1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_22"/></StgValue>
</operation>

<operation id="852" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %69

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_59 = zext i10 %select_ln780_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_59"/></StgValue>
</operation>

<operation id="854" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_23 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_59

]]></Node>
<StgValue><ssdm name="selu_table1_addr_23"/></StgValue>
</operation>

<operation id="855" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_23 = load float* %selu_table1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_23"/></StgValue>
</operation>

<operation id="856" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %72

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_60 = zext i10 %select_ln780_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_60"/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_24 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_60

]]></Node>
<StgValue><ssdm name="selu_table1_addr_24"/></StgValue>
</operation>

<operation id="859" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_24 = load float* %selu_table1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_24"/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %75

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_61 = zext i10 %select_ln780_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_61"/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_25 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_61

]]></Node>
<StgValue><ssdm name="selu_table1_addr_25"/></StgValue>
</operation>

<operation id="863" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_25 = load float* %selu_table1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_25"/></StgValue>
</operation>

<operation id="864" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %78

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_62 = zext i10 %select_ln780_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_62"/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_26 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_62

]]></Node>
<StgValue><ssdm name="selu_table1_addr_26"/></StgValue>
</operation>

<operation id="867" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_26 = load float* %selu_table1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_26"/></StgValue>
</operation>

<operation id="868" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %81

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_63 = zext i10 %select_ln780_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_63"/></StgValue>
</operation>

<operation id="870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_27 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_63

]]></Node>
<StgValue><ssdm name="selu_table1_addr_27"/></StgValue>
</operation>

<operation id="871" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_27 = load float* %selu_table1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_27"/></StgValue>
</operation>

<operation id="872" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %84

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_64 = zext i10 %select_ln780_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_64"/></StgValue>
</operation>

<operation id="874" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_28 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_64

]]></Node>
<StgValue><ssdm name="selu_table1_addr_28"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_28 = load float* %selu_table1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_28"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %87

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln781_65 = zext i10 %select_ln780_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln781_65"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %selu_table1_addr_29 = getelementptr inbounds [1024 x float]* @selu_table1, i64 0, i64 %zext_ln781_65

]]></Node>
<StgValue><ssdm name="selu_table1_addr_29"/></StgValue>
</operation>

<operation id="879" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_29 = load float* %selu_table1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_29"/></StgValue>
</operation>

<operation id="880" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %89

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="881" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_61:30  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_61:31  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln765"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_61:32  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load = load float* %selu_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_0_write_assign = phi float [ %selu_table1_load, %1 ], [ %tmp_5, %0 ]

]]></Node>
<StgValue><ssdm name="res_0_write_assign"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_1 = load float* %selu_table1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_1"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_1_write_assign = phi float [ %selu_table1_load_1, %4 ], [ %tmp_5_1, %2 ]

]]></Node>
<StgValue><ssdm name="res_1_write_assign"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_2 = load float* %selu_table1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_2"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_2_write_assign = phi float [ %selu_table1_load_2, %7 ], [ %tmp_5_2, %5 ]

]]></Node>
<StgValue><ssdm name="res_2_write_assign"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_3 = load float* %selu_table1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_3"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_3_write_assign = phi float [ %selu_table1_load_3, %10 ], [ %tmp_5_3, %8 ]

]]></Node>
<StgValue><ssdm name="res_3_write_assign"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_4 = load float* %selu_table1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_4"/></StgValue>
</operation>

<operation id="897" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="898" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_4_write_assign = phi float [ %selu_table1_load_4, %13 ], [ %tmp_5_4, %11 ]

]]></Node>
<StgValue><ssdm name="res_4_write_assign"/></StgValue>
</operation>

<operation id="899" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_5 = load float* %selu_table1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_5"/></StgValue>
</operation>

<operation id="900" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_5_write_assign = phi float [ %selu_table1_load_5, %16 ], [ %tmp_5_5, %14 ]

]]></Node>
<StgValue><ssdm name="res_5_write_assign"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_6 = load float* %selu_table1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_6"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_6_write_assign = phi float [ %selu_table1_load_6, %19 ], [ %tmp_5_6, %17 ]

]]></Node>
<StgValue><ssdm name="res_6_write_assign"/></StgValue>
</operation>

<operation id="905" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_7 = load float* %selu_table1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_7"/></StgValue>
</operation>

<operation id="906" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_7_write_assign = phi float [ %selu_table1_load_7, %22 ], [ %tmp_5_7, %20 ]

]]></Node>
<StgValue><ssdm name="res_7_write_assign"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_8 = load float* %selu_table1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_8"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_8_write_assign = phi float [ %selu_table1_load_8, %25 ], [ %tmp_5_8, %23 ]

]]></Node>
<StgValue><ssdm name="res_8_write_assign"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_9 = load float* %selu_table1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_9"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_9_write_assign = phi float [ %selu_table1_load_9, %28 ], [ %tmp_5_9, %26 ]

]]></Node>
<StgValue><ssdm name="res_9_write_assign"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_10 = load float* %selu_table1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_10"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_10_write_assign = phi float [ %selu_table1_load_10, %31 ], [ %tmp_5_s, %29 ]

]]></Node>
<StgValue><ssdm name="res_10_write_assign"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_11 = load float* %selu_table1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_11"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_11_write_assign = phi float [ %selu_table1_load_11, %34 ], [ %tmp_5_10, %32 ]

]]></Node>
<StgValue><ssdm name="res_11_write_assign"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_12 = load float* %selu_table1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_12"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_12_write_assign = phi float [ %selu_table1_load_12, %37 ], [ %tmp_5_11, %35 ]

]]></Node>
<StgValue><ssdm name="res_12_write_assign"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_13 = load float* %selu_table1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_13"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_13_write_assign = phi float [ %selu_table1_load_13, %40 ], [ %tmp_5_12, %38 ]

]]></Node>
<StgValue><ssdm name="res_13_write_assign"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_14 = load float* %selu_table1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_14"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_14_write_assign = phi float [ %selu_table1_load_14, %43 ], [ %tmp_5_13, %41 ]

]]></Node>
<StgValue><ssdm name="res_14_write_assign"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_15 = load float* %selu_table1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_15"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_15_write_assign = phi float [ %selu_table1_load_15, %46 ], [ %tmp_5_14, %44 ]

]]></Node>
<StgValue><ssdm name="res_15_write_assign"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_16 = load float* %selu_table1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_16"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_16_write_assign = phi float [ %selu_table1_load_16, %49 ], [ %tmp_5_15, %47 ]

]]></Node>
<StgValue><ssdm name="res_16_write_assign"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_17 = load float* %selu_table1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_17"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_17_write_assign = phi float [ %selu_table1_load_17, %52 ], [ %tmp_5_16, %50 ]

]]></Node>
<StgValue><ssdm name="res_17_write_assign"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_18 = load float* %selu_table1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_18"/></StgValue>
</operation>

<operation id="939" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="940" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_18_write_assign = phi float [ %selu_table1_load_18, %55 ], [ %tmp_5_17_20, %53 ]

]]></Node>
<StgValue><ssdm name="res_18_write_assign"/></StgValue>
</operation>

<operation id="941" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_19 = load float* %selu_table1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_19"/></StgValue>
</operation>

<operation id="942" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %60

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="943" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_19_write_assign = phi float [ %selu_table1_load_19, %58 ], [ %tmp_5_18, %56 ]

]]></Node>
<StgValue><ssdm name="res_19_write_assign"/></StgValue>
</operation>

<operation id="944" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_20 = load float* %selu_table1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_20"/></StgValue>
</operation>

<operation id="945" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="946" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_20_write_assign = phi float [ %selu_table1_load_20, %61 ], [ %tmp_5_19, %59 ]

]]></Node>
<StgValue><ssdm name="res_20_write_assign"/></StgValue>
</operation>

<operation id="947" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_21 = load float* %selu_table1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_21"/></StgValue>
</operation>

<operation id="948" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %66

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="949" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_21_write_assign = phi float [ %selu_table1_load_21, %64 ], [ %tmp_5_20, %62 ]

]]></Node>
<StgValue><ssdm name="res_21_write_assign"/></StgValue>
</operation>

<operation id="950" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_22 = load float* %selu_table1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_22"/></StgValue>
</operation>

<operation id="951" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="952" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_22_write_assign = phi float [ %selu_table1_load_22, %67 ], [ %tmp_5_21, %65 ]

]]></Node>
<StgValue><ssdm name="res_22_write_assign"/></StgValue>
</operation>

<operation id="953" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_23 = load float* %selu_table1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_23"/></StgValue>
</operation>

<operation id="954" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %72

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="955" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_23_write_assign = phi float [ %selu_table1_load_23, %70 ], [ %tmp_5_22, %68 ]

]]></Node>
<StgValue><ssdm name="res_23_write_assign"/></StgValue>
</operation>

<operation id="956" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_24 = load float* %selu_table1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_24"/></StgValue>
</operation>

<operation id="957" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %75

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="958" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_24_write_assign = phi float [ %selu_table1_load_24, %73 ], [ %tmp_5_23, %71 ]

]]></Node>
<StgValue><ssdm name="res_24_write_assign"/></StgValue>
</operation>

<operation id="959" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_25 = load float* %selu_table1_addr_25, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_25"/></StgValue>
</operation>

<operation id="960" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %78

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="961" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_25_write_assign = phi float [ %selu_table1_load_25, %76 ], [ %tmp_5_24, %74 ]

]]></Node>
<StgValue><ssdm name="res_25_write_assign"/></StgValue>
</operation>

<operation id="962" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_26 = load float* %selu_table1_addr_26, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_26"/></StgValue>
</operation>

<operation id="963" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %81

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="964" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_26_write_assign = phi float [ %selu_table1_load_26, %79 ], [ %tmp_5_25, %77 ]

]]></Node>
<StgValue><ssdm name="res_26_write_assign"/></StgValue>
</operation>

<operation id="965" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_27 = load float* %selu_table1_addr_27, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_27"/></StgValue>
</operation>

<operation id="966" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %84

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="967" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_27_write_assign = phi float [ %selu_table1_load_27, %82 ], [ %tmp_5_26, %80 ]

]]></Node>
<StgValue><ssdm name="res_27_write_assign"/></StgValue>
</operation>

<operation id="968" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_28 = load float* %selu_table1_addr_28, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_28"/></StgValue>
</operation>

<operation id="969" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="970" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_28_write_assign = phi float [ %selu_table1_load_28, %85 ], [ %tmp_5_27, %83 ]

]]></Node>
<StgValue><ssdm name="res_28_write_assign"/></StgValue>
</operation>

<operation id="971" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="10">
<![CDATA[
:9  %selu_table1_load_29 = load float* %selu_table1_addr_29, align 4

]]></Node>
<StgValue><ssdm name="selu_table1_load_29"/></StgValue>
</operation>

<operation id="972" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln776_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %89

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="973" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %res_29_write_assign = phi float [ %selu_table1_load_29, %88 ], [ %tmp_5_28, %86 ]

]]></Node>
<StgValue><ssdm name="res_29_write_assign"/></StgValue>
</operation>

<operation id="974" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:1  %mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %res_0_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="975" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:2  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %res_1_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:3  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %res_2_write_assign, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:4  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %res_3_write_assign, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:5  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %res_4_write_assign, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:6  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %res_5_write_assign, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:7  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %res_6_write_assign, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:8  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %res_7_write_assign, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:9  %mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %res_8_write_assign, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:10  %mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %res_9_write_assign, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:11  %mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %res_10_write_assign, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:12  %mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %res_11_write_assign, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:13  %mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %res_12_write_assign, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:14  %mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %res_13_write_assign, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:15  %mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13, float %res_14_write_assign, 14

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:16  %mrv_14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %res_15_write_assign, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:17  %mrv_15 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_14, float %res_16_write_assign, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:18  %mrv_16 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_15, float %res_17_write_assign, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:19  %mrv_17 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_16, float %res_18_write_assign, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:20  %mrv_18 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_17, float %res_19_write_assign, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:21  %mrv_19 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_18, float %res_20_write_assign, 20

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:22  %mrv_20 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_19, float %res_21_write_assign, 21

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:23  %mrv_21 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_20, float %res_22_write_assign, 22

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:24  %mrv_22 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_21, float %res_23_write_assign, 23

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:25  %mrv_23 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_22, float %res_24_write_assign, 24

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:26  %mrv_24 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_23, float %res_25_write_assign, 25

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:27  %mrv_25 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_24, float %res_26_write_assign, 26

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:28  %mrv_26 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_25, float %res_27_write_assign, 27

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:29  %mrv_27 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_26, float %res_28_write_assign, 28

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="960" op_0_bw="960" op_1_bw="32">
<![CDATA[
:30  %mrv_28 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_27, float %res_29_write_assign, 29

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="960">
<![CDATA[
:31  ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_28

]]></Node>
<StgValue><ssdm name="ret_ln784"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
