
*** Running vivado
    with args -log i2c_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2c_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source i2c_top.tcl -notrace
Command: synth_design -top i2c_top -part xc7a15tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9240 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 350.008 ; gain = 80.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2c_top' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:1]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring pullup [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:54]
WARNING: [Synth 8-2898] ignoring pullup [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:55]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v:1]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (1#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/clock_generator.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'prescale_i' does not match port width (8) of module 'clock_generator' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:77]
INFO: [Synth 8-638] synthesizing module 'i2c_master_fsm' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter ADDRESS bound to: 4'b0010 
	Parameter READ_ACK bound to: 4'b0011 
	Parameter WRITE_DATA bound to: 4'b0100 
	Parameter READ_LATER_ACK bound to: 4'b0101 
	Parameter READ_DATA bound to: 4'b0110 
	Parameter WRITE_ACK bound to: 4'b0111 
	Parameter REPEAT_START bound to: 4'b1000 
	Parameter STOP bound to: 4'b1001 
INFO: [Synth 8-256] done synthesizing module 'i2c_master_fsm' (2#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_master_fsm.v:1]
INFO: [Synth 8-638] synthesizing module 'data_path_i2c_to_core' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_path_i2c_to_core.v:1]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter ADDR_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_path_i2c_to_core' (3#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/data_path_i2c_to_core.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:125]
INFO: [Synth 8-638] synthesizing module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/fifo_toplevel.v:2]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_mem' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/fifo_mem.v:1]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-5788] Register mem_reg in module fifo_mem is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'fifo_mem' (4#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/fifo_mem.v:1]
INFO: [Synth 8-638] synthesizing module 'rptr_empty' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/rptr_empty.v:5]
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rptr_empty' (5#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/rptr_empty.v:5]
INFO: [Synth 8-638] synthesizing module 'wptr_full' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/wptr_full.v:5]
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wptr_full' (6#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/wptr_full.v:5]
INFO: [Synth 8-638] synthesizing module 'sync_r2w' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/sync_r2w.v:5]
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_r2w' (7#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/sync_r2w.v:5]
INFO: [Synth 8-638] synthesizing module 'sync_w2r' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/sync_w2r.v:5]
	Parameter ADDRSIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_w2r' (8#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/sync_w2r.v:5]
INFO: [Synth 8-256] done synthesizing module 'fifo_toplevel' (9#1) [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/Async_FIFO/fifo_toplevel.v:2]
ERROR: [Synth 8-448] named port connection 'pclk_i' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:126]
ERROR: [Synth 8-448] named port connection 'i2c_core_clk_i' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:127]
ERROR: [Synth 8-448] named port connection 'command_i' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:128]
ERROR: [Synth 8-448] named port connection 'data_from_apb_i' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:129]
ERROR: [Synth 8-448] named port connection 'data_from_sda_i' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:130]
ERROR: [Synth 8-448] named port connection 'r_tx_fifo_en_i' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:131]
ERROR: [Synth 8-448] named port connection 'w_rx_fifo_en_i' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:132]
ERROR: [Synth 8-448] named port connection 'data_to_apb_o' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:134]
ERROR: [Synth 8-448] named port connection 'data_to_sda_o' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:135]
ERROR: [Synth 8-448] named port connection 'status_o' does not exist for instance 'fifo_toplevel' of module 'fifo_toplevel' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:136]
WARNING: [Synth 8-350] instance 'fifo_toplevel' of module 'fifo_toplevel' requires 12 connections, but only 0 given [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:125]
INFO: [Synth 8-638] synthesizing module 'apb_slave_interface' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/apb_slave_interface.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
ERROR: [Synth 8-285] failed synthesizing module 'apb_slave_interface' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/apb_slave_interface.v:1]
ERROR: [Synth 8-285] failed synthesizing module 'i2c_top' [C:/Users/USER/Desktop/git_code/i2c_folder/i2c_code/i2c_top.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 398.102 ; gain = 128.453
---------------------------------------------------------------------------------
synthesize failed
21 Infos, 7 Warnings, 0 Critical Warnings and 13 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 09:14:01 2024...
