{
  "Top": "eucHW",
  "RtlTop": "eucHW",
  "RtlPrefix": "",
  "RtlSubPrefix": "eucHW_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a12ti",
    "Package": "-csg325",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "A",
          "name": "A",
          "usage": "data",
          "direction": "in"
        }]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "B",
          "name": "B",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C": {
      "index": "2",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C",
          "name": "C",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ap_vld",
          "name": "C_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/juan_\/Documents\/FPGA\/IPs\/eucDistHW_factor2.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top eucHW -name eucHW"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eucHW"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "529",
    "Latency": "528"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eucHW",
    "Version": "1.0",
    "DisplayName": "Euchw",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eucHW_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/EucHW.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eucDistHW.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_exp_x_msb_1_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_2_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_3_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_4_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_5_table_V.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_bkb.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mcud.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mdEe.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_meOg.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mfYi.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mg8j.vhd",
      "impl\/vhdl\/eucDistHW_mul_7s_83ns_88_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_29ns_29ns_58_2_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_32ns_8ns_40_2_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_51ns_50ns_101_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_60ns_6ns_66_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_65ns_6ns_71_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_67ns_63ns_130_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_70ns_6ns_76_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_72ns_68ns_140_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_75ns_6ns_81_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_81ns_4ns_85_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_110s_6ns_110_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_mul_25ns_8ns_33_4_1.vhd",
      "impl\/vhdl\/eucDistHW_pow.vhd",
      "impl\/vhdl\/eucDistHW_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/eucHW_ama_submuladd_16ns_16ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/eucHW_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_18s_18_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_18s_32_4_1.vhd",
      "impl\/vhdl\/eucHW_mul_9s_9s_18_1_1.vhd",
      "impl\/vhdl\/eucHW_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/eucHW_mul_mul_16s_16s_16_4_1.vhd",
      "impl\/vhdl\/eucHW_sqrt_fixed_17_17_s.vhd",
      "impl\/vhdl\/eucHW_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/eucHW_sub_8192ns_8192ns_8192_2_1.vhd",
      "impl\/vhdl\/eucHW.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eucDistHW.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_exp_x_msb_1_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_exp_x_msb_1_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_2_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_2_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_3_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_3_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_4_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_4_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_5_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_5_table_V.v",
      "impl\/verilog\/eucDistHW_log_99_33_s.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_bkb.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_bkb.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mcud.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mcud.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mdEe.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mdEe.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_meOg.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_meOg.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mfYi.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mfYi.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mg8j.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mg8j.v",
      "impl\/verilog\/eucDistHW_mul_7s_83ns_88_5_1.v",
      "impl\/verilog\/eucDistHW_mul_29ns_29ns_58_2_1.v",
      "impl\/verilog\/eucDistHW_mul_32ns_8ns_40_2_1.v",
      "impl\/verilog\/eucDistHW_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/eucDistHW_mul_51ns_50ns_101_5_1.v",
      "impl\/verilog\/eucDistHW_mul_60ns_6ns_66_5_1.v",
      "impl\/verilog\/eucDistHW_mul_65ns_6ns_71_5_1.v",
      "impl\/verilog\/eucDistHW_mul_67ns_63ns_130_5_1.v",
      "impl\/verilog\/eucDistHW_mul_70ns_6ns_76_5_1.v",
      "impl\/verilog\/eucDistHW_mul_72ns_68ns_140_5_1.v",
      "impl\/verilog\/eucDistHW_mul_75ns_6ns_81_5_1.v",
      "impl\/verilog\/eucDistHW_mul_81ns_4ns_85_5_1.v",
      "impl\/verilog\/eucDistHW_mul_110s_6ns_110_5_1.v",
      "impl\/verilog\/eucDistHW_mul_mul_25ns_8ns_33_4_1.v",
      "impl\/verilog\/eucDistHW_pow.v",
      "impl\/verilog\/eucDistHW_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/eucHW_ama_submuladd_16ns_16ns_16ns_16_4_1.v",
      "impl\/verilog\/eucHW_flow_control_loop_pipe.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_18s_18_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_18s_32_4_1.v",
      "impl\/verilog\/eucHW_mul_9s_9s_18_1_1.v",
      "impl\/verilog\/eucHW_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/eucHW_mul_mul_16s_16s_16_4_1.v",
      "impl\/verilog\/eucHW_sqrt_fixed_17_17_s.v",
      "impl\/verilog\/eucHW_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/eucHW_sub_8192ns_8192ns_8192_2_1.v",
      "impl\/verilog\/eucHW.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/eucDistHW.protoinst",
      ".debug\/eucHW.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8192",
      "portMap": {"A": "DATA"},
      "ports": ["A"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8192",
      "portMap": {"B": "DATA"},
      "ports": ["B"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "C": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"C": "DATA"},
      "ports": ["C"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A": {
      "dir": "in",
      "width": "8192"
    },
    "B": {
      "dir": "in",
      "width": "8192"
    },
    "C": {
      "dir": "out",
      "width": "32"
    },
    "C_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "eucHW",
      "Instances": [{
          "ModuleName": "sqrt_fixed_32_32_s",
          "InstanceName": "grp_sqrt_fixed_32_32_s_fu_99"
        }]
    },
    "Info": {
      "sqrt_fixed_32_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eucHW": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sqrt_fixed_32_32_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.007"
        },
        "Area": {
          "FF": "643",
          "AVAIL_FF": "16000",
          "UTIL_FF": "4",
          "LUT": "1368",
          "AVAIL_LUT": "8000",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "40",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "40",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "eucHW": {
        "Latency": {
          "LatencyBest": "528",
          "LatencyAvg": "528",
          "LatencyWorst": "528",
          "PipelineII": "529",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.007"
        },
        "Loops": [{
            "Name": "loopManDist",
            "TripCount": "512",
            "Latency": "517",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "40",
          "UTIL_DSP": "2",
          "FF": "26557",
          "AVAIL_FF": "16000",
          "UTIL_FF": "165",
          "LUT": "37773",
          "AVAIL_LUT": "8000",
          "UTIL_LUT": "472",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "40",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-14 23:42:28 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
