/* SPDX-License-Identifier: GPL-2.0-only */

/* Generated by bios2gpio tool */

#include <soc/gpio.h>

static const struct pad_config gpio_table[] = {
	/* ------- GPIO Group GPP_I ------- */

	/* GPP_I0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I0, NONE, PWROK, OFF, ACPI),
	/* GPP_I1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I1, NONE, PLTRST, OFF, ACPI),
	/* GPP_I10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I10, NONE, PLTRST, OFF, ACPI),
	/* GPP_I11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I11, NONE, PLTRST, OFF, ACPI),
	/* GPP_I12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I12, NONE, PLTRST, OFF, ACPI),
	/* GPP_I13 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I13, NONE, PLTRST, OFF, ACPI),
	/* GPP_I14 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I14, NONE, PLTRST, OFF, ACPI),
	/* GPP_I15 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I15, NONE, PLTRST, OFF, ACPI),
	/* GPP_I16 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I16, NONE, PLTRST, OFF, ACPI),
	/* GPP_I17 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I17, NONE, PLTRST, OFF, ACPI),
	/* GPP_I18 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I18, NONE, PLTRST, OFF, ACPI),
	/* GPP_I19 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I19, NONE, PLTRST, OFF, ACPI),
	/* GPP_I2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I2, NONE, PLTRST, OFF, ACPI),
	/* GPP_I20 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I20, NONE, PLTRST, OFF, ACPI),
	/* GPP_I21 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I21, NONE, PLTRST, OFF, ACPI),
	/* GPP_I22 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I22, NONE, PLTRST, OFF, ACPI),
	/* GPP_I3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I3, NONE, PLTRST, OFF, ACPI),
	/* GPP_I4 - NF6 */
	PAD_CFG_NF(GPP_I4, NONE, PLTRST, NF6),
	/* GPP_I5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I5, NONE, PLTRST, OFF, ACPI),
	/* GPP_I6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I6, NONE, PLTRST, OFF, ACPI),
	/* GPP_I7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I7, NONE, PLTRST, OFF, ACPI),
	/* GPP_I8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I8, NONE, PLTRST, OFF, ACPI),
	/* GPP_I9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_I9, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_R ------- */

	/* GPP_R0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R0, NONE, PLTRST, OFF, ACPI),
	/* GPP_R1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R1, NONE, PLTRST, OFF, ACPI),
	/* GPP_R10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R10, NONE, PLTRST, OFF, ACPI),
	/* GPP_R11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R11, NONE, PLTRST, OFF, ACPI),
	/* GPP_R12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R12, NONE, PLTRST, OFF, ACPI),
	/* GPP_R13 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R13, NONE, PLTRST, OFF, ACPI),
	/* GPP_R14 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R14, NONE, PLTRST, OFF, ACPI),
	/* GPP_R15 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R15, NONE, PLTRST, OFF, ACPI),
	/* GPP_R16 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R16, NONE, PLTRST, OFF, ACPI),
	/* GPP_R17 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R17, NONE, PLTRST, OFF, ACPI),
	/* GPP_R18 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R18, NONE, PLTRST, OFF, ACPI),
	/* GPP_R19 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R19, NONE, PLTRST, OFF, ACPI),
	/* GPP_R2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R2, NONE, PLTRST, OFF, ACPI),
	/* GPP_R20 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R20, NONE, PLTRST, OFF, ACPI),
	/* GPP_R21 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R21, NONE, PLTRST, OFF, ACPI),
	/* GPP_R3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R3, NONE, PLTRST, OFF, ACPI),
	/* GPP_R4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R4, NONE, PLTRST, OFF, ACPI),
	/* GPP_R5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R5, NONE, PLTRST, OFF, ACPI),
	/* GPP_R6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R6, NONE, PLTRST, OFF, ACPI),
	/* GPP_R7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R7, NONE, PLTRST, OFF, ACPI),
	/* GPP_R8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R8, NONE, PLTRST, OFF, ACPI),
	/* GPP_R9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_R9, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_J ------- */

	/* GPP_J0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J0, NONE, PLTRST, OFF, ACPI),
	/* GPP_J1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J1, NONE, PLTRST, OFF, ACPI),
	/* GPP_J10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J10, NONE, PLTRST, OFF, ACPI),
	/* GPP_J11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J11, NONE, PLTRST, OFF, ACPI),
	/* GPP_J2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J2, NONE, PLTRST, OFF, ACPI),
	/* GPP_J3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J3, NONE, PLTRST, OFF, ACPI),
	/* GPP_J4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J4, NONE, PLTRST, OFF, ACPI),
	/* GPP_J5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J5, NONE, PLTRST, OFF, ACPI),
	/* GPP_J6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J6, NONE, PLTRST, OFF, ACPI),
	/* GPP_J7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J7, NONE, PLTRST, OFF, ACPI),
	/* GPP_J8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J8, NONE, PLTRST, OFF, ACPI),
	/* GPP_J9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_J9, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_B ------- */

	/* GPP_B0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B0, NONE, PLTRST, OFF, ACPI),
	/* GPP_B1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B1, NONE, PLTRST, OFF, ACPI),
	/* GPP_B10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B10, NONE, PLTRST, OFF, ACPI),
	/* GPP_B11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B11, NONE, PLTRST, OFF, ACPI),
	/* GPP_B12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B12, NONE, PLTRST, OFF, ACPI),
	/* GPP_B13 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B13, NONE, PLTRST, OFF, ACPI),
	/* GPP_B14 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B14, NONE, PLTRST, OFF, ACPI),
	/* GPP_B15 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B15, NONE, PLTRST, OFF, ACPI),
	/* GPP_B16 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B16, NONE, PLTRST, OFF, ACPI),
	/* GPP_B17 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B17, NONE, PLTRST, OFF, ACPI),
	/* GPP_B18 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B18, NONE, PLTRST, OFF, ACPI),
	/* GPP_B19 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B19, NONE, PLTRST, OFF, ACPI),
	/* GPP_B2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B2, NONE, PLTRST, OFF, ACPI),
	/* GPP_B20 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B20, NONE, PLTRST, OFF, ACPI),
	/* GPP_B21 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B21, NONE, PLTRST, OFF, ACPI),
	/* GPP_B22 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B22, NONE, PLTRST, OFF, ACPI),
	/* GPP_B23 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B23, NONE, PLTRST, OFF, ACPI),
	/* GPP_B3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B3, NONE, PLTRST, OFF, ACPI),
	/* GPP_B4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B4, NONE, PLTRST, OFF, ACPI),
	/* GPP_B5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B5, NONE, PLTRST, OFF, ACPI),
	/* GPP_B6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B6, NONE, PLTRST, OFF, ACPI),
	/* GPP_B7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B7, NONE, PLTRST, OFF, ACPI),
	/* GPP_B8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B8, NONE, PLTRST, OFF, ACPI),
	/* GPP_B9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_B9, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_G ------- */

	/* GPP_G0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G0, NONE, PLTRST, OFF, ACPI),
	/* GPP_G1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G1, NONE, PLTRST, OFF, ACPI),
	/* GPP_G2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G2, NONE, PLTRST, OFF, ACPI),
	/* GPP_G3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G3, NONE, PLTRST, OFF, ACPI),
	/* GPP_G4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G4, NONE, PLTRST, OFF, ACPI),
	/* GPP_G5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G5, NONE, PLTRST, OFF, ACPI),
	/* GPP_G6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G6, NONE, PLTRST, OFF, ACPI),
	/* GPP_G7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_G7, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_H ------- */

	/* GPP_H0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H0, NONE, PLTRST, OFF, ACPI),
	/* GPP_H1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H1, NONE, PLTRST, OFF, ACPI),
	/* GPP_H10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H10, NONE, PLTRST, OFF, ACPI),
	/* GPP_H11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H11, NONE, PLTRST, OFF, ACPI),
	/* GPP_H12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H12, NONE, PLTRST, OFF, ACPI),
	/* GPP_H13 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H13, NONE, PLTRST, OFF, ACPI),
	/* GPP_H14 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H14, NONE, PLTRST, OFF, ACPI),
	/* GPP_H15 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H15, NONE, PLTRST, OFF, ACPI),
	/* GPP_H16 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H16, NONE, PLTRST, OFF, ACPI),
	/* GPP_H17 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H17, NONE, PLTRST, OFF, ACPI),
	/* GPP_H18 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H18, NONE, PLTRST, OFF, ACPI),
	/* GPP_H19 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H19, NONE, PLTRST, OFF, ACPI),
	/* GPP_H2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H2, NONE, PLTRST, OFF, ACPI),
	/* GPP_H20 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H20, NONE, PLTRST, OFF, ACPI),
	/* GPP_H21 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H21, NONE, PLTRST, OFF, ACPI),
	/* GPP_H22 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H22, NONE, PLTRST, OFF, ACPI),
	/* GPP_H23 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H23, NONE, PLTRST, OFF, ACPI),
	/* GPP_H3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H3, NONE, PLTRST, OFF, ACPI),
	/* GPP_H4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H4, NONE, PLTRST, OFF, ACPI),
	/* GPP_H5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H5, NONE, PLTRST, OFF, ACPI),
	/* GPP_H6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H6, NONE, PLTRST, OFF, ACPI),
	/* GPP_H7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H7, NONE, PLTRST, OFF, ACPI),
	/* GPP_H8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H8, NONE, PLTRST, OFF, ACPI),
	/* GPP_H9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_H9, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPD ------- */

	/* GPD0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD0, NONE, PLTRST, OFF, ACPI),
	/* GPD1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD1, NONE, PLTRST, OFF, ACPI),
	/* GPD10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD10, NONE, PLTRST, OFF, ACPI),
	/* GPD11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD11, NONE, PLTRST, OFF, ACPI),
	/* GPD12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD12, NONE, PLTRST, OFF, ACPI),
	/* GPD2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD2, NONE, PLTRST, OFF, ACPI),
	/* GPD3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD3, NONE, PLTRST, OFF, ACPI),
	/* GPD4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD4, NONE, PLTRST, OFF, ACPI),
	/* GPD5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD5, NONE, PLTRST, OFF, ACPI),
	/* GPD6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD6, NONE, PLTRST, OFF, ACPI),
	/* GPD7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD7, NONE, PLTRST, OFF, ACPI),
	/* GPD8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD8, NONE, PLTRST, OFF, ACPI),
	/* GPD9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPD9, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_A ------- */

	/* GPP_A0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A0, NONE, PLTRST, OFF, ACPI),
	/* GPP_A1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A1, NONE, PLTRST, OFF, ACPI),
	/* GPP_A10 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A10, NONE, PLTRST, OFF, ACPI),
	/* GPP_A11 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A11, NONE, PLTRST, OFF, ACPI),
	/* GPP_A12 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A12, NONE, PLTRST, OFF, ACPI),
	/* GPP_A13 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A13, NONE, PLTRST, OFF, ACPI),
	/* GPP_A14 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A14, NONE, PLTRST, OFF, ACPI),
	/* GPP_A2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A2, NONE, PLTRST, OFF, ACPI),
	/* GPP_A3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A3, NONE, PLTRST, OFF, ACPI),
	/* GPP_A4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A4, NONE, PLTRST, OFF, ACPI),
	/* GPP_A5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A5, NONE, PLTRST, OFF, ACPI),
	/* GPP_A6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A6, NONE, PLTRST, OFF, ACPI),
	/* GPP_A7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A7, NONE, PLTRST, OFF, ACPI),
	/* GPP_A8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A8, NONE, PLTRST, OFF, ACPI),
	/* GPP_A9 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_A9, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group GPP_C ------- */

	/* GPP_C0 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C0, NONE, PLTRST, OFF, ACPI),
	/* GPP_C1 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C1, NONE, PLTRST, OFF, ACPI),
	/* GPP_C2 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C2, NONE, PLTRST, OFF, ACPI),
	/* GPP_C3 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C3, NONE, PLTRST, OFF, ACPI),
	/* GPP_C4 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C4, NONE, PLTRST, OFF, ACPI),
	/* GPP_C5 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C5, NONE, PLTRST, OFF, ACPI),
	/* GPP_C6 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C6, NONE, PLTRST, OFF, ACPI),
	/* GPP_C7 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C7, NONE, PLTRST, OFF, ACPI),
	/* GPP_C8 - GPIO */
	PAD_CFG_GPI_TRIG_OWN(GPP_C8, NONE, PLTRST, OFF, ACPI),

	/* ------- GPIO Group VGPIO ------- */

	/* VGPIO_0 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_0, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_1 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_1, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_10 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_10, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_11 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_11, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_12 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_12, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_13 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_14 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_14, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_15 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_15, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_16 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_16, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_17 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_17, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_18 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_18, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_19 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_19, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_2 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_2, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_20 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_20, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_21 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_21, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_22 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_22, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_23 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_23, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_24 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_24, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_25 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_25, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_26 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_26, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_27 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_27, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_28 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_28, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_29 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_29, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_3 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_3, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_30 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_30, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_31 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_31, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_32 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_32, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_33 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_33, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_34 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_34, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_35 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_35, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_36 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_36, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_37 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_37, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_4 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_4, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_5 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_5, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_6 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_6, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_7 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_7, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_8 - GPIO */
	_PAD_CFG_STRUCT(VGPIO_8, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_BUF(TX_DISABLE) | PAD_CFG0_NAFVWE_ENABLE, 0),
	/* VGPIO_9 - NF1 */
	_PAD_CFG_STRUCT(VGPIO_9, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_CFG0_NAFVWE_ENABLE, 0),
};
