

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>LLVM 5.0.0 Release Notes &#8212; LLVM 5 documentation</title>
    <link rel="stylesheet" href="_static/llvm-theme.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    './',
        VERSION:     '5',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true,
        SOURCELINK_SUFFIX: '.txt'
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="LLVM’s Analysis and Transform Passes" href="Passes.html" />
    <link rel="prev" title="5. Building a JIT: Remote-JITing – Process Isolation and Laziness at a Distance" href="tutorial/BuildingAJIT5.html" />
<style type="text/css">
  table.right { float: right; margin-left: 20px; }
  table.right td { border: 1px solid #ccc; }
</style>

  </head>
  <body>
<div class="logo">
  <a href="index.html">
    <img src="_static/logo.png"
         alt="LLVM Logo" width="250" height="88"/></a>
</div>

    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="Passes.html" title="LLVM’s Analysis and Transform Passes"
             accesskey="N">next</a> |</li>
        <li class="right" >
          <a href="tutorial/BuildingAJIT5.html" title="5. Building a JIT: Remote-JITing – Process Isolation and Laziness at a Distance"
             accesskey="P">previous</a> |</li>
  <li><a href="http://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>
 
      </ul>
    </div>


    <div class="document">
      <div class="documentwrapper">
          <div class="body" role="main">
            
  <div class="section" id="llvm-5-0-0-release-notes">
<h1>LLVM 5.0.0 Release Notes<a class="headerlink" href="#llvm-5-0-0-release-notes" title="Permalink to this headline">¶</a></h1>
<div class="contents local topic" id="contents">
<ul class="simple">
<li><a class="reference internal" href="#introduction" id="id1">Introduction</a></li>
<li><a class="reference internal" href="#non-comprehensive-list-of-changes-in-this-release" id="id2">Non-comprehensive list of changes in this release</a><ul>
<li><a class="reference internal" href="#changes-to-the-llvm-ir" id="id3">Changes to the LLVM IR</a></li>
<li><a class="reference internal" href="#changes-to-the-arm-targets" id="id4">Changes to the Arm Targets</a></li>
<li><a class="reference internal" href="#changes-to-the-mips-target" id="id5">Changes to the MIPS Target</a></li>
<li><a class="reference internal" href="#changes-to-the-powerpc-target" id="id6">Changes to the PowerPC Target</a></li>
<li><a class="reference internal" href="#changes-to-the-x86-target" id="id7">Changes to the X86 Target</a></li>
<li><a class="reference internal" href="#changes-to-the-amdgpu-target" id="id8">Changes to the AMDGPU Target</a></li>
<li><a class="reference internal" href="#changes-to-the-avr-target" id="id9">Changes to the AVR Target</a></li>
<li><a class="reference internal" href="#changes-to-the-c-api" id="id10">Changes to the C API</a></li>
</ul>
</li>
<li><a class="reference internal" href="#external-open-source-projects-using-llvm-5" id="id11">External Open Source Projects Using LLVM 5</a><ul>
<li><a class="reference internal" href="#zig-programming-language" id="id12">Zig Programming Language</a></li>
<li><a class="reference internal" href="#ldc-the-llvm-based-d-compiler" id="id13">LDC - the LLVM-based D compiler</a></li>
</ul>
</li>
<li><a class="reference internal" href="#additional-information" id="id14">Additional Information</a></li>
</ul>
</div>
<div class="section" id="introduction">
<h2><a class="toc-backref" href="#id1">Introduction</a><a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
<p>This document contains the release notes for the LLVM Compiler Infrastructure,
release 5.0.0.  Here we describe the status of LLVM, including major improvements
from the previous release, improvements in various subprojects of LLVM, and
some of the current users of the code.  All LLVM releases may be downloaded
from the <a class="reference external" href="http://llvm.org/releases/">LLVM releases web site</a>.</p>
<p>For more information about LLVM, including information about the latest
release, please check out the <a class="reference external" href="http://llvm.org/">main LLVM web site</a>.  If you
have questions or comments, the <a class="reference external" href="http://lists.llvm.org/mailman/listinfo/llvm-dev">LLVM Developer’s Mailing List</a> is a good place to send
them.</p>
</div>
<div class="section" id="non-comprehensive-list-of-changes-in-this-release">
<h2><a class="toc-backref" href="#id2">Non-comprehensive list of changes in this release</a><a class="headerlink" href="#non-comprehensive-list-of-changes-in-this-release" title="Permalink to this headline">¶</a></h2>
<ul class="simple">
<li>LLVM’s <code class="docutils literal"><span class="pre">WeakVH</span></code> has been renamed to <code class="docutils literal"><span class="pre">WeakTrackingVH</span></code> and a new <code class="docutils literal"><span class="pre">WeakVH</span></code>
has been introduced.  The new <code class="docutils literal"><span class="pre">WeakVH</span></code> nulls itself out on deletion, but
does not track values across RAUW.</li>
<li>A new library named <code class="docutils literal"><span class="pre">BinaryFormat</span></code> has been created which holds a collection
of code which previously lived in <code class="docutils literal"><span class="pre">Support</span></code>.  This includes the
<code class="docutils literal"><span class="pre">file_magic</span></code> structure and <code class="docutils literal"><span class="pre">identify_magic</span></code> functions, as well as all the
structure and type definitions for DWARF, ELF, COFF, WASM, and MachO file
formats.</li>
<li>The tool <code class="docutils literal"><span class="pre">llvm-pdbdump</span></code> has been renamed <code class="docutils literal"><span class="pre">llvm-pdbutil</span></code> to better reflect
its nature as a general purpose PDB manipulation / diagnostics tool that does
more than just dumping contents.</li>
<li>The <code class="docutils literal"><span class="pre">BBVectorize</span></code> pass has been removed. It was fully replaced and no
longer used back in 2014 but we didn’t get around to removing it. Now it is
gone. The SLP vectorizer is the suggested non-loop vectorization pass.</li>
<li>A new tool opt-viewer.py has been added to visualize optimization remarks in
HTML.  The tool processes the YAML files produced by clang with the
-fsave-optimization-record option.</li>
<li>A new CMake macro <code class="docutils literal"><span class="pre">LLVM_REVERSE_ITERATION</span></code> has been added. If enabled, all
supported unordered LLVM containers would be iterated in reverse order. This
is useful for uncovering non-determinism caused by iteration of unordered
containers. Currently, it supports reverse iteration of SmallPtrSet and
DenseMap.</li>
<li>A new tool <code class="docutils literal"><span class="pre">llvm-dlltool</span></code> has been added to create short import libraries
from GNU style definition files. The tool utilizes the PE COFF SPEC Import
Library Format and PE COFF Auxiliary Weak Externals Format to achieve
compatibility with LLD and MSVC LINK.</li>
</ul>
<div class="section" id="changes-to-the-llvm-ir">
<h3><a class="toc-backref" href="#id3">Changes to the LLVM IR</a><a class="headerlink" href="#changes-to-the-llvm-ir" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li>The datalayout string may now indicate an address space to use for
the pointer type of <code class="docutils literal"><span class="pre">alloca</span></code> rather than the default of 0.</li>
<li>Added <code class="docutils literal"><span class="pre">speculatable</span></code> attribute indicating a function which has no
side-effects which could inhibit hoisting of calls.</li>
</ul>
</div>
<div class="section" id="changes-to-the-arm-targets">
<h3><a class="toc-backref" href="#id4">Changes to the Arm Targets</a><a class="headerlink" href="#changes-to-the-arm-targets" title="Permalink to this headline">¶</a></h3>
<p>During this release the AArch64 target has:</p>
<ul class="simple">
<li>A much improved Global ISel at O0.</li>
<li>Support for ARMv8.1 8.2 and 8.3 instructions.</li>
<li>New scheduler information for ThunderX2.</li>
<li>Some SVE type changes but not much more than that.</li>
<li>Made instruction fusion more aggressive, resulting in speedups
for code making use of AArch64 AES instructions. AES fusion has been
enabled for most Cortex-A cores and the AArch64MacroFusion pass was moved
to the generic MacroFusion pass.</li>
<li>Added preferred function alignments for most Cortex-A cores.</li>
<li>OpenMP “offload-to-self” base support.</li>
</ul>
<p>During this release the ARM target has:</p>
<ul class="simple">
<li>Improved, but still mostly broken, Global ISel.</li>
<li>Scheduling models update, new schedule for Cortex-A57.</li>
<li>Hardware breakpoint support in LLDB.</li>
<li>New assembler error handling, with spelling corrections and multiple
suggestions on how to fix problems.</li>
<li>Improved mixed ARM/Thumb code generation. Some cases in which wrong
relocations were emitted have been fixed.</li>
<li>Added initial support for mixed ARM/Thumb link-time optimization, using the
thumb-mode target feature.</li>
</ul>
</div>
<div class="section" id="changes-to-the-mips-target">
<h3><a class="toc-backref" href="#id5">Changes to the MIPS Target</a><a class="headerlink" href="#changes-to-the-mips-target" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li>The microMIPS64R6 backend is deprecated and will be removed in the next
release.</li>
<li>The MIPS backend now directly supports vector types for arguments and return
values (previously this required ABI specific LLVM IR).</li>
<li>Added documentation for how the MIPS backend handles address lowering.</li>
<li>Added a GCC compatible option -m(no-)madd4 to control the generation of four
operand multiply addition/subtraction instructions.</li>
<li>Added basic support for the XRay instrumentation system.</li>
<li>Added support for more assembly aliases and macros.</li>
<li>Added support for the <code class="docutils literal"><span class="pre">micromips</span></code> and <code class="docutils literal"><span class="pre">nomicromips</span></code> function attributes
which control micromips code generation on a per function basis.</li>
<li>Added the <code class="docutils literal"><span class="pre">long-calls</span></code> feature for non-pic environments. This feature is
used where the callee is out of range of the caller using a standard call
sequence. It must be enabled specifically.</li>
<li>Added support for performing microMIPS code generation via function
attributes.</li>
<li>Added experimental support for the static relocation model for the N64 ABI.</li>
<li>Added partial support for the MT ASE.</li>
<li>Added basic support for code size reduction for microMIPS.</li>
<li>Fixed numerous bugs including: multi-precision arithmetic support, various
vectorization bugs, debug information for thread local variables, debug
sections lacking the correct flags, crashing when disassembling sections
whose size is not a multiple of two or four.</li>
</ul>
</div>
<div class="section" id="changes-to-the-powerpc-target">
<h3><a class="toc-backref" href="#id6">Changes to the PowerPC Target</a><a class="headerlink" href="#changes-to-the-powerpc-target" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li>Additional support and exploitation of POWER ISA 3.0: vabsdub, vabsduh,
vabsduw, modsw, moduw, modsd, modud, lxv, stxv, vextublx, vextubrx, vextuhlx,
vextuhrx, vextuwlx, vextuwrx, vextsb2w, vextsb2d, vextsh2w, vextsh2d, and
vextsw2d</li>
<li>Implemented Optimal Code Sequences from The PowerPC Compiler Writer’s Guide.</li>
<li>Enable -fomit-frame-pointer by default.</li>
<li>Improved handling of bit reverse intrinsic.</li>
<li>Improved handling of memcpy and memcmp functions.</li>
<li>Improved handling of branches with static branch hints.</li>
<li>Improved codegen for atomic load_acquire.</li>
<li>Improved block placement during code layout</li>
<li>Many improvements to instruction selection and code generation</li>
</ul>
</div>
<div class="section" id="changes-to-the-x86-target">
<h3><a class="toc-backref" href="#id7">Changes to the X86 Target</a><a class="headerlink" href="#changes-to-the-x86-target" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li>Added initial AMD Ryzen (znver1) scheduler support.</li>
<li>Added support for Intel Goldmont CPUs.</li>
<li>Add support for avx512vpopcntdq instructions.</li>
<li>Added heuristics to convert CMOV into branches when it may be profitable.</li>
<li>More aggressive inlining of memcmp calls.</li>
<li>Improve vXi64 shuffles on 32-bit targets.</li>
<li>Improved use of PMOVMSKB for any_of/all_of comparision reductions.</li>
<li>Improved Silvermont, Sandybridge, and Jaguar (btver2) schedulers.</li>
<li>Improved support for AVX512 vector rotations.</li>
<li>Added support for AMD Lightweight Profiling (LWP) instructions.</li>
<li>Avoid using slow LEA instructions.</li>
<li>Use alternative sequences for multiply by constant.</li>
<li>Improved lowering of strided shuffles.</li>
<li>Improved the AVX512 cost model used by the vectorizer.</li>
<li>Fix scalar code performance when AVX512 is enabled by making i1’s illegal.</li>
<li>Fixed many inline assembly bugs.</li>
<li>Preliminary support for tracing NetBSD processes and core files with a single
thread in LLDB.</li>
</ul>
</div>
<div class="section" id="changes-to-the-amdgpu-target">
<h3><a class="toc-backref" href="#id8">Changes to the AMDGPU Target</a><a class="headerlink" href="#changes-to-the-amdgpu-target" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li>Initial gfx9 support</li>
</ul>
</div>
<div class="section" id="changes-to-the-avr-target">
<h3><a class="toc-backref" href="#id9">Changes to the AVR Target</a><a class="headerlink" href="#changes-to-the-avr-target" title="Permalink to this headline">¶</a></h3>
<p>This release consists mainly of bugfixes and implementations of features
required for compiling basic Rust programs.</p>
<ul class="simple">
<li>Enable the branch relaxation pass so that we don’t crash on large
stack load/stores</li>
<li>Add support for lowering bit-rotations to the native <code class="docutils literal"><span class="pre">ror</span></code> and <code class="docutils literal"><span class="pre">rol</span></code>
instructions</li>
<li>Fix bug where function pointers were treated as pointers to RAM and not
pointers to program memory</li>
<li>Fix broken code generation for shift-by-variable expressions</li>
<li>Support zero-sized types in argument lists; this is impossible in C,
but possible in Rust</li>
</ul>
</div>
<div class="section" id="changes-to-the-c-api">
<h3><a class="toc-backref" href="#id10">Changes to the C API</a><a class="headerlink" href="#changes-to-the-c-api" title="Permalink to this headline">¶</a></h3>
<ul class="simple">
<li>Deprecated the <code class="docutils literal"><span class="pre">LLVMAddBBVectorizePass</span></code> interface since the <code class="docutils literal"><span class="pre">BBVectorize</span></code>
pass has been removed. It is now a no-op and will be removed in the next
release. Use <code class="docutils literal"><span class="pre">LLVMAddSLPVectorizePass</span></code> instead to get the supported SLP
vectorizer.</li>
</ul>
</div>
</div>
<div class="section" id="external-open-source-projects-using-llvm-5">
<h2><a class="toc-backref" href="#id11">External Open Source Projects Using LLVM 5</a><a class="headerlink" href="#external-open-source-projects-using-llvm-5" title="Permalink to this headline">¶</a></h2>
<div class="section" id="zig-programming-language">
<h3><a class="toc-backref" href="#id12">Zig Programming Language</a><a class="headerlink" href="#zig-programming-language" title="Permalink to this headline">¶</a></h3>
<p><a class="reference external" href="http://ziglang.org">Zig</a>  is an open-source programming language designed
for robustness, optimality, and clarity. It integrates closely with C and is
intended to eventually take the place of C. It uses LLVM to produce highly
optimized native code and to cross-compile for any target out of the box. Zig
is in alpha; with a beta release expected in September.</p>
</div>
<div class="section" id="ldc-the-llvm-based-d-compiler">
<h3><a class="toc-backref" href="#id13">LDC - the LLVM-based D compiler</a><a class="headerlink" href="#ldc-the-llvm-based-d-compiler" title="Permalink to this headline">¶</a></h3>
<p><a class="reference external" href="http://dlang.org">D</a> is a language with C-like syntax and static typing. It
pragmatically combines efficiency, control, and modeling power, with safety and
programmer productivity. D supports powerful concepts like Compile-Time Function
Execution (CTFE) and Template Meta-Programming, provides an innovative approach
to concurrency and offers many classical paradigms.</p>
<p><a class="reference external" href="http://wiki.dlang.org/LDC">LDC</a> uses the frontend from the reference compiler
combined with LLVM as backend to produce efficient native code. LDC targets
x86/x86_64 systems like Linux, OS X, FreeBSD and Windows and also Linux on ARM
and PowerPC (32/64 bit). Ports to other architectures like AArch64 and MIPS64
are underway.</p>
</div>
</div>
<div class="section" id="additional-information">
<h2><a class="toc-backref" href="#id14">Additional Information</a><a class="headerlink" href="#additional-information" title="Permalink to this headline">¶</a></h2>
<p>A wide variety of additional information is available on the <a class="reference external" href="http://llvm.org/">LLVM web page</a>, in particular in the <a class="reference external" href="http://llvm.org/docs/">documentation</a> section.  The web page also contains versions of the
API documentation which is up-to-date with the Subversion version of the source
code.  You can access versions of these documents specific to this release by
going into the <code class="docutils literal"><span class="pre">llvm/docs/</span></code> directory in the LLVM tree.</p>
<p>If you have any questions or comments about LLVM, please feel free to contact
us via the <a class="reference external" href="http://llvm.org/docs/#maillist">mailing lists</a>.</p>
</div>
</div>


          </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="Passes.html" title="LLVM’s Analysis and Transform Passes"
             >next</a> |</li>
        <li class="right" >
          <a href="tutorial/BuildingAJIT5.html" title="5. Building a JIT: Remote-JITing – Process Isolation and Laziness at a Distance"
             >previous</a> |</li>
  <li><a href="http://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="index.html">Documentation</a>&raquo;</li>
 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; Copyright 2003-2017, LLVM Project.
      Last updated on 2017-09-25.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.6.3.
    </div>
  </body>
</html>