#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Aug 26 11:37:32 2022
# Process ID: 9822
# Current directory: /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/AXI_GPIO.runs/synth_1
# Command line: vivado -log adder_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_bd_wrapper.tcl
# Log file: /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/AXI_GPIO.runs/synth_1/adder_bd_wrapper.vds
# Journal file: /home/yuhaoliu/Projects/Verilog/AXI-GPIO-Ultra96V2/AXI_GPIO.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source adder_bd_wrapper.tcl -notrace
