module wideexpr_00730(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {($signed($signed((3'sb100)^(2'sb11))))<<<($unsigned(2'sb11)),$signed($signed(((ctrl[1]?$signed({(ctrl[1]?s4:1'sb0),{(6'sb100001)|(4'sb0001),u7,(ctrl[1]?s5:4'sb1000),5'b00000},s3,2'sb10}):(ctrl[1]?s2:+(2'sb01))))^(5'sb00111)))};
  assign y1 = $signed((4'sb1111)<<((3'sb100)<<((6'b010110)>=(4'b1001))));
  assign y2 = s6;
  assign y3 = ((6'sb111001)|($signed((ctrl[4]?(ctrl[6]?s2:-(2'sb01)):(ctrl[1]?(2'sb11)+(1'sb1):s0)))))|(-(($unsigned(s1))<<(6'sb111101)));
  assign y4 = $unsigned(!(5'b10111));
  assign y5 = (ctrl[0]?5'sb00111:(4'sb0001)|((ctrl[6]?s5:$signed(6'sb100100))));
  assign y6 = s3;
  assign y7 = u2;
endmodule
