/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [15:0] _01_;
  wire [3:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [16:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = in_data[81] ? _00_ : in_data[61];
  assign celloutsig_1_1z = ~(in_data[139] & in_data[188]);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_9z);
  assign celloutsig_0_14z = ~(in_data[39] | celloutsig_0_11z);
  reg [3:0] _07_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _07_ <= 4'h0;
    else _07_ <= in_data[58:55];
  assign { _00_, _02_[2:0] } = _07_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 16'h0000;
    else _01_ <= { in_data[53:48], celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[132:120], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } && { in_data[190:176], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_8z } % { 1'h1, celloutsig_1_9z[15:14], celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_14z };
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z } % { 1'h1, celloutsig_1_9z[9:8] };
  assign celloutsig_1_12z = { celloutsig_1_9z[10:6], celloutsig_1_9z[16:15] } % { 1'h1, celloutsig_1_6z[4:0], celloutsig_1_0z };
  assign celloutsig_0_3z = { _00_, _02_[2:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } * { _00_, _02_[2:1], _00_, _02_[2:0], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_4z[7:2], celloutsig_1_6z } != celloutsig_1_11z[14:2];
  assign celloutsig_0_9z = { 1'h0, celloutsig_0_5z } != _02_[2:1];
  assign celloutsig_0_13z = { _01_[4], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z } !== { in_data[54:52], celloutsig_0_1z };
  assign celloutsig_1_8z = celloutsig_1_4z[8:3] !== { celloutsig_1_6z[4:0], celloutsig_1_2z };
  assign celloutsig_1_7z = & celloutsig_1_6z[3:1];
  assign celloutsig_0_10z = in_data[24] & _02_[1];
  assign celloutsig_0_5z = ^ { _00_, _02_[2:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = ^ celloutsig_1_12z[3:0];
  assign celloutsig_1_6z = celloutsig_1_4z[10:4] >> celloutsig_1_4z[9:3];
  assign celloutsig_1_11z = { celloutsig_1_9z[14:6], celloutsig_1_9z[16:12], celloutsig_1_9z[0] } >> in_data[152:138];
  assign celloutsig_0_2z = { _00_, _02_[2:1] } >> { _02_[1:0], celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_2z[1:0], _00_, _02_[2:0], celloutsig_0_1z, celloutsig_0_2z } <<< in_data[93:84];
  assign celloutsig_1_3z = { in_data[188:187], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } <<< { in_data[144:141], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } <<< { in_data[154:151], celloutsig_1_3z };
  assign celloutsig_1_0z = ~((in_data[137] & in_data[175]) | (in_data[162] & in_data[142]));
  assign celloutsig_1_5z = ~((in_data[166] & celloutsig_1_3z[0]) | (celloutsig_1_0z & celloutsig_1_3z[2]));
  assign { celloutsig_1_9z[8], celloutsig_1_9z[11], celloutsig_1_9z[9], celloutsig_1_9z[7:6], celloutsig_1_9z[16:12], celloutsig_1_9z[0], celloutsig_1_9z[10] } = ~ { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z };
  assign _02_[3] = _00_;
  assign celloutsig_1_9z[5:1] = celloutsig_1_9z[16:12];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
