{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 14:53:08 2019 " "Info: Processing started: Sun Jun 02 14:53:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lamp_lsl -c lamp_lsl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lamp_lsl -c lamp_lsl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eda实验/cycle/timer_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /eda实验/cycle/timer_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_lsl-bhv " "Info: Found design unit 1: Timer_lsl-bhv" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer_lsl " "Info: Found entity 1: Timer_lsl" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lamp_lsl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lamp_lsl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lamp_lsl-bhv " "Info: Found design unit 1: lamp_lsl-bhv" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lamp_lsl " "Info: Found entity 1: lamp_lsl" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lamp_lsl " "Info: Elaborating entity \"lamp_lsl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "C_STATE " "Info (10018): Can't recognize finite state machine \"C_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_lsl Timer_lsl:U1 " "Info: Elaborating entity \"Timer_lsl\" for hierarchy \"Timer_lsl:U1\"" {  } { { "lamp_lsl.vhd" "U1" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_data Timer_lsl.vhd(22) " "Warning (10492): VHDL Process Statement warning at Timer_lsl.vhd(22): signal \"clk_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Cycle/Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle/Timer_lsl.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "C_STATE.R00 C_STATE.R00~_emulated C_STATE.R00~latch " "Warning (13310): Register \"C_STATE.R00\" is converted into an equivalent circuit using register \"C_STATE.R00~_emulated\" and latch \"C_STATE.R00~latch\"" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "C_STATE.G00 C_STATE.G00~_emulated C_STATE.G00~latch " "Warning (13310): Register \"C_STATE.G00\" is converted into an equivalent circuit using register \"C_STATE.G00~_emulated\" and latch \"C_STATE.G00~latch\"" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "C_STATE.S00 C_STATE.S00~_emulated C_STATE.S00~latch " "Warning (13310): Register \"C_STATE.S00\" is converted into an equivalent circuit using register \"C_STATE.S00~_emulated\" and latch \"C_STATE.S00~latch\"" {  } { { "lamp_lsl.vhd" "" { Text "D:/EDA实验/FPGA1/lamp_lsl.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Info: Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Info: Implemented 74 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 14:53:11 2019 " "Info: Processing ended: Sun Jun 02 14:53:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
