---
title: "verilog-sk-define-signal"
layout: doc
---
<strong>verilog-sk-define-signal</strong> is an interactive compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
</br>
(verilog-sk-define-signal)</br>
</br>
Insert a definition of signal under point at top of module.
