/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "ASC1" of TriCore TC1792 (12 SFRs) */

#ifndef _HAVE_TRICORE_ASC1_ADDRESSES_H_
#define _HAVE_TRICORE_ASC1_ADDRESSES_H_

#define ASC1_PISEL_ADDR       0xF0000B04     /* "ASC1 Peripheral Input Select Register" */
#define ASC1_ID_ADDR          0xF0000B08     /* "ASC1 Module Identification Register" */
#define ASC1_CON_ADDR         0xF0000B10     /* "ASC1 Control Register" */
#define ASC1_BG_ADDR          0xF0000B14     /* "ASC1 Baud Rate Timer Reload Register" */
#define ASC1_FDV_ADDR         0xF0000B18     /* "ASC1 Fractional Divider Register" */
#define ASC1_TBUF_ADDR        0xF0000B20     /* "ASC1 Transmit Buffer Register" */
#define ASC1_RBUF_ADDR        0xF0000B24     /* "ASC1 Receive Buffer Register" */
#define ASC1_WHBCON_ADDR      0xF0000B50     /* "ASC1 Write Hardware Bits Control Register" */
#define ASC1_TSRC_ADDR        0xF0000BF0     /* "ASC1 Transmit Interrupt Service Request Control Register" */
#define ASC1_RSRC_ADDR        0xF0000BF4     /* "ASC1 Receive Interrupt Service Request Control Register" */
#define ASC1_ESRC_ADDR        0xF0000BF8     /* "ASC1 Error Interrupt Service Request Control Register" */
#define ASC1_TBSRC_ADDR       0xF0000BFC     /* "ASC1 Transmit Buffer Interrupt Service Request Control Register" */


#endif /* _HAVE_TRICORE_ASC1_ADDRESSES_H_ (block "ASC1") */


