Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 17:05:16 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square22/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  484         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (484)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (484)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (484)
--------------------------
 There are 484 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[21]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[21]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[21]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[21]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[21]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[21]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[21]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[21]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[21]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[21]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[21]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[21]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[21]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[21]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[21]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[21]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[21]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[21]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[21]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[21]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[21]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (484)
--------------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[21]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[21]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[21]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[21]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[21]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[21]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[21]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[21]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[21]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[21]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[21]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[21]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[21]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[21]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[21]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[21]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[21]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[21]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[21]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[21]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[21]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  511          inf        0.000                      0                  511           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           511 Endpoints
Min Delay           511 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.484ns  (logic 5.673ns (49.398%)  route 5.811ns (50.602%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.865 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.865    compressor/chain1_1/carryout[15]
    SLICE_X4Y79                                                       r  compressor/chain1_1/carry4_inst4/CI
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.046 r  compressor/chain1_1/carry4_inst4/O[2]
                         net (fo=3, routed)           1.066     5.113    compressor/chain2_2/lut6_2_inst16_0[7]
    SLICE_X7Y80                                                       r  compressor/chain2_2/lut5_prop13/I1
    SLICE_X7Y80          LUT3 (Prop_lut3_I1_O)        0.230     5.343 r  compressor/chain2_2/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.343    compressor/chain2_2/prop[13]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst3/S[1]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.775 r  compressor/chain2_2/carry4_inst3/O[2]
                         net (fo=6, routed)           0.818     6.592    compressor/chain3_0/lut6_2_inst21/I1
    SLICE_X3Y81                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I1
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.230     6.822 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.822    compressor/chain3_0/prop[21]
    SLICE_X3Y81                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.234 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.234    compressor/chain3_0/carryout[23]
    SLICE_X3Y82                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.464 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.644     9.108    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.376    11.484 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.484    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.364ns  (logic 5.621ns (49.464%)  route 5.743ns (50.536%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.865 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.865    compressor/chain1_1/carryout[15]
    SLICE_X4Y79                                                       r  compressor/chain1_1/carry4_inst4/CI
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.046 r  compressor/chain1_1/carry4_inst4/O[2]
                         net (fo=3, routed)           1.066     5.113    compressor/chain2_2/lut6_2_inst16_0[7]
    SLICE_X7Y80                                                       r  compressor/chain2_2/lut5_prop13/I1
    SLICE_X7Y80          LUT3 (Prop_lut3_I1_O)        0.230     5.343 r  compressor/chain2_2/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.343    compressor/chain2_2/prop[13]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst3/S[1]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.775 r  compressor/chain2_2/carry4_inst3/O[2]
                         net (fo=6, routed)           0.818     6.592    compressor/chain3_0/lut6_2_inst21/I1
    SLICE_X3Y81                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I1
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.230     6.822 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.822    compressor/chain3_0/prop[21]
    SLICE_X3Y81                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.234 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.234    compressor/chain3_0/carryout[23]
    SLICE_X3Y82                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.393 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.576     8.969    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.395    11.364 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.364    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.256ns  (logic 5.533ns (49.156%)  route 5.723ns (50.844%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.865 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.865    compressor/chain1_1/carryout[15]
    SLICE_X4Y79                                                       r  compressor/chain1_1/carry4_inst4/CI
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.046 r  compressor/chain1_1/carry4_inst4/O[2]
                         net (fo=3, routed)           1.066     5.113    compressor/chain2_2/lut6_2_inst16_0[7]
    SLICE_X7Y80                                                       r  compressor/chain2_2/lut5_prop13/I1
    SLICE_X7Y80          LUT3 (Prop_lut3_I1_O)        0.230     5.343 r  compressor/chain2_2/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.343    compressor/chain2_2/prop[13]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst3/S[1]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.775 r  compressor/chain2_2/carry4_inst3/O[2]
                         net (fo=6, routed)           0.818     6.592    compressor/chain3_0/lut6_2_inst21/I1
    SLICE_X3Y81                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I1
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.230     6.822 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.822    compressor/chain3_0/prop[21]
    SLICE_X3Y81                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     7.299 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.556     8.855    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401    11.256 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.256    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.253ns  (logic 5.734ns (50.957%)  route 5.519ns (49.043%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.957 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           0.958     4.916    compressor/chain2_2/lut6_2_inst16_0[5]
    SLICE_X7Y79                                                       r  compressor/chain2_2/lut5_prop9/I1
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.230     5.146 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     5.146    compressor/chain2_2/prop[9]
    SLICE_X7Y79                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.558 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.558    compressor/chain2_2/carryout[11]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.717 r  compressor/chain2_2/carry4_inst3/O[0]
                         net (fo=2, routed)           0.603     6.320    compressor/chain3_0/lut2_prop25_0[12]
    SLICE_X3Y80                                                       r  compressor/chain3_0/lut2_prop17/I0
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.224     6.544 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.544    compressor/chain3_0/prop[17]
    SLICE_X3Y80                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.956 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.956    compressor/chain3_0/carryout[19]
    SLICE_X3Y81                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.186 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.674     8.860    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393    11.253 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.253    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.238ns  (logic 5.491ns (48.863%)  route 5.747ns (51.137%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.865 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.865    compressor/chain1_1/carryout[15]
    SLICE_X4Y79                                                       r  compressor/chain1_1/carry4_inst4/CI
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.046 r  compressor/chain1_1/carry4_inst4/O[2]
                         net (fo=3, routed)           1.066     5.113    compressor/chain2_2/lut6_2_inst16_0[7]
    SLICE_X7Y80                                                       r  compressor/chain2_2/lut5_prop13/I1
    SLICE_X7Y80          LUT3 (Prop_lut3_I1_O)        0.230     5.343 r  compressor/chain2_2/lut5_prop13/O
                         net (fo=1, routed)           0.000     5.343    compressor/chain2_2/prop[13]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst3/S[1]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.775 r  compressor/chain2_2/carry4_inst3/O[2]
                         net (fo=6, routed)           0.818     6.592    compressor/chain3_0/lut6_2_inst21/I1
    SLICE_X3Y81                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I1
    SLICE_X3Y81          LUT6 (Prop_lut6_I1_O)        0.230     6.822 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.822    compressor/chain3_0/prop[21]
    SLICE_X3Y81                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.254 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.580     8.834    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404    11.238 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.238    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.226ns  (logic 5.518ns (49.151%)  route 5.708ns (50.849%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.957 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           0.958     4.916    compressor/chain2_2/lut6_2_inst16_0[5]
    SLICE_X7Y79                                                       r  compressor/chain2_2/lut5_prop9/I1
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.230     5.146 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     5.146    compressor/chain2_2/prop[9]
    SLICE_X7Y79                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.578 r  compressor/chain2_2/carry4_inst2/O[2]
                         net (fo=2, routed)           0.704     6.282    compressor/chain3_0/lut2_prop25_0[10]
    SLICE_X3Y79                                                       r  compressor/chain3_0/lut2_prop15/I0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.230     6.512 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.512    compressor/chain3_0/prop[15]
    SLICE_X3Y79                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.811 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.811    compressor/chain3_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.041 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.763     8.803    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423    11.226 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.226    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.223ns  (logic 5.438ns (48.453%)  route 5.785ns (51.547%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.957 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           0.958     4.916    compressor/chain2_2/lut6_2_inst16_0[5]
    SLICE_X7Y79                                                       r  compressor/chain2_2/lut5_prop9/I1
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.230     5.146 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     5.146    compressor/chain2_2/prop[9]
    SLICE_X7Y79                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.578 r  compressor/chain2_2/carry4_inst2/O[2]
                         net (fo=2, routed)           0.704     6.282    compressor/chain3_0/lut2_prop25_0[10]
    SLICE_X3Y79                                                       r  compressor/chain3_0/lut2_prop15/I0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.230     6.512 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.512    compressor/chain3_0/prop[15]
    SLICE_X3Y79                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.811 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.811    compressor/chain3_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.970 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.839     8.809    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414    11.223 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.223    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.198ns  (logic 5.669ns (50.624%)  route 5.529ns (49.376%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.957 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           0.958     4.916    compressor/chain2_2/lut6_2_inst16_0[5]
    SLICE_X7Y79                                                       r  compressor/chain2_2/lut5_prop9/I1
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.230     5.146 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     5.146    compressor/chain2_2/prop[9]
    SLICE_X7Y79                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.558 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.558    compressor/chain2_2/carryout[11]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.717 r  compressor/chain2_2/carry4_inst3/O[0]
                         net (fo=2, routed)           0.603     6.320    compressor/chain3_0/lut2_prop25_0[12]
    SLICE_X3Y80                                                       r  compressor/chain3_0/lut2_prop17/I0
    SLICE_X3Y80          LUT2 (Prop_lut2_I0_O)        0.224     6.544 r  compressor/chain3_0/lut2_prop17/O
                         net (fo=1, routed)           0.000     6.544    compressor/chain3_0/prop[17]
    SLICE_X3Y80                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.956 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.956    compressor/chain3_0/carryout[19]
    SLICE_X3Y81                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.115 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.684     8.799    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    11.198 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.198    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.102ns  (logic 5.460ns (49.182%)  route 5.642ns (50.818%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.957 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           0.958     4.916    compressor/chain2_2/lut6_2_inst16_0[5]
    SLICE_X7Y79                                                       r  compressor/chain2_2/lut5_prop9/I1
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.230     5.146 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     5.146    compressor/chain2_2/prop[9]
    SLICE_X7Y79                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.578 r  compressor/chain2_2/carry4_inst2/O[2]
                         net (fo=2, routed)           0.704     6.282    compressor/chain3_0/lut2_prop25_0[10]
    SLICE_X3Y79                                                       r  compressor/chain3_0/lut2_prop15/I0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.230     6.512 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.512    compressor/chain3_0/prop[15]
    SLICE_X3Y79                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.811 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.811    compressor/chain3_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.992 r  compressor/chain3_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.696     8.688    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414    11.102 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.102    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 5.504ns (49.902%)  route 5.526ns (50.098%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE                         0.000     0.000 r  src1_reg[12]/C
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src1_reg[12]/Q
                         net (fo=5, routed)           0.847     1.240    compressor/chain0_4/src1[3]
    SLICE_X8Y74                                                       r  compressor/chain0_4/lut5_prop1/I2
    SLICE_X8Y74          LUT5 (Prop_lut5_I2_O)        0.097     1.337 r  compressor/chain0_4/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.337    compressor/chain0_4/prop[1]
    SLICE_X8Y74                                                       r  compressor/chain0_4/carry4_inst0/S[1]
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.739 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     1.746    compressor/chain0_4/carryout[3]
    SLICE_X8Y75                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.838 r  compressor/chain0_4/carry4_inst1/CO[3]
                         net (fo=4, routed)           1.429     3.267    compressor/chain1_1/lut6_2_inst9/I0
    SLICE_X4Y77                                                       r  compressor/chain1_1/lut6_2_inst9/LUT6/I0
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.097     3.364 r  compressor/chain1_1/lut6_2_inst9/LUT6/O
                         net (fo=1, routed)           0.000     3.364    compressor/chain1_1/prop[9]
    SLICE_X4Y77                                                       r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X4Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.776 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.776    compressor/chain1_1/carryout[11]
    SLICE_X4Y78                                                       r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X4Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.957 r  compressor/chain1_1/carry4_inst3/O[2]
                         net (fo=4, routed)           0.958     4.916    compressor/chain2_2/lut6_2_inst16_0[5]
    SLICE_X7Y79                                                       r  compressor/chain2_2/lut5_prop9/I1
    SLICE_X7Y79          LUT5 (Prop_lut5_I1_O)        0.230     5.146 r  compressor/chain2_2/lut5_prop9/O
                         net (fo=1, routed)           0.000     5.146    compressor/chain2_2/prop[9]
    SLICE_X7Y79                                                       r  compressor/chain2_2/carry4_inst2/S[1]
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.578 r  compressor/chain2_2/carry4_inst2/O[2]
                         net (fo=2, routed)           0.704     6.282    compressor/chain3_0/lut2_prop25_0[10]
    SLICE_X3Y79                                                       r  compressor/chain3_0/lut2_prop15/I0
    SLICE_X3Y79          LUT2 (Prop_lut2_I0_O)        0.230     6.512 r  compressor/chain3_0/lut2_prop15/O
                         net (fo=1, routed)           0.000     6.512    compressor/chain3_0/prop[15]
    SLICE_X3Y79                                                       r  compressor/chain3_0/carry4_inst3/S[3]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.811 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.811    compressor/chain3_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.045 r  compressor/chain3_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.580     8.625    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405    11.030 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.030    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.186ns  (logic 0.128ns (68.995%)  route 0.058ns (31.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE                         0.000     0.000 r  src2_reg[9]/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[9]/Q
                         net (fo=5, routed)           0.058     0.186    src2[9]
    SLICE_X5Y74          FDRE                                         r  src2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE                         0.000     0.000 r  src18_reg[9]/C
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src18[9]
    SLICE_X9Y85          FDRE                                         r  src18_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.141ns (68.786%)  route 0.064ns (31.214%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[2]/Q
                         net (fo=5, routed)           0.064     0.205    src13[2]
    SLICE_X1Y82          FDRE                                         r  src13_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src21_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src21_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.717%)  route 0.067ns (31.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src21_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src21_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src21[9]
    SLICE_X6Y86          FDRE                                         r  src21_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.148ns (66.575%)  route 0.074ns (33.425%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE                         0.000     0.000 r  src13_reg[9]/C
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src13_reg[9]/Q
                         net (fo=5, routed)           0.074     0.222    src13[9]
    SLICE_X8Y79          FDRE                                         r  src13_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.285%)  route 0.112ns (46.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[5]/Q
                         net (fo=5, routed)           0.112     0.240    src7[5]
    SLICE_X2Y76          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.622%)  route 0.115ns (47.378%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  src17_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[2]/Q
                         net (fo=5, routed)           0.115     0.243    src17[2]
    SLICE_X1Y82          FDRE                                         r  src17_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.389%)  route 0.105ns (42.611%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE                         0.000     0.000 r  src19_reg[16]/C
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src19_reg[16]/Q
                         net (fo=2, routed)           0.105     0.246    src19[16]
    SLICE_X4Y86          FDRE                                         r  src19_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.892%)  route 0.119ns (48.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE                         0.000     0.000 r  src20_reg[15]/C
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[15]/Q
                         net (fo=5, routed)           0.119     0.247    src20[15]
    SLICE_X11Y84         FDRE                                         r  src20_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.590%)  route 0.120ns (48.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE                         0.000     0.000 r  src17_reg[11]/C
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[11]/Q
                         net (fo=5, routed)           0.120     0.248    src17[11]
    SLICE_X9Y82          FDRE                                         r  src17_reg[12]/D
  -------------------------------------------------------------------    -------------------





