<!doctype html>
<html class="no-js" lang="en">

<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-134931760-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-134931760-1');
  </script>

  <meta charset="utf-8">
  <meta http-equiv="x-ua-compatible" content="ie=edge">
  <title>How to start developing iron using FPGAs - step by step instructions</title>
  <link rel="icon" type="image/x-icon" href="/favicon.ico" />
  <meta name="description" content="How to increase the number of Russian engineers who would be familiar with the development of hardware, and with the development of software, and coul...">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <link rel="stylesheet" href="../../css/main.css">

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
  <script>window.jQuery || document.write('<script src="../../js/vendors/jquery-3.3.1.min.js"><\/script>')</script>

  <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
  <script>
       (adsbygoogle = window.adsbygoogle || []).push({
            google_ad_client: "ca-pub-6974184241884155",
            enable_page_level_ads: true
       });
  </script>
</head>

<body>
  <!--[if lte IE 9]>
    <p class="browserupgrade">You are using an <strong>outdated</strong> browser. Please <a href="https://browsehappy.com/">upgrade your browser</a> to improve your experience and security.</p>
  <![endif]-->
  <header class="page-header js-page-header">
    <a class="page-header-logo-container" href="https://weekly-geekly.github.io/index.html"></a>
    <div class="page-header-text">Geekly Articles each Day</div>
  </header>
  <nav class="page-headings-container js-page-headings-container"></nav>
  <div class="tools-bar js-tools-bar">
    <!-- <a href="../../search.html" title="Search">üîé</a> -->
    <a class="js-list-of-headings-button" data-state="closed" href="#" title="Headings">üìú</a>
    <a class="js-go-to-top-button" href="#" title="Go to Top">‚¨ÜÔ∏è</a>
    <a class="js-go-to-bottom-button" href="#" title="Go to Bottom">‚¨áÔ∏è</a>
  </div>
  <a href="http://bit.ly/donateToWeeklyGeekly" class="donate-btn">DONATE</a>
  <section class="page js-page"><h1>How to start developing iron using FPGAs - step by step instructions</h1><div class="post__text post__text-html js-mediator-article"> How to increase the number of Russian engineers who would be familiar with the development of hardware, and with the development of software, and could build systems in which part of the functionality is in a specialized hardware, and some in software, while maintaining a balance between them? <br><br>  To do this, it is not necessary to throw away the awkward money a la Skolkov deal and MIT. <br><br>  There is a mass of cheap and effective measures to upgrade the Russian educational system.  One of them is to introduce widely practical FPGA / PPVM / FPGA classes among senior pupils and students.  This is what engineers learn, who then develop microchips inside the Apple iPhone in Cupertino, California. <br><a name="habracut"></a><br>  FPGA - Programmable Logic Integrated Circuit <br>  FPGA - User Programmable Gate Array <br>  FPGA - Field Programmable Gate Array 
      <br>
        <script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
        <ins class="adsbygoogle"
          style="display:block; text-align:center;"
          data-ad-layout="in-article"
          data-ad-format="fluid"
          data-ad-client="ca-pub-6974184241884155"
          data-ad-slot="8945601208"></ins>
        <script>
          (adsbygoogle = window.adsbygoogle || []).push({});
        </script>
      <br>
    <img width="480" vspace="20" hspace="20" align="right" src="https://habrastorage.org/getpro/habr/comment_images/164/947/45d/16494745dc424a9a8830ad4b6191884d.png">  Since we are talking about boards below, many readers may immediately receive a response: ‚Äúa, this is arduino / raspberry pi / robots ‚Äî we know!‚Äù No, this is not arduino, it has nothing to do with this class of devices.  I repeat once again: this is not arduino, because arduins have a microcontroller based on the microprocessor core, and there is no processor at all - a pure matrix of reprogrammable logic cells. <br><br>  As long as American schoolchildren play only with microcontrollers, Russian schoolchildren can play simultaneously with microcontrollers and FPGAs, and thus gain technological advantage due to system thinking - understanding and programming, and the principles of developing hardware logic at the same time. <br><br>  One of the problems of using FPGA for the education of Russian teenagers is the lack of literature in Russian.  The Russian translation of the book Digital Design and Computer Architecture, Second Edition, by David Harris and Sarah Harris should be released soon, and this problem will be partially solved.  But in addition to the literature describing circuit design and development of hardware at the Register Transfer Level (RTL) using Hardware Description Languages ‚Äã‚Äã(HDL), there is another problem - for a beginner, working with student cards is nontrivial, and the software environment for developing - unfriendly. <br><br>  Therefore, I decided to show you step by step how to start working with one of the FPGA boards, which is convenient because it is stuck on a prototyping board and can be used by schoolchildren‚Äôs teachers like those who, since the 1970s, began introducing circuitry through small chips K155LA3 type integration (TTL 7400, CMOS 4000).  The board stuck in the FPGA layout is a natural continuation of such courses. <br><br>  This is how the basics of digital logic were taught from the beginning of the 1970s: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/a2b/63b/957/a2b63b95726ee9592cf730f5977bdb13.gif"><br><br>  And this is what he can go to after acquainting schoolchildren with the basic concepts of a logic element, a trigger and a clock frequency signal.  This is the same, but on the technology of the 2010s: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/657/f36/6df/657f366dfabae8ab558d640b277e9245.jpg"><br><br>  The fact is that inside the FPGA there is essentially a constructor of thousands of logic elements like the elements in K1553, but in the FPGA you can connect them not with your hands using wires, but by changing the contents of the special memory, bits that are connected to multiplexers that change the logical functions of FPGA cells and connections between them: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/5da/2bd/21f/5da2bd21fc209c74cbf0d09de37ab9be.jpg"><br><br>  Where can I get the boards, the software for development and the necessary plug-ins, I will tell at the end, and now we dive directly into creating a simple scheme using the free Xilinx ISE WebPACK development environment: <br><br>  Enter and create a new project: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/830/e98/d9a/830e98d9a6cbe00ed540f614f6625844.png"><br><br>  It is important to choose a separate directory for the project and not to mix it with your source files, because the synthesizer generates many different temporary files and you can get confused in them (all of them can be deleted after use): <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/153/d1f/088/153d1f088d4950d321b210498d117149.png"><br><br>  Enter the name of the project.  This name is the same as the name of the main module on Verilog (iron description language): <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/44b/834/0fb/44b8340fb51eef7fd48543fff2843179.png"><br><br>  Enter the FPGA parameters: Family, Device, Package, Speed.  They need to be taken from the documentation on the board. <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/1d2/574/560/1d257456068cbadd080a17d7ef3aa7ca.png"><br><br>  Project created by: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/241/a25/a36/241a25a365f0457d64309e9fcd0a5efd.png"><br><br>  Add source files in the Verilog hardware description language. <br><br>  The top.v file contains the schema description: <br><br><pre> module top
 (
     input btn_0,
     input btn_1,<font></font>
<font></font>
     output led_0,
     output led_1,
     output led_2,
     output led_3
 );<font></font>
<font></font>
     assign led_0 = btn_0;
     assign led_1 = btn_1;
     assign led_2 = btn_0 &amp; btn_1;
     assign led_3 = btn_0 |  btn_1;<font></font>
<font></font>
 endmodule
</pre><br><br>  The cmods6.ucf file contains information for the development environment about how the logical inputs and outputs of the main module (btn_0, led_2, ...) are associated with the location (location, LOC) of the physical legs of the FPGA chip, called P8, N4, etc. .  This file is a stripped-down version of the file for this board, downloaded from the Digilent website (motherboard manufacturer): <br><br><pre> NET "btn_0" LOC = "P8" |  IOSTANDARD = LVCMOS33;
 NET "btn_1" LOC = "P9" |  IOSTANDARD = LVCMOS33;<font></font>
<font></font>
 NET "led_0" LOC = "N3" |  IOSTANDARD = LVCMOS33;
 NET "led_1" LOC = "P3" |  IOSTANDARD = LVCMOS33;
 NET "led_2" LOC = "N4" |  IOSTANDARD = LVCMOS33;
 NET "led_3" LOC = "P4" |  IOSTANDARD = LVCMOS33;
</pre><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/e95/b0f/877/e95b0f8773ef3915bd16a3d003812906.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/bb4/37b/6b7/bb437b6b72cc3b000078950432ce1d25.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/df1/62e/505/df162e5052c61150dcd1c29f20d28bfd.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/5fc/a9e/f84/5fca9ef848ae87fc5765e6e72825fc7c.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/10c/0a2/b9a/10c0a2b9adc04504bd6c0c10c4b342d6.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/749/485/7d6/7494857d6f8aa26116402353db5cf43f.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/607/869/dcb/607869dcb7202bdb6de00fedd39eda1e.png"><br><br>  Now we will click on the button ‚Äúgenerate a file for programming the FPGA‚Äù.  There is an important point here - ‚Äúprogramming‚Äù is not software-based software programming, which boils down to creating a sequence of commands for a certain processor.  Programming File in this case is the content of the memory in the FPGA, which defines the logical functions and connections of the FPGA cells.  The processor is not present in this scheme (although you can create a processor yourself by programming (in the above sense) FPGA cells). <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/1b5/a26/793/1b5a26793117c832b3c7fceeb37c3442.png"><br><br>  Now press the button ‚Äúlook at the abstract (not tied to a specific FPGA) scheme described on the verilog and synthesized by software): <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/6f8/74c/1dd/6f874c1dde92119b846dbcf288dff478.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/16b/2a6/f7c/16b2a6f7c3db8ab358383f21729d74bd.png"><br><br>  Top module: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/151/8de/d23/1518ded236de958c7dd37095edde0b9b.png"><br><br>  Click on the mouse to look inside: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/b67/bc5/13d/b67bc513d667bd8019d5e930c5590789.png"><br><br>  Click on the "Zoom to Full View" button to see the whole scheme: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/1ea/648/a3f/1ea648a3fb36ef0e33730c0c989076b9.png"><br><br>  And now let's take a look at the revised scheme generated by software for a specific FPGA (View Technology-Specific): <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/2be/11b/782/2be11b78205b795a34803516f8b3c383.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/262/5ba/bd1/2625babd1cba068f66d5db9eeefc3cf3.png"><br><br>  We see the word LUT - this is the Look-Up Table - you need to remember it for the future: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/a33/0bc/08d/a330bc08d7751a7e23cb7d5fcb51c74e.png"><br><br>  Now we‚Äôll click on the ‚ÄúView / Edit Routed Design (FPGA Editor)‚Äù button to see how the diagram will fit into the FPGA cells: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/ddc/8af/4e6/ddc8af4e65fb3e52efa9726f643d43ae.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/984/897/fe9/984897fe901cbae4fd5d039b4f5d7cc5.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/db6/874/176/db68741769092fe454f59db8430e263f.png"><br><br>  Larger: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/57e/049/dac/57e049dac2a32ed4f4276374221aa626.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/f2d/9fb/a74/f2d9fba7439c3df0d4756fe5ae5bb519.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/263/567/c7c/263567c7ca7d6d88fd7b5e69496716fd.png"><br><br>  Click the button to configure the FPGA.  The board is attached with a micro USB cable to the computer. <br><br>  From this point on, it is important that the plug-in from Digilent is installed for this board - <a href="http://digilentinc.com/Products/Detail.cfm%3FNavPath%3D2">digilentinc.com/Products/Detail.cfm?NavPath=2</a> , 66,768 &amp; Prod = DIGILENT-PLUGIN <br><br>  Digilent also has a software called Digilent Adept, but for some reason it doesn‚Äôt work on my computer with this board, so it‚Äôs better to use the plugin and iMPACT.  The sequence of actions below is not necessary to understand, it‚Äôs just ‚Äúmagic spells‚Äù to transfer the * .bit file to the configuration memory inside the FPGA: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/33c/13c/7c0/33c13c7c0f07042cdf2ec7c538b8e369.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/be0/bcf/c84/be0bcfc84e05aa1715616bfb8941823a.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/d0a/0af/ecc/d0a0afeccbed4718bc7225719d6375e0.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/f88/5d0/d96/f885d0d96f90b563f2e773103fea8452.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/ea5/048/3ef/ea50483eff19279a60f3ed01d3dabfa5.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/ce6/464/033/ce6464033687d573349be5ca9463d136.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/9fd/d41/a4c/9fdd41a4c1a051fa3e31250b0203e91f.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/fb0/bd3/3c7/fb0bd33c7a85f1b9c1c927f3e91697c7.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/877/625/61e/87762561ed90f3e93fdcd92d066387da.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/f6b/f71/819/f6bf718198bbdc2ba8f1227cfb1b705b.png"><br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/ad2/7f8/cc8/ad27f8cc882f4dcf5cf7299708245f9e.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/9a3/580/04f/9a358004f61086a532fbc0f83a3670dc.png"><br><br>  Everything, now the board should work - respond to button presses and blink lights accordingly. <br><br>  Now, let's not close iMPACT, go back to the ISE main window and build not a combinational, but a sequential circuit - a shift register.  We use a low frequency clock signal generator 1 Hz, i.e.  once a second.  The board still has a clock signal generator at 8 MHz - this frequency can be raised to 200 MHz using a PLL.  But the high frequency is of other designs, and for clarity, 1 Hz is what you need: <br><br><img width="1000" src="https://habrastorage.org/getpro/geektimes/post_images/54f/ef8/c01/54fef8c0154e7c2f32df8ed11fad497c.png"><br><br>  Synthesize it, generate a bit-file, go back to iMPACT and click on the Program button.  It will say: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/9ff/21d/194/9ff21d19416818598b98147532e45a52.png"><br><br>  You need to click Yes and a new design will be loaded into the FPGA.  By the way, theoretically repeated (after the creation of the iMPACT project) loading should occur simply by clicking Configure Target Device in the main ISE window, but really it does not happen for me - software tries to create a new iMPACT project.  Therefore, it is better to use the Program button inside the iMPACT window.  All complaints about this are in Digilent and Xilinx. <br><br>  <b>Appendix A. Two videos - how to implement a shift register and counter</b> <br><br><br><br><br><br>  <b>Appendix B. Full header of the top module on the verification for this board</b> <br><br>  With all the links and comments: <br><br><pre> module cmods6
 (
     input CLK, // FPGA_GCLK, 8MHz - can be raised to 200 MHz
     input CLK_LFC, // FPGA_LFC, 1 Hz<font></font>
<font></font>
     output LED_0, // Four lights
     output LED_1,
     output LED_2,
     output LED_3,<font></font>
<font></font>
     input BTN_0, // Two buttons
     input BTN_1,<font></font>
<font></font>
     // DEPP interface - interface for communicating with PC via USB<font></font>
<font></font>
     input DEPP_ASTB, // Address strobe
     input DEPP_DSTB, // Data strobe
     input DEPP_WRITE, // Write enable (write operation = 0, read operation = 1)
     output DEPP_WAIT, // Ready 
     inout [7: 0] DBUS,<font></font>
<font></font>
     // General purpose I / O - a bunch of pins for brainboards<font></font>
<font></font>
     input [7: 0] PORTA,
     input [7: 0] PORTB,
     output [6: 0] PORTC,
     input [7: 0] PORTD,
     input [7: 0] PORTE,
     output [6: 0] PORTF
 );
</pre><br><br>  <b>Appendix C. Where to get fees</b> <br><br>  Xilinx FPGA boards can be borrowed on the Digilent website, now it's a National Instruments unit.  Here is a Digilent Cmod S6 board that I used in a post, with the smallest Xilinx Spartan-6 FPGA: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/1d8/cb2/096/1d8cb2096c82ce52d362f5306dae8f91.png"><br><br>  For further training, there are for example Nexys 4 boards with more powerful Xilinx Artix-7 FPGAs.  They do not need to twist the wires on the breadboard, since this stage of training has already passed: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/cc5/d11/ca4/cc5d11ca4c4e93895faf1c78778681cf.png"><br><br>  About boards with Altera FPGA I will write another post. <br><br>  <b>Appendix D. Where to get the Xilinx ISE software</b> <br><br>  It can be downloaded directly from the Xilinx website.  You can use the free version.  But for Spartan-6, you need to use not the newest version of the Xilinx Vivado 2014.4 development environment, but the Xilinx ISE 14.7 of 2013.  Why not Vivado?  Marketers at Xilinx decided to transfer all users of Spartan chips to newer Artix FPGAs, and turned off support for Spartan from the new software.  But Artix doesn‚Äôt have any boards that can be inserted into a prototyping board.  Therefore, you need to use the 2013 version of the software: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/915/b22/ef0/915b22ef0b9abd52d75178f1f7c687a8.png"><br><br>  But the Xilinx Vivado software which supports the Nexys 4 with the Xilinx Artix-7 in particular (it is not needed for the Spartan-6 card): <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/be0/ca1/6a0/be0ca16a086a0e3ab0c0e3a35b3ec5de.png"><br><br>  Now an important point.  To upload a .bit file to the FPGA configuration memory on the board, you need to download a special plugin from the Digilent website: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/757/517/ee5/757517ee5ae6299d2b009aadfa90ff7c.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/614/2cc/1e9/6142cc1e9a738db2bac0929f0341c196.png"><br><br>  The site still has Digilent Adept software, but I do not recommend it for Spartan-6, I had problems with it. <br><br>  <b>Appendix E. Some FPGA Parameters Labels</b> <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/252/d02/3b6/252d023b6c37fa42937f0ed3cb02073e.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/338/2b0/33e/3382b033e63e059e6d29b8af374c8e92.png"><br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/62c/a64/33e/62ca6433e77dc463bbb6a2daee3b4027.png"><br><br>  And finally, another photo of the FPGA board on a breadboard with buttons, resistors and a seven-segment indicator: <br><br><img src="https://habrastorage.org/getpro/geektimes/post_images/290/110/c6b/290110c6b51b7b67965e564d2c78ba34.jpg"></div><p>Source: <a href="https://habr.com/ru/post/250511/">https://habr.com/ru/post/250511/</a></p>
<section class="more-articles-navigation-panel js-more-articles-navigation-panel">
<h4>More articles:</h4>
<nav class="list-of-articles-container js-list-of-articles-container"><ul class="list-of-pages js-list-of-pages">
<li><a href="../250497/index.html">[Moscow, 02.19.2015] Dmitry Lenev - Lock Managers in MySQL</a></li>
<li><a href="../250499/index.html">How SSD caching by means of a hypervisor in the VMware cloud works</a></li>
<li><a href="../250501/index.html">Application Insights - we collect telemetry of Windows Phone and Windows applications</a></li>
<li><a href="../250505/index.html">Convenient use of WPS in Mikrotik</a></li>
<li><a href="../250507/index.html">Arduino Leonardo as a SegaMegaDrive Gamepad Adapter-> USB</a></li>
<li><a href="../250513/index.html">Node v0.12.0</a></li>
<li><a href="../250517/index.html">We develop analytics system</a></li>
<li><a href="../250519/index.html">Free training on Microsoft courses on Software Assurance vouchers at TC MUK (Kiev)</a></li>
<li><a href="../250523/index.html">Lock-free data structures. Concurrent maps: rehash, no rebuild</a></li>
<li><a href="../250525/index.html">Another plugin manager for Vim</a></li>
</ul></nav>
</section><br />
<a href="../../allArticles.html"><strong>All Articles</strong></a>
<script src="../../js/main.js"></script>

<!-- Yandex.Metrika counter -->
<script type="text/javascript" >
  (function (d, w, c) {
      (w[c] = w[c] || []).push(function() {
          try {
              w.yaCounter52496797 = new Ya.Metrika({
                  id:52496797,
                  clickmap:true,
                  trackLinks:true,
                  accurateTrackBounce:true,
                  webvisor:true
              });
          } catch(e) { }
      });

      var n = d.getElementsByTagName("script")[0],
          s = d.createElement("script"),
          f = function () { n.parentNode.insertBefore(s, n); };
      s.type = "text/javascript";
      s.async = true;
      s.src = "https://mc.yandex.ru/metrika/watch.js";

      if (w.opera == "[object Opera]") {
          d.addEventListener("DOMContentLoaded", f, false);
      } else { f(); }
  })(document, window, "yandex_metrika_callbacks");
</script>
<noscript><div><img src="https://mc.yandex.ru/watch/52496797" style="position:absolute; left:-9999px;" alt="" /></div></noscript>

<!-- Google Analytics -->
  <script>
    window.ga = function () { ga.q.push(arguments) }; ga.q = []; ga.l = +new Date;
    ga('create', 'UA-134931760-1', 'auto'); ga('send', 'pageview')
  </script>
  <script src="https://www.google-analytics.com/analytics.js" async defer></script>

</section>

  <footer class="page-footer">
    <div class="page-footer-legal-info-container page-footer-element">
      <p>
        Weekly-Geekly | <span class="page-footer-legal-info-year js-page-footer-legal-info-year">2019</span>
      </p>
    </div>
    <div class="page-footer-counters-container page-footer-element">
      <a class="page-footer-counter-clustrmap" href='#'  title='Visit tracker'><img src='https://clustrmaps.com/map_v2.png?cl=698e5a&w=271&t=t&d=6iCFw7uJz0zcOaoxz5k5PcLCJUzv2WG8G5V8M3U6Rc4&co=3a3a3a&ct=ffffff'/></a>
    </div>
  </footer>
</body>

</html>