Library {
  Name			  "isi_correlator_lib"
  Version		  7.3
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  Created		  "Wed Oct 01 17:10:16 2008"
  Creator		  "wjm"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "wjm"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sat Jan  2 13:33:58 2010"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:401>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SignalSizeVariationType "Allow only fixed size"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      DimensionsMode	      "auto"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "isi_correlator_lib"
    Location		    [1, 54, 1426, 476]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "adc_ctrl"
      Ports		      [6, 3]
      Position		      [90, 16, 140, 109]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"adc_ctrl"
	Location		[391, 251, 742, 578]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync0"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "oor0"
	  Position		  [15, 123, 45, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid0"
	  Position		  [15, 253, 45, 267]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync1"
	  Position		  [15, 83, 45, 97]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "oor1"
	  Position		  [15, 188, 45, 202]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid1"
	  Position		  [15, 288, 45, 302]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [145, 273, 195, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,636,521"
	  block_type		  "convert"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [4, 1]
	  Position		  [145, 188, 195, 247]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,96d3e8c1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\"
	  "newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [70, 263, 120, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [220, 173, 270, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [4, 1]
	  Position		  [145, 13, 195, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,96d3e8c1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\"
	  "newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical5"
	  Ports			  [4, 1]
	  Position		  [145, 123, 195, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,96d3e8c1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\"
	  "newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator26"
	  Position		  [70, 80, 90, 100]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "control1"
	  Ports			  [1, 1]
	  Position		  [70, 233, 120, 247]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control16"
	  Ports			  [1, 1]
	  Position		  [70, 58, 120, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control17"
	  Ports			  [1, 1]
	  Position		  [70, 43, 120, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control18"
	  Ports			  [1, 1]
	  Position		  [70, 28, 120, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control19"
	  Ports			  [1, 1]
	  Position		  [70, 13, 120, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control2"
	  Ports			  [1, 1]
	  Position		  [70, 218, 120, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control20"
	  Ports			  [1, 1]
	  Position		  [70, 168, 120, 182]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control21"
	  Ports			  [1, 1]
	  Position		  [70, 153, 120, 167]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control22"
	  Ports			  [1, 1]
	  Position		  [70, 138, 120, 152]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control23"
	  Ports			  [1, 1]
	  Position		  [70, 123, 120, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control3"
	  Ports			  [1, 1]
	  Position		  [70, 203, 120, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "control4"
	  Ports			  [1, 1]
	  Position		  [70, 188, 120, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [295, 38, 325, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "oor"
	  Position		  [295, 183, 325, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [295, 273, 325, 287]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control23"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control22"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "control21"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "control20"
	  SrcPort		  1
	  DstBlock		  "Logical5"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "sync0"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "control19"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "control18"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"control16"
		DstPort			1
	      }
	      Branch {
		DstBlock		"control17"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "control19"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control18"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "control17"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "control16"
	  SrcPort		  1
	  DstBlock		  "Logical4"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "oor0"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "control23"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "control22"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"control20"
		DstPort			1
	      }
	      Branch {
		DstBlock		"control21"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "control4"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "control3"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "control2"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "control1"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Logical5"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync1"
	  SrcPort		  1
	  DstBlock		  "Terminator26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "oor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "oor1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "control4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "control3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"control1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"control2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "valid0"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid1"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "armed_trig"
      Ports		      [2, 2]
      Position		      [15, 102, 65, 153]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"armed_trig"
	Location		[917, 542, 1283, 672]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 33, 45, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "arm"
	  Position		  [15, 88, 45, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [75, 58, 125, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [235, 27, 285, 78]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [155, 54, 205, 106]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,52,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1153"
	  "85 0.269231 0.5 0.730769 0.884615 0.884615 0.807692 0.884615 0.884615 0.673077 0.884615 0.730769 0.5 0.269231 0.115"
	  "385 0.326923 0.115385 0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');"
	  "port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [75, 88, 125, 102]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "trig_out"
	  Position		  [315, 48, 345, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "armed"
	  Position		  [315, 88, 345, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "armed"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "arm"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "trig_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40; -160, 0; 0, 65]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_1x"
      Ports		      [4]
      Position		      [1040, 14, 1090, 71]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_1x"
	Location		[481, 117, 1224, 323]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 83, 45, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 128, 45, 142]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 168, 45, 182]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [315, 113, 365, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [155, 143, 205, 157]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [3, 1]
	  Position		  [235, 113, 285, 157]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,1096e086,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [395, 113, 445, 157]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black')"
	  ";port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [475, 28, 525, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [710, 25, 730, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [710, 105, 730, 125]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 13, 680, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [475, 78, 525, 122]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [75, 168, 125, 182]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [25, 0; 0, -50]
	  DstBlock		  "bram0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [10, 0; 0, -65]
	  DstBlock		  "bram0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [165, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "freeze_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [245, 0]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_2x"
      Ports		      [5]
      Position		      [1040, 94, 1090, 166]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_2x"
	Location		[651, 227, 1393, 499]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 148, 45, 162]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 193, 45, 207]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 233, 45, 247]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [315, 178, 365, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [155, 208, 205, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [3, 1]
	  Position		  [235, 178, 285, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,1096e086,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [395, 178, 445, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black')"
	  ";port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [475, 28, 525, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [475, 93, 525, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [710, 25, 730, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [710, 90, 730, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [710, 170, 730, 190]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 13, 680, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 78, 680, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [475, 143, 525, 187]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [75, 233, 125, 247]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [25, 0; 0, -50]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "bram0"
	    DstPort		    3
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [10, 0; 0, -65]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "bram0"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "bram1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [165, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "freeze_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [245, 0]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_3x"
      Ports		      [6]
      Position		      [1040, 189, 1090, 276]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_3x"
	Location		[646, 212, 1393, 549]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 213, 45, 227]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 258, 45, 272]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 298, 45, 312]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [315, 243, 365, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [155, 273, 205, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [3, 1]
	  Position		  [235, 243, 285, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,1096e086,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [395, 243, 445, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black')"
	  ";port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  Ports			  [1, 1]
	  Position		  [475, 28, 525, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [475, 93, 525, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [475, 158, 525, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [710, 90, 730, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [710, 155, 730, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator26"
	  Position		  [710, 25, 730, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [710, 235, 730, 255]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 13, 680, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 78, 680, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 143, 680, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [475, 208, 525, 252]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [75, 298, 125, 312]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "Terminator26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [25, 0; 0, -50]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      Points		      [0, -65]
	      DstBlock		      "bram0"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "bram1"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [10, 0; 0, -65]
	  Branch {
	    DstBlock		    "bram2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      Points		      [0, -65]
	      DstBlock		      "bram0"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "bram1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [165, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "freeze_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [245, 0]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_4x"
      Ports		      [7]
      Position		      [1040, 299, 1090, 401]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_4x"
	Location		[911, 544, 1661, 949]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [15, 158, 45, 172]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din3"
	  Position		  [15, 223, 45, 237]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 278, 45, 292]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 323, 45, 337]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 363, 45, 377]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [315, 308, 365, 322]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Boolean"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,1c72b5be,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [155, 338, 205, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [3, 1]
	  Position		  [235, 308, 285, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "3"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,1096e086,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinea"
	  "nd\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [395, 308, 445, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black')"
	  ";port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon te"
	  "xt');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  Ports			  [1, 1]
	  Position		  [475, 93, 525, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [475, 158, 525, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [475, 223, 525, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [475, 28, 525, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [710, 155, 730, 175]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [710, 220, 730, 240]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator26"
	  Position		  [710, 90, 730, 110]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [710, 300, 730, 320]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [710, 25, 730, 45]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram0"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 13, 680, 57]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram1"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 78, 680, 122]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram2"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 143, 680, 187]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "bram3"
	  Tag			  "xps:bram"
	  Ports			  [3, 1]
	  Position		  [580, 208, 680, 252]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/Shared BRAM"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  arith_type		  "Unsigned"
	  addr_width		  "11"
	  data_width		  "32"
	  data_bin_pt		  "0"
	  init_vals		  "0"
	  sample_rate		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [475, 273, 525, 317]
	  SourceBlock		  "casper_library/Misc/freeze_cntr"
	  SourceType		  "freeze_cntr"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  CounterBits		  "11"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [75, 363, 125, 377]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Line {
	  SrcBlock		  "bram0"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "bram0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "bram1"
	  SrcPort		  1
	  DstBlock		  "Terminator26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram2"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "bram3"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  3
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  2
	  Points		  [25, 0; 0, -50]
	  Branch {
	    DstBlock		    "bram3"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      Points		      [0, -65]
	      Branch {
		Points			[0, -65]
		DstBlock		"bram0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			3
	      }
	    }
	    Branch {
	      DstBlock		      "bram2"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "freeze_cntr"
	  SrcPort		  1
	  Points		  [10, 0; 0, -65]
	  Branch {
	    DstBlock		    "bram3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -65]
	    Branch {
	      Points		      [0, -65]
	      Branch {
		Points			[0, -65]
		DstBlock		"bram0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "bram2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "bram1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "bram2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "bram3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "freeze_cntr"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [165, 0]
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "freeze_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [245, 0]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "posedge"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_adc"
      Ports		      [19]
      Position		      [1115, 14, 1165, 296]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_adc"
	Location		[1290, 299, 1620, 701]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [15, 28, 45, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [15, 43, 45, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [15, 58, 45, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  Position		  [15, 93, 45, 107]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  Position		  [15, 108, 45, 122]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  Position		  [15, 123, 45, 137]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  Position		  [15, 138, 45, 152]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in8"
	  Position		  [15, 173, 45, 187]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in9"
	  Position		  [15, 188, 45, 202]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in10"
	  Position		  [15, 203, 45, 217]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in11"
	  Position		  [15, 218, 45, 232]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in12"
	  Position		  [15, 253, 45, 267]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in13"
	  Position		  [15, 268, 45, 282]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in14"
	  Position		  [15, 283, 45, 297]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in15"
	  Position		  [15, 298, 45, 312]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 333, 45, 347]
	  Port			  "17"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 348, 45, 362]
	  Port			  "18"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 363, 45, 377]
	  Port			  "19"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat0"
	  Ports			  [4, 1]
	  Position		  [155, 13, 205, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [4, 1]
	  Position		  [155, 93, 205, 152]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [155, 173, 205, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [4, 1]
	  Position		  [155, 253, 205, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "4"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,59,4,1,white,blue,0,47b26f1b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1694"
	  "92 0.305085 0.508475 0.711864 0.847458 0.847458 0.779661 0.847458 0.847458 0.661017 0.847458 0.711864 0.508475 0.30"
	  "5085 0.169492 0.355932 0.169492 0.169492 0.237288 0.169492 0.169492 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'hi');\ncolor('black');port_label('input',4,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  Ports			  [1, 1]
	  Position		  [75, 13, 125, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [75, 28, 125, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret10"
	  Ports			  [1, 1]
	  Position		  [75, 203, 125, 217]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret11"
	  Ports			  [1, 1]
	  Position		  [75, 218, 125, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret12"
	  Ports			  [1, 1]
	  Position		  [75, 253, 125, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret13"
	  Ports			  [1, 1]
	  Position		  [75, 268, 125, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret14"
	  Ports			  [1, 1]
	  Position		  [75, 283, 125, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret15"
	  Ports			  [1, 1]
	  Position		  [75, 298, 125, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [75, 43, 125, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [75, 58, 125, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [75, 93, 125, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  Ports			  [1, 1]
	  Position		  [75, 108, 125, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  Ports			  [1, 1]
	  Position		  [75, 123, 125, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  Ports			  [1, 1]
	  Position		  [75, 138, 125, 152]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret8"
	  Ports			  [1, 1]
	  Position		  [75, 173, 125, 187]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret9"
	  Ports			  [1, 1]
	  Position		  [75, 188, 125, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "capt_4x"
	  Ports			  [7]
	  Position		  [260, 274, 310, 376]
	  SourceBlock		  "isi_correlator_lib/capt_4x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  Points		  [5, 0; 0, 40]
	  DstBlock		  "capt_4x"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 105]
	  DstBlock		  "capt_4x"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 170]
	  DstBlock		  "capt_4x"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat0"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "capt_4x"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "capt_4x"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "capt_4x"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "capt_4x"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Reinterpret15"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret14"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret13"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret12"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret11"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret10"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret9"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret8"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in8"
	  SrcPort		  1
	  DstBlock		  "Reinterpret8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in14"
	  SrcPort		  1
	  DstBlock		  "Reinterpret14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in13"
	  SrcPort		  1
	  DstBlock		  "Reinterpret13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in11"
	  SrcPort		  1
	  DstBlock		  "Reinterpret11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_corr"
      Ports		      [12]
      Position		      [1340, 14, 1390, 191]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_corr"
	Location		[1354, 184, 1515, 572]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "AA_r"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "BB_r"
	  Position		  [15, 28, 45, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "CC_r"
	  Position		  [15, 43, 45, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "AB_r"
	  Position		  [15, 118, 45, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "AB_i"
	  Position		  [15, 133, 45, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "BC_r"
	  Position		  [15, 148, 45, 162]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "BC_i"
	  Position		  [15, 223, 45, 237]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "CA_r"
	  Position		  [15, 238, 45, 252]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "CA_i"
	  Position		  [15, 253, 45, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 323, 45, 337]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 338, 45, 352]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 353, 45, 367]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "capt0"
	  Ports			  [6]
	  Position		  [95, 14, 145, 101]
	  SourceBlock		  "isi_correlator_lib/capt_3x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "capt1"
	  Ports			  [6]
	  Position		  [95, 119, 145, 206]
	  SourceBlock		  "isi_correlator_lib/capt_3x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "capt2"
	  Ports			  [6]
	  Position		  [95, 224, 145, 311]
	  SourceBlock		  "isi_correlator_lib/capt_3x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Line {
	  SrcBlock		  "AA_r"
	  SrcPort		  1
	  DstBlock		  "capt0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BB_r"
	  SrcPort		  1
	  DstBlock		  "capt0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CC_r"
	  SrcPort		  1
	  DstBlock		  "capt0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "AB_r"
	  SrcPort		  1
	  DstBlock		  "capt1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AB_i"
	  SrcPort		  1
	  DstBlock		  "capt1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BC_r"
	  SrcPort		  1
	  DstBlock		  "capt1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "BC_i"
	  SrcPort		  1
	  DstBlock		  "capt2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CA_r"
	  SrcPort		  1
	  DstBlock		  "capt2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CA_i"
	  SrcPort		  1
	  DstBlock		  "capt2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  Points		  [5, 0; 0, -55]
	  Branch {
	    Points		    [0, -105]
	    Branch {
	      Points		      [0, -105]
	      DstBlock		      "capt0"
	      DstPort		      4
	    }
	    Branch {
	      DstBlock		      "capt1"
	      DstPort		      4
	    }
	  }
	  Branch {
	    DstBlock		    "capt2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  Points		  [15, 0; 0, -55]
	  Branch {
	    Points		    [0, -105]
	    Branch {
	      Points		      [0, -105]
	      DstBlock		      "capt0"
	      DstPort		      5
	    }
	    Branch {
	      DstBlock		      "capt1"
	      DstPort		      5
	    }
	  }
	  Branch {
	    DstBlock		    "capt2"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [25, 0; 0, -55]
	  Branch {
	    Points		    [0, -105]
	    Branch {
	      Points		      [0, -105]
	      DstBlock		      "capt0"
	      DstPort		      6
	    }
	    Branch {
	      DstBlock		      "capt1"
	      DstPort		      6
	    }
	  }
	  Branch {
	    DstBlock		    "capt2"
	    DstPort		    6
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_fft"
      Ports		      [11]
      Position		      [1190, 14, 1240, 176]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bit width:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "bit_width=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"capt_fft"
	Location		[551, 198, 955, 518]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [15, 28, 45, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [15, 43, 45, 57]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [15, 58, 45, 72]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  Position		  [15, 133, 45, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  Position		  [15, 148, 45, 162]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  Position		  [15, 163, 45, 177]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  Position		  [15, 178, 45, 192]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 253, 45, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 268, 45, 282]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 283, 45, 297]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  Ports			  [1, 1]
	  Position		  [155, 13, 205, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [155, 28, 205, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [155, 43, 205, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [155, 58, 205, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [155, 133, 205, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  Ports			  [1, 1]
	  Position		  [155, 148, 205, 162]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  Ports			  [1, 1]
	  Position		  [155, 163, 205, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  Ports			  [1, 1]
	  Position		  [155, 178, 205, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  Ports			  [1, 1]
	  Position		  [230, 13, 280, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [230, 28, 280, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [230, 43, 280, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [230, 58, 280, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [230, 133, 280, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [230, 148, 280, 162]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [230, 163, 280, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [230, 178, 280, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "min(32, bit_width*2)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "lsb"
	  Ports			  [7]
	  Position		  [335, 134, 385, 236]
	  SourceBlock		  "isi_correlator_lib/capt_4x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "msb"
	  Ports			  [7]
	  Position		  [335, 14, 385, 116]
	  SourceBlock		  "isi_correlator_lib/capt_4x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power0"
	  Ports			  [1, 1]
	  Position		  [75, 13, 125, 27]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power1"
	  Ports			  [1, 1]
	  Position		  [75, 28, 125, 42]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power2"
	  Ports			  [1, 1]
	  Position		  [75, 43, 125, 57]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power3"
	  Ports			  [1, 1]
	  Position		  [75, 58, 125, 72]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power4"
	  Ports			  [1, 1]
	  Position		  [75, 133, 125, 147]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power5"
	  Ports			  [1, 1]
	  Position		  [75, 148, 125, 162]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power6"
	  Ports			  [1, 1]
	  Position		  [75, 163, 125, 177]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power7"
	  Ports			  [1, 1]
	  Position		  [75, 178, 125, 192]
	  ShowName		  off
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "bit_width"
	  add_latency		  "2"
	  mult_latency		  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [75, 253, 125, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "5"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay1"
	  Ports			  [1, 1]
	  Position		  [75, 268, 125, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "5"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay2"
	  Ports			  [1, 1]
	  Position		  [75, 283, 125, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "5"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Line {
	  SrcBlock		  "power7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "power7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "sync_delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "sync_delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  DstBlock		  "Slice7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  DstBlock		  "Slice6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  DstBlock		  "Slice5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Slice4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "power6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "power5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "power4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "power3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "power2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "power1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "Slice0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "power0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  Points		  [165, 0; 0, -60]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "msb"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "lsb"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "sync_delay1"
	  SrcPort		  1
	  Points		  [175, 0; 0, -60]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "msb"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "lsb"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "sync_delay2"
	  SrcPort		  1
	  Points		  [185, 0; 0, -60]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "msb"
	    DstPort		    7
	  }
	  Branch {
	    DstBlock		    "lsb"
	    DstPort		    7
	  }
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "msb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "msb"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "msb"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "msb"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "lsb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "lsb"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "lsb"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "lsb"
	  DstPort		  4
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "capt_xaui"
      Ports		      [13]
      Position		      [1265, 14, 1315, 206]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"capt_xaui"
	Location		[1206, 343, 1581, 847]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dataL"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "validL"
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data0"
	  Position		  [15, 73, 45, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid0"
	  Position		  [15, 103, 45, 117]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data1"
	  Position		  [15, 133, 45, 147]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid1"
	  Position		  [15, 163, 45, 177]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data2"
	  Position		  [15, 193, 45, 207]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid2"
	  Position		  [15, 223, 45, 237]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data3"
	  Position		  [15, 253, 45, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid3"
	  Position		  [15, 283, 45, 297]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "we"
	  Position		  [15, 408, 45, 422]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "trig"
	  Position		  [15, 438, 45, 452]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 468, 45, 482]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [5, 1]
	  Position		  [180, 308, 230, 382]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "5"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,74,5,1,white,blue,0,ad0df03d,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.2297"
	  "3 0.337838 0.5 0.662162 0.77027 0.77027 0.716216 0.77027 0.77027 0.621622 0.77027 0.662162 0.5 0.337838 0.22973 0.3"
	  "78378 0.22973 0.22973 0.283784 0.22973 0.22973 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\n"
	  "color('black');port_label('input',5,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [75, 253, 125, 267]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [75, 283, 125, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay25"
	  Ports			  [1, 1]
	  Position		  [75, 13, 125, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay26"
	  Ports			  [1, 1]
	  Position		  [75, 43, 125, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay27"
	  Ports			  [1, 1]
	  Position		  [75, 73, 125, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay28"
	  Ports			  [1, 1]
	  Position		  [75, 103, 125, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay29"
	  Ports			  [1, 1]
	  Position		  [75, 133, 125, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [75, 438, 125, 452]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay30"
	  Ports			  [1, 1]
	  Position		  [75, 163, 125, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay31"
	  Ports			  [1, 1]
	  Position		  [75, 193, 125, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay32"
	  Ports			  [1, 1]
	  Position		  [75, 223, 125, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [75, 468, 125, 482]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [75, 408, 125, 422]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "capt0"
	  Ports			  [6]
	  Position		  [310, 14, 360, 101]
	  SourceBlock		  "isi_correlator_lib/capt_3x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "capt1"
	  Ports			  [6]
	  Position		  [310, 194, 360, 281]
	  SourceBlock		  "isi_correlator_lib/capt_3x"
	  SourceType		  "SubSystem"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Line {
	  SrcBlock		  "dataL"
	  SrcPort		  1
	  DstBlock		  "Delay25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "validL"
	  SrcPort		  1
	  DstBlock		  "Delay26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data0"
	  SrcPort		  1
	  DstBlock		  "Delay27"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid0"
	  SrcPort		  1
	  DstBlock		  "Delay28"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data1"
	  SrcPort		  1
	  DstBlock		  "Delay29"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid1"
	  SrcPort		  1
	  DstBlock		  "Delay30"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data2"
	  SrcPort		  1
	  DstBlock		  "Delay31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid2"
	  SrcPort		  1
	  DstBlock		  "Delay32"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data3"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid3"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay26"
	  SrcPort		  1
	  Points		  [30, 0; 0, 265]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay28"
	  SrcPort		  1
	  Points		  [25, 0; 0, 220]
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay30"
	  SrcPort		  1
	  Points		  [20, 0; 0, 175]
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay32"
	  SrcPort		  1
	  Points		  [15, 0; 0, 130]
	  DstBlock		  "Concat1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [10, 0; 0, 85]
	  DstBlock		  "Concat1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Delay31"
	  SrcPort		  1
	  DstBlock		  "capt1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [110, 0; 0, -45]
	  DstBlock		  "capt1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -115]
	  DstBlock		  "capt1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Delay25"
	  SrcPort		  1
	  DstBlock		  "capt0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay27"
	  SrcPort		  1
	  Points		  [110, 0; 0, -45]
	  DstBlock		  "capt0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay29"
	  SrcPort		  1
	  Points		  [120, 0; 0, -90]
	  DstBlock		  "capt0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "we"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "trig"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [140, 0; 0, -170]
	  Branch {
	    Points		    [0, -180]
	    DstBlock		    "capt0"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "capt1"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  Points		  [150, 0; 0, -185]
	  Branch {
	    Points		    [0, -180]
	    DstBlock		    "capt0"
	    DstPort		    5
	  }
	  Branch {
	    DstBlock		    "capt1"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [160, 0; 0, -200]
	  Branch {
	    Points		    [0, -180]
	    DstBlock		    "capt0"
	    DstPort		    6
	  }
	  Branch {
	    DstBlock		    "capt1"
	    DstPort		    6
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "clump"
      Ports		      [9, 5]
      Position		      [315, 14, 365, 186]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"clump"
	Location		[459, 692, 803, 1068]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [15, 68, 45, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [15, 98, 45, 112]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [15, 153, 45, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  Position		  [15, 168, 45, 182]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  Position		  [15, 183, 45, 197]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  Position		  [15, 238, 45, 252]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  Position		  [15, 253, 45, 267]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [220, 323, 270, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,d26eadf1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineor\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  Ports			  [1, 1]
	  Position		  [145, 323, 195, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [145, 338, 195, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "compressA"
	  Ports			  [4, 1]
	  Position		  [220, 53, 270, 112]
	  SourceBlock		  "isi_correlator_lib/compress"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "compressB"
	  Ports			  [4, 1]
	  Position		  [220, 138, 270, 197]
	  SourceBlock		  "isi_correlator_lib/compress"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "compressC"
	  Ports			  [4, 1]
	  Position		  [220, 223, 270, 282]
	  SourceBlock		  "isi_correlator_lib/compress"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ground"
	  Ports			  [0, 1]
	  Position		  [15, 268, 45, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "8"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [220, 13, 270, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "synced_cntr"
	  Ports			  [1, 1]
	  Position		  [70, 33, 120, 47]
	  SourceBlock		  "isi_correlator_lib/synced_cntr"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitwidth		  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [295, 13, 325, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "A"
	  Position		  [295, 78, 325, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "B"
	  Position		  [295, 163, 325, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "C"
	  Position		  [295, 248, 325, 262]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [295, 333, 325, 347]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "compressA"
	  SrcPort		  1
	  DstBlock		  "A"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "compressB"
	  SrcPort		  1
	  DstBlock		  "B"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "compressC"
	  SrcPort		  1
	  DstBlock		  "C"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "synced_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "compressB"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "compressB"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "compressB"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "compressC"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "compressC"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ground"
	  SrcPort		  1
	  DstBlock		  "compressC"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "compressA"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "compressA"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "compressA"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "synced_cntr"
	  SrcPort		  1
	  Points		  [5, 0; 0, 20]
	  Branch {
	    Points		    [0, 85]
	    Branch {
	      Points		      [0, 85]
	      Branch {
		Points			[0, 100]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice0"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"compressC"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "compressB"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "compressA"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "compress"
      Ports		      [4, 1]
      Position		      [315, 208, 365, 267]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"compress"
	Location		[181, 670, 674, 809]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dsel"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din0"
	  Position		  [15, 53, 45, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din1"
	  Position		  [15, 68, 45, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din2"
	  Position		  [15, 83, 45, 97]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat0"
	  Ports			  [3, 1]
	  Position		  [70, 53, 120, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "3"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,44,3,1,white,blue,0,cc9eafd1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.26 0.12 0.32 0.12 0.26 0.5 0.56 0.62 0.86 0.66 0.48 0.34 0.52 0.34 0.48 0.66 0.86 0.62 0.56 0.5 0.26 ],[0.113"
	  "636 0.272727 0.5 0.727273 0.886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.13"
	  "6364 0.340909 0.113636 0.113636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'hi');\ncolor('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [220, 68, 270, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [295, 63, 345, 77]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,554,541"
	  block_type		  "constant"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  Ports			  [1, 1]
	  Position		  [145, 68, 195, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [370, 46, 420, 124]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,429"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,78,5,1,white,blue,3,9e2a33b8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.24359 0.346154 0.5 0.653846 0.75641 0.75641 0.705128 0.75641 0.75641 0.615385 0.75641 0.653846 0.5 0.3461"
	  "54 0.24359 0.384615 0.24359 0.24359 0.294872 0.24359 0.24359 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0.142857 0."
	  "857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1')"
	  ";\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\b"
	  "f{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  Ports			  [1, 1]
	  Position		  [295, 78, 345, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [295, 93, 345, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-8"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [295, 108, 345, 122]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-16"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  Position		  [445, 78, 475, 92]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "din0"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din1"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din2"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Concat0"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Concat1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "dsel"
	  SrcPort		  1
	  Points		  [305, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cplx_mult"
      Ports		      [2, 2]
      Position		      [840, 239, 890, 286]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Mult latency:|Add latency:"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;mult_latency=@3;add_latency=@4;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|3|3|2"
      MaskTabNameString	      ",,,"
      System {
	Name			"cplx_mult"
	Location		[472, 163, 766, 322]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a+bi"
	  Position		  [15, 23, 45, 37]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "c+di"
	  Position		  [15, 103, 45, 117]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [70, 13, 120, 42]
	  AttributesFormatString  "_ r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri1"
	  Ports			  [1, 2]
	  Position		  [70, 93, 120, 122]
	  AttributesFormatString  "_ r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cmult_4bit_em*"
	  Ports			  [4, 2]
	  Position		  [170, 38, 225, 97]
	  BackgroundColor	  "gray"
	  SourceBlock		  "casper_library/Multipliers/cmult_4bit_em*"
	  SourceType		  "cmult_4bit_em*"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Outport
	  Name			  "real"
	  Position		  [250, 48, 280, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "imag"
	  Position		  [250, 78, 280, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  Points		  [25, 0; 0, 25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "c_to_ri1"
	  SrcPort		  2
	  Points		  [25, 0; 0, -25]
	  DstBlock		  "cmult_4bit_em*"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "a+bi"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c+di"
	  SrcPort		  1
	  DstBlock		  "c_to_ri1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmult_4bit_em*"
	  SrcPort		  1
	  DstBlock		  "real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cmult_4bit_em*"
	  SrcPort		  2
	  DstBlock		  "imag"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cross_mult"
      Ports		      [4, 10]
      Position		      [840, 14, 890, 216]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width: (cplx)|Input binary point: (cplx)|Output bit width: (cplx)|Output binar"
      "y point: (cplx)|Mult latency:|Add latency:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;out_bit_width=@3;out_bin_point=@4;mult_latency=@5;add_laten"
      "cy=@6;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|3|8|6|3|2"
      MaskTabNameString	      ",,,,,"
      System {
	Name			"cross_mult"
	Location		[534, 757, 906, 1110]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "X"
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Y"
	  Position		  [15, 83, 45, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Z"
	  Position		  [15, 118, 45, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [250, 48, 300, 62]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "773,83,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [250, 83, 300, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "19,31,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [250, 118, 300, 132]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [250, 153, 300, 167]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [250, 178, 300, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [250, 218, 300, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [250, 243, 300, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [250, 283, 300, 297]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [250, 308, 300, 322]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,334"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  Ports			  [1, 1]
	  Position		  [175, 13, 225, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "mult_latency + add_latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cplx_mult_XY"
	  Ports			  [2, 2]
	  Position		  [175, 149, 225, 196]
	  SourceBlock		  "isi_correlator_lib/cplx_mult"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cplx_mult_YZ"
	  Ports			  [2, 2]
	  Position		  [175, 214, 225, 261]
	  SourceBlock		  "isi_correlator_lib/cplx_mult"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cplx_mult_ZX"
	  Ports			  [2, 2]
	  Position		  [175, 279, 225, 326]
	  SourceBlock		  "isi_correlator_lib/cplx_mult"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  mult_latency		  "mult_latency"
	  add_latency		  "add_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_XX"
	  Ports			  [1, 1]
	  Position		  [175, 48, 225, 62]
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "in_bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_YY"
	  Ports			  [1, 1]
	  Position		  [175, 83, 225, 97]
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "in_bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "power_ZZ"
	  Ports			  [1, 1]
	  Position		  [175, 118, 225, 132]
	  SourceBlock		  "casper_library/Misc/power"
	  SourceType		  "power"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  BitWidth		  "in_bit_width"
	  add_latency		  "add_latency"
	  mult_latency		  "mult_latency"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [325, 13, 355, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XX_r"
	  Position		  [325, 48, 355, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YY_r"
	  Position		  [325, 83, 355, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZZ_r"
	  Position		  [325, 118, 355, 132]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XY_r"
	  Position		  [325, 153, 355, 167]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XY_i"
	  Position		  [325, 178, 355, 192]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YZ_r"
	  Position		  [325, 218, 355, 232]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YZ_i"
	  Position		  [325, 243, 355, 257]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZX_r"
	  Position		  [325, 283, 355, 297]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZX_i"
	  Position		  [325, 308, 355, 322]
	  Port			  "10"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "ZX_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  DstBlock		  "ZX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "YZ_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "YZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "XY_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  DstBlock		  "XY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "ZZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "YY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "XX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_ZX"
	  SrcPort		  2
	  DstBlock		  "Convert8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_ZX"
	  SrcPort		  1
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_YZ"
	  SrcPort		  2
	  DstBlock		  "Convert6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_YZ"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_XY"
	  SrcPort		  2
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "cplx_mult_XY"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power_ZZ"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power_YY"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "power_XX"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "X"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [75, 0]
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "cplx_mult_XY"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "power_XX"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 260]
	    DstBlock		    "cplx_mult_ZX"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Y"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [15, 0]
	    Branch {
	      Points		      [0, 95]
	      DstBlock		      "cplx_mult_XY"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "power_YY"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "cplx_mult_YZ"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Z"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [15, 0]
	    Branch {
	      Points		      [0, 125]
	      DstBlock		      "cplx_mult_YZ"
	      DstPort		      2
	    }
	    Branch {
	      DstBlock		      "power_ZZ"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 165]
	    DstBlock		    "cplx_mult_ZX"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decompress"
      Ports		      [2, 3]
      Position		      [765, 259, 815, 321]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"decompress"
	Location		[570, 763, 1063, 892]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "dsel"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data"
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [145, 43, 195, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,328,272"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  Ports			  [1, 1]
	  Position		  [70, 43, 120, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [295, 36, 345, 114]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,429"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,78,5,1,white,blue,3,9e2a33b8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.24359 0.346154 0.5 0.653846 0.75641 0.75641 0.705128 0.75641 0.75641 0.615385 0.75641 0.653846 0.5 0.3461"
	  "54 0.24359 0.384615 0.24359 0.24359 0.294872 0.24359 0.24359 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0.142857 0."
	  "857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
	  "port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1')"
	  ";\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\b"
	  "f{  z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  Ports			  [1, 1]
	  Position		  [220, 53, 270, 67]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [220, 68, 270, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [220, 83, 270, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [220, 98, 270, 112]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "24"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "32"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [370, 18, 420, 32]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [370, 43, 420, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-8"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [370, 68, 420, 82]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "8"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "-16"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout0"
	  Position		  [445, 18, 475, 32]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout1"
	  Position		  [445, 43, 475, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout2"
	  Position		  [445, 68, 475, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "dsel"
	  SrcPort		  1
	  Points		  [230, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -25]
	    Branch {
	      DstBlock		      "Slice4"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Slice5"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Delay0"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "Concat1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "dout0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "dout1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "dout2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift"
      Ports		      [16, 16]
      Position		      [165, 15, 215, 260]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bit width:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "bit_width=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18"
      System {
	Name			"downshift"
	Location		[629, 230, 1074, 1044]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "i1"
	  Position		  [15, 28, 45, 42]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i2"
	  Position		  [15, 78, 45, 92]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i3"
	  Position		  [15, 128, 45, 142]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i4"
	  Position		  [15, 178, 45, 192]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i5"
	  Position		  [15, 228, 45, 242]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i6"
	  Position		  [15, 278, 45, 292]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i7"
	  Position		  [15, 328, 45, 342]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i8"
	  Position		  [15, 378, 45, 392]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i9"
	  Position		  [15, 428, 45, 442]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i10"
	  Position		  [15, 478, 45, 492]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i11"
	  Position		  [15, 528, 45, 542]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i12"
	  Position		  [15, 578, 45, 592]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i13"
	  Position		  [15, 628, 45, 642]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i14"
	  Position		  [15, 678, 45, 692]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i15"
	  Position		  [15, 728, 45, 742]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "i16"
	  Position		  [15, 778, 45, 792]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat0"
	  Ports			  [2, 1]
	  Position		  [245, 13, 295, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [2, 1]
	  Position		  [245, 63, 295, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat10"
	  Ports			  [2, 1]
	  Position		  [245, 513, 295, 542]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat11"
	  Ports			  [2, 1]
	  Position		  [245, 563, 295, 592]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat12"
	  Ports			  [2, 1]
	  Position		  [245, 613, 295, 642]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat13"
	  Ports			  [2, 1]
	  Position		  [245, 663, 295, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat14"
	  Ports			  [2, 1]
	  Position		  [245, 713, 295, 742]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat15"
	  Ports			  [2, 1]
	  Position		  [245, 763, 295, 792]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [2, 1]
	  Position		  [245, 113, 295, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [2, 1]
	  Position		  [245, 163, 295, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat4"
	  Ports			  [2, 1]
	  Position		  [245, 213, 295, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat5"
	  Ports			  [2, 1]
	  Position		  [245, 263, 295, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat6"
	  Ports			  [2, 1]
	  Position		  [245, 313, 295, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat7"
	  Ports			  [2, 1]
	  Position		  [245, 363, 295, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat8"
	  Ports			  [2, 1]
	  Position		  [245, 413, 295, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat9"
	  Ports			  [2, 1]
	  Position		  [245, 463, 295, 492]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  Ports			  [1, 1]
	  Position		  [70, 28, 120, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [70, 78, 120, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret10"
	  Ports			  [1, 1]
	  Position		  [70, 528, 120, 542]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret11"
	  Ports			  [1, 1]
	  Position		  [70, 578, 120, 592]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret12"
	  Ports			  [1, 1]
	  Position		  [70, 628, 120, 642]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret13"
	  Ports			  [1, 1]
	  Position		  [70, 678, 120, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret14"
	  Ports			  [1, 1]
	  Position		  [70, 728, 120, 742]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret15"
	  Ports			  [1, 1]
	  Position		  [70, 778, 120, 792]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret16"
	  Ports			  [1, 1]
	  Position		  [320, 23, 370, 37]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret17"
	  Ports			  [1, 1]
	  Position		  [320, 73, 370, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret18"
	  Ports			  [1, 1]
	  Position		  [320, 123, 370, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret19"
	  Ports			  [1, 1]
	  Position		  [320, 173, 370, 187]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [70, 128, 120, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret20"
	  Ports			  [1, 1]
	  Position		  [320, 223, 370, 237]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret21"
	  Ports			  [1, 1]
	  Position		  [320, 273, 370, 287]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret22"
	  Ports			  [1, 1]
	  Position		  [320, 323, 370, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret23"
	  Ports			  [1, 1]
	  Position		  [320, 373, 370, 387]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret24"
	  Ports			  [1, 1]
	  Position		  [320, 423, 370, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret25"
	  Ports			  [1, 1]
	  Position		  [320, 473, 370, 487]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret26"
	  Ports			  [1, 1]
	  Position		  [320, 523, 370, 537]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret27"
	  Ports			  [1, 1]
	  Position		  [320, 573, 370, 587]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret28"
	  Ports			  [1, 1]
	  Position		  [320, 623, 370, 637]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret29"
	  Ports			  [1, 1]
	  Position		  [320, 673, 370, 687]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [70, 178, 120, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret30"
	  Ports			  [1, 1]
	  Position		  [320, 723, 370, 737]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret31"
	  Ports			  [1, 1]
	  Position		  [320, 773, 370, 787]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "bit_width - 1"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [70, 228, 120, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret5"
	  Ports			  [1, 1]
	  Position		  [70, 278, 120, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret6"
	  Ports			  [1, 1]
	  Position		  [70, 328, 120, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret7"
	  Ports			  [1, 1]
	  Position		  [70, 378, 120, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret8"
	  Ports			  [1, 1]
	  Position		  [70, 428, 120, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret9"
	  Ports			  [1, 1]
	  Position		  [70, 478, 120, 492]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice0"
	  Ports			  [1, 1]
	  Position		  [170, 28, 220, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [170, 78, 220, 92]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice10"
	  Ports			  [1, 1]
	  Position		  [170, 528, 220, 542]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [170, 578, 220, 592]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  Ports			  [1, 1]
	  Position		  [170, 628, 220, 642]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice13"
	  Ports			  [1, 1]
	  Position		  [170, 678, 220, 692]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice14"
	  Ports			  [1, 1]
	  Position		  [170, 728, 220, 742]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [170, 778, 220, 792]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [170, 13, 220, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [170, 63, 220, 77]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice18"
	  Ports			  [1, 1]
	  Position		  [170, 113, 220, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice19"
	  Ports			  [1, 1]
	  Position		  [170, 163, 220, 177]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [170, 128, 220, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [170, 213, 220, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice21"
	  Ports			  [1, 1]
	  Position		  [170, 263, 220, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice22"
	  Ports			  [1, 1]
	  Position		  [170, 313, 220, 327]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice23"
	  Ports			  [1, 1]
	  Position		  [170, 363, 220, 377]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice24"
	  Ports			  [1, 1]
	  Position		  [170, 413, 220, 427]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice25"
	  Ports			  [1, 1]
	  Position		  [170, 463, 220, 477]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice26"
	  Ports			  [1, 1]
	  Position		  [170, 513, 220, 527]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice27"
	  Ports			  [1, 1]
	  Position		  [170, 563, 220, 577]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice28"
	  Ports			  [1, 1]
	  Position		  [170, 613, 220, 627]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice29"
	  Ports			  [1, 1]
	  Position		  [170, 663, 220, 677]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [170, 178, 220, 192]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice30"
	  Ports			  [1, 1]
	  Position		  [170, 713, 220, 727]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice31"
	  Ports			  [1, 1]
	  Position		  [170, 763, 220, 777]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [170, 228, 220, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [170, 278, 220, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice6"
	  Ports			  [1, 1]
	  Position		  [170, 328, 220, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [170, 378, 220, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice8"
	  Ports			  [1, 1]
	  Position		  [170, 428, 220, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [170, 478, 220, 492]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "bit_width - 1"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o1"
	  Position		  [395, 23, 425, 37]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o2"
	  Position		  [395, 73, 425, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o3"
	  Position		  [395, 123, 425, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o4"
	  Position		  [395, 173, 425, 187]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o5"
	  Position		  [395, 223, 425, 237]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o6"
	  Position		  [395, 273, 425, 287]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o7"
	  Position		  [395, 323, 425, 337]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o8"
	  Position		  [395, 373, 425, 387]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o9"
	  Position		  [395, 423, 425, 437]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o10"
	  Position		  [395, 473, 425, 487]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o11"
	  Position		  [395, 523, 425, 537]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o12"
	  Position		  [395, 573, 425, 587]
	  Port			  "12"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o13"
	  Position		  [395, 623, 425, 637]
	  Port			  "13"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o14"
	  Position		  [395, 673, 425, 687]
	  Port			  "14"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o15"
	  Position		  [395, 723, 425, 737]
	  Port			  "15"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "o16"
	  Position		  [395, 773, 425, 787]
	  Port			  "16"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Reinterpret31"
	  SrcPort		  1
	  DstBlock		  "o16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret30"
	  SrcPort		  1
	  DstBlock		  "o15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret29"
	  SrcPort		  1
	  DstBlock		  "o14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret28"
	  SrcPort		  1
	  DstBlock		  "o13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret27"
	  SrcPort		  1
	  DstBlock		  "o12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret26"
	  SrcPort		  1
	  DstBlock		  "o11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret25"
	  SrcPort		  1
	  DstBlock		  "o10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret24"
	  SrcPort		  1
	  DstBlock		  "o9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret23"
	  SrcPort		  1
	  DstBlock		  "o8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret22"
	  SrcPort		  1
	  DstBlock		  "o7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret21"
	  SrcPort		  1
	  DstBlock		  "o6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret20"
	  SrcPort		  1
	  DstBlock		  "o5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret19"
	  SrcPort		  1
	  DstBlock		  "o4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret18"
	  SrcPort		  1
	  DstBlock		  "o3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret17"
	  SrcPort		  1
	  DstBlock		  "o2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret16"
	  SrcPort		  1
	  DstBlock		  "o1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret15"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice31"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice15"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret14"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice30"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice14"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret13"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice29"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice13"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret12"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice28"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret11"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice27"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret10"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice26"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice10"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret9"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice25"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret8"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice24"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice8"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret7"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice23"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret6"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice22"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret5"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice21"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice19"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice18"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Slice16"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice0"
	  SrcPort		  1
	  DstBlock		  "Concat0"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat0"
	  SrcPort		  1
	  DstBlock		  "Reinterpret16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret17"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice18"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice19"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  DstBlock		  "Reinterpret19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Concat4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Concat4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat4"
	  SrcPort		  1
	  DstBlock		  "Reinterpret20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice21"
	  SrcPort		  1
	  DstBlock		  "Concat5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  DstBlock		  "Concat5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat5"
	  SrcPort		  1
	  DstBlock		  "Reinterpret21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice22"
	  SrcPort		  1
	  DstBlock		  "Concat6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice6"
	  SrcPort		  1
	  DstBlock		  "Concat6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat6"
	  SrcPort		  1
	  DstBlock		  "Reinterpret22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice23"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "Concat7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat7"
	  SrcPort		  1
	  DstBlock		  "Reinterpret23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i8"
	  SrcPort		  1
	  DstBlock		  "Reinterpret7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice24"
	  SrcPort		  1
	  DstBlock		  "Concat8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice8"
	  SrcPort		  1
	  DstBlock		  "Concat8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat8"
	  SrcPort		  1
	  DstBlock		  "Reinterpret24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice25"
	  SrcPort		  1
	  DstBlock		  "Concat9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Concat9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret25"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice26"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice10"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat10"
	  SrcPort		  1
	  DstBlock		  "Reinterpret26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i11"
	  SrcPort		  1
	  DstBlock		  "Reinterpret10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice27"
	  SrcPort		  1
	  DstBlock		  "Concat11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Concat11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat11"
	  SrcPort		  1
	  DstBlock		  "Reinterpret27"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice28"
	  SrcPort		  1
	  DstBlock		  "Concat12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  DstBlock		  "Concat12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat12"
	  SrcPort		  1
	  DstBlock		  "Reinterpret28"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i13"
	  SrcPort		  1
	  DstBlock		  "Reinterpret12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice29"
	  SrcPort		  1
	  DstBlock		  "Concat13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice13"
	  SrcPort		  1
	  DstBlock		  "Concat13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat13"
	  SrcPort		  1
	  DstBlock		  "Reinterpret29"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i14"
	  SrcPort		  1
	  DstBlock		  "Reinterpret13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice30"
	  SrcPort		  1
	  DstBlock		  "Concat14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice14"
	  SrcPort		  1
	  DstBlock		  "Concat14"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat14"
	  SrcPort		  1
	  DstBlock		  "Reinterpret30"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice31"
	  SrcPort		  1
	  DstBlock		  "Concat15"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Concat15"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret31"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "i16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret15"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "equalizer"
      Ports		      [10, 10]
      Position		      [240, 14, 290, 216]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Coeff bit width:|Coeff binary point:|Output bit wid"
      "th:|Output binary point:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;coeff_bit_width=@3;coeff_bin_point=@4;out_bit_width=@5;out_"
      "bin_point=@6;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "18|17|16|8|4|3"
      MaskTabNameString	      ",,,,,"
      System {
	Name			"equalizer"
	Location		[1023, 105, 1408, 865]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in0"
	  Position		  [15, 53, 45, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in1"
	  Position		  [15, 123, 45, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in2"
	  Position		  [15, 193, 45, 207]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in3"
	  Position		  [15, 263, 45, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in4"
	  Position		  [15, 333, 45, 347]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in5"
	  Position		  [15, 403, 45, 417]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in6"
	  Position		  [15, 473, 45, 487]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "in7"
	  Position		  [15, 543, 45, 557]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "scale"
	  Position		  [15, 613, 45, 627]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out0"
	  Ports			  [1, 1]
	  Position		  [250, 53, 295, 67]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out1"
	  Ports			  [1, 1]
	  Position		  [250, 123, 295, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out2"
	  Ports			  [1, 1]
	  Position		  [250, 193, 295, 207]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out3"
	  Ports			  [1, 1]
	  Position		  [250, 263, 295, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out4"
	  Ports			  [1, 1]
	  Position		  [250, 333, 295, 347]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out5"
	  Ports			  [1, 1]
	  Position		  [250, 403, 295, 417]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out6"
	  Ports			  [1, 1]
	  Position		  [250, 473, 295, 487]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_out7"
	  Ports			  [1, 1]
	  Position		  [250, 543, 295, 557]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_sync0"
	  Ports			  [1, 1]
	  Position		  [90, 13, 135, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "5"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,ec356abf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-5}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay_sync1"
	  Ports			  [1, 1]
	  Position		  [250, 13, 295, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [8, 1]
	  Position		  [250, 608, 295, 737]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "8"
	  en			  off
	  latency		  "3"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,129,8,1,white,blue,0,f8299635,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0.311111 0"
	  ".555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.364341 0.418605 0.503876 0.589"
	  "147 0.643411 0.643411 0.620155 0.643411 0.643411 0.565891 0.643411 0.589147 0.503876 0.418605 0.364341 0.44186 0.36"
	  "4341 0.364341 0.387597 0.364341 0.364341 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMEN"
	  "T: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-3}',"
	  "'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale0"
	  Ports			  [2, 2]
	  Position		  [90, 48, 135, 97]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale1"
	  Ports			  [2, 2]
	  Position		  [90, 118, 135, 167]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale2"
	  Ports			  [2, 2]
	  Position		  [90, 188, 135, 237]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale3"
	  Ports			  [2, 2]
	  Position		  [90, 258, 135, 307]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale4"
	  Ports			  [2, 2]
	  Position		  [90, 328, 135, 377]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale5"
	  Ports			  [2, 2]
	  Position		  [90, 398, 135, 447]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale6"
	  Ports			  [2, 2]
	  Position		  [90, 468, 135, 517]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "scale7"
	  Ports			  [2, 2]
	  Position		  [90, 538, 135, 587]
	  SourceBlock		  "isi_correlator_lib/scale"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width"
	  in_bin_point		  "in_bin_point"
	  coeff_bit_width	  "coeff_bit_width"
	  coeff_bin_point	  "coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [330, 13, 360, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out0"
	  Position		  [330, 53, 360, 67]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out1"
	  Position		  [330, 123, 360, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out2"
	  Position		  [330, 193, 360, 207]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out3"
	  Position		  [330, 263, 360, 277]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out4"
	  Position		  [330, 333, 360, 347]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out5"
	  Position		  [330, 403, 360, 417]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out6"
	  Position		  [330, 473, 360, 487]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "out7"
	  Position		  [330, 543, 360, 557]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  Position		  [330, 668, 360, 682]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "in0"
	  SrcPort		  1
	  DstBlock		  "scale0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in1"
	  SrcPort		  1
	  DstBlock		  "scale1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in2"
	  SrcPort		  1
	  DstBlock		  "scale2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in3"
	  SrcPort		  1
	  DstBlock		  "scale3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in4"
	  SrcPort		  1
	  DstBlock		  "scale4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in5"
	  SrcPort		  1
	  DstBlock		  "scale5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in6"
	  SrcPort		  1
	  DstBlock		  "scale6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in7"
	  SrcPort		  1
	  DstBlock		  "scale7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale0"
	  SrcPort		  1
	  DstBlock		  "Delay_out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale1"
	  SrcPort		  1
	  DstBlock		  "Delay_out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale2"
	  SrcPort		  1
	  DstBlock		  "Delay_out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale3"
	  SrcPort		  1
	  DstBlock		  "Delay_out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale4"
	  SrcPort		  1
	  DstBlock		  "Delay_out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale5"
	  SrcPort		  1
	  DstBlock		  "Delay_out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale6"
	  SrcPort		  1
	  DstBlock		  "Delay_out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale7"
	  SrcPort		  1
	  DstBlock		  "Delay_out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale7"
	  SrcPort		  2
	  Points		  [15, 0; 0, 150]
	  DstBlock		  "Logical"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "scale6"
	  SrcPort		  2
	  Points		  [25, 0; 0, 205]
	  DstBlock		  "Logical"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "scale5"
	  SrcPort		  2
	  Points		  [35, 0; 0, 260]
	  DstBlock		  "Logical"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "scale4"
	  SrcPort		  2
	  Points		  [45, 0; 0, 315]
	  DstBlock		  "Logical"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "scale3"
	  SrcPort		  2
	  Points		  [55, 0; 0, 370]
	  DstBlock		  "Logical"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "scale2"
	  SrcPort		  2
	  Points		  [65, 0; 0, 425]
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "scale1"
	  SrcPort		  2
	  Points		  [75, 0; 0, 480]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "scale0"
	  SrcPort		  2
	  Points		  [85, 0; 0, 535]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_sync0"
	  SrcPort		  1
	  DstBlock		  "Delay_sync1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_sync1"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay_sync0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  1
	  Points		  [15, 0; 0, -45]
	  Branch {
	    Points		    [0, -70]
	    Branch {
	      Points		      [0, -70]
	      Branch {
		Points			[0, -70]
		Branch {
		  Points		  [0, -70]
		  Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "scale0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "scale1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "scale2"
		    DstPort		    2
		    }
		  }
		  Branch {
		    DstBlock		    "scale3"
		    DstPort		    2
		  }
		}
		Branch {
		  DstBlock		  "scale4"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"scale5"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "scale6"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "scale7"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay_out0"
	  SrcPort		  1
	  DstBlock		  "out0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out1"
	  SrcPort		  1
	  DstBlock		  "out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out2"
	  SrcPort		  1
	  DstBlock		  "out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out3"
	  SrcPort		  1
	  DstBlock		  "out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out4"
	  SrcPort		  1
	  DstBlock		  "out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out5"
	  SrcPort		  1
	  DstBlock		  "out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out6"
	  SrcPort		  1
	  DstBlock		  "out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay_out7"
	  SrcPort		  1
	  DstBlock		  "out7"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "fake_xaui"
      Ports		      [3, 3]
      Position		      [465, 16, 615, 114]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "64"
      System {
	Name			"fake_xaui"
	Location		[855, 739, 1060, 858]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_fifo_in"
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_fifo_in"
	  Position		  [15, 73, 45, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [70, 13, 120, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,0603ebe1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-64}','te"
	  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [70, 43, 120, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,0603ebe1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-64}','te"
	  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [70, 73, 120, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,0603ebe1,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-64}','te"
	  "xmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [145, 13, 175, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_fifo"
	  Position		  [145, 43, 175, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_fifo"
	  Position		  [145, 73, 175, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "valid_fifo"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "data_fifo"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_fifo_in"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_fifo_in"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_hold"
      Ports		      [2, 1]
      Position		      [15, 177, 65, 228]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"pulse_hold"
	Location		[861, 421, 1089, 508]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 18, 45, 32]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 48, 45, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [100, 14, 150, 66]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,52,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1153"
	  "85 0.269231 0.5 0.730769 0.884615 0.884615 0.807692 0.884615 0.884615 0.673077 0.884615 0.730769 0.5 0.269231 0.115"
	  "385 0.326923 0.115385 0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');"
	  "port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "hold"
	  Position		  [180, 33, 210, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "hold"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "resync"
      Ports		      [3, 2]
      Position		      [640, 316, 740, 374]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Buffer depth: (2^?)"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "depth=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4"
      System {
	Name			"resync"
	Location		[107, 861, 723, 1039]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync_ref"
	  Position		  [15, 38, 45, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [15, 98, 45, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [15, 138, 45, 152]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASR0"
	  Ports			  [2, 1]
	  Position		  [490, 16, 540, 69]
	  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
	  SourceType		  "Xilinx Addressable Shift Register Block"
	  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the outp"
	  "ut port.<br><br>Hardware notes: Implemented using SRL16s.  If Virtex-4, Virtex-II or Spartan-3 devices are used, mu"
	  "ltiple SRLC16s are cascaded together."
	  infer_latency		  on
	  depth			  "2^depth"
	  initVector		  "[0]"
	  en			  off
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,470"
	  block_type		  "addrsr"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,53,2,1,white,blue,0,a352fb33,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1320"
	  "75 0.283019 0.509434 0.735849 0.886792 0.886792 0.811321 0.886792 0.886792 0.679245 0.886792 0.735849 0.509434 0.28"
	  "3019 0.132075 0.339623 0.132075 0.132075 0.207547 0.132075 0.132075 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ASR1"
	  Ports			  [2, 1]
	  Position		  [490, 91, 540, 144]
	  SourceBlock		  "xbsIndex_r4/Addressable Shift Register"
	  SourceType		  "Xilinx Addressable Shift Register Block"
	  infoedit		  "Delay of configurable length.  Any element in the delay line can be addressed and driven onto the outp"
	  "ut port.<br><br>Hardware notes: Implemented using SRL16s.  If Virtex-4, Virtex-II or Spartan-3 devices are used, mu"
	  "ltiple SRLC16s are cascaded together."
	  infer_latency		  on
	  depth			  "2^depth"
	  initVector		  "[0]"
	  en			  off
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,470"
	  block_type		  "addrsr"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,53,2,1,white,blue,0,a352fb33,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1320"
	  "75 0.283019 0.509434 0.735849 0.886792 0.886792 0.811321 0.886792 0.886792 0.679245 0.886792 0.735849 0.509434 0.28"
	  "3019 0.132075 0.339623 0.132075 0.132075 0.207547 0.132075 0.132075 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 "
	  "1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_la"
	  "bel('input',1,'d');\ncolor('black');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [2, 1]
	  Position		  [390, 37, 440, 68]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Down"
	  start_count		  "2^depth-1"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "depth"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,936"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,31,2,1,white,blue,0,d605779c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.76 0.62 0.48 0.38 0.52 0.38 0.48 0.62 0.76 0.58 0.54 0.5 0.34 ],[0.096"
	  "7742 0.258065 0.483871 0.709677 0.870968 0.870968 0.806452 0.870968 0.870968 0.645161 0.870968 0.709677 0.483871 0."
	  "258065 0.0967742 0.322581 0.0967742 0.0967742 0.16129 0.0967742 0.0967742 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],["
	  "0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
	  "ort_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter0"
	  Ports			  [1, 1]
	  Position		  [70, 73, 120, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,376"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [315, 83, 365, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,376"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [145, 58, 195, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [240, 64, 290, 116]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,249"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,52,3,1,white,blue,0,b821322c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1153"
	  "85 0.269231 0.5 0.730769 0.884615 0.884615 0.807692 0.884615 0.884615 0.673077 0.884615 0.730769 0.5 0.269231 0.115"
	  "385 0.326923 0.115385 0.115385 0.192308 0.115385 0.115385 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nf"
	  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input"
	  "',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');"
	  "port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [565, 38, 595, 52]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "aligned"
	  Position		  [565, 113, 595, 127]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "ASR1"
	  SrcPort		  1
	  DstBlock		  "aligned"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter0"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [10, 0; 0, 15]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "ASR1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "ASR1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "ASR0"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  Points		  [0, -30]
	  DstBlock		  "Counter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ASR0"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [165, 0]
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	  }
	  Branch {
	    DstBlock		    "Inverter0"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sync_ref"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Counter"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [405, 0; 0, -115]
	  DstBlock		  "ASR0"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "saturate"
      Ports		      [1, 2]
      Position		      [240, 308, 290, 357]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Output bit width:|Output binary point:"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;out_bit_width=@3;out_bin_point=@4;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "34|25|4|3"
      MaskTabNameString	      ",,,"
      System {
	Name			"saturate"
	Location		[843, 693, 1420, 889]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [30, 28, 60, 42]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [290, 80, 335, 140]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at ze"
	  "ro."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,165"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,60,2,1,white,blue,0,97b7e8d2,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0.311111 0"
	  ".555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.2 0.316667 0.5 0.683333 0.8 0."
	  "8 0.75 0.8 0.8 0.633333 0.8 0.683333 0.5 0.316667 0.2 0.366667 0.2 0.2 0.25 0.2 0.2 ],[0.98 0.96 0.92]);\nplot([0 1"
	  " 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	  "'black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon tex"
	  "t');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [115, 28, 160, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,636,521"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,5129c5aa,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black');disp('\\newli"
	  "nez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [455, 143, 500, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.644444 0.511111 0.4 0.555556 0.4 "
	  "0.511111 0.644444 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 "
	  "0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.17241"
	  "4 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfpr"
	  "intf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Max"
	  Ports			  [0, 1]
	  Position		  [15, 93, 60, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "(2^(out_bit_width-1)-1)/(2^(out_bit_width-1))"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "95,381,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,9115a688,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.875');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Max1"
	  Ports			  [0, 1]
	  Position		  [380, 58, 425, 72]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "(2^(out_bit_width-1)-1)/(2^(out_bit_width-1))"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "95,381,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,9115a688,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.875');\nfprintf('','COMMENT: end ic"
	  "on text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Max2"
	  Ports			  [0, 1]
	  Position		  [380, 73, 425, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "0"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "95,381,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon t"
	  "ext');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Min"
	  Ports			  [0, 1]
	  Position		  [15, 123, 60, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "-(2^(out_bit_width - 1) - 1) / 2^(out_bit_width - 1)"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "465,54,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,5fc2cb76,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-0.875');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Min1"
	  Ports			  [0, 1]
	  Position		  [380, 43, 425, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Signed (2's comp)"
	  const			  "-(2^(out_bit_width - 1) - 1) / 2^(out_bit_width - 1)"
	  n_bits		  "out_bit_width"
	  bin_pt		  "out_bin_point"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "465,54,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,0,1,white,blue,0,5fc2cb76,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'-0.875');\nfprintf('','COMMENT: end i"
	  "con text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [455, 13, 500, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,74,5,1,white,blue,3,d6c79293,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466"
	  "667 0.311111 0.555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.256757 0.351351 "
	  "0.5 0.648649 0.743243 0.743243 0.702703 0.743243 0.743243 0.608108 0.743243 0.648649 0.5 0.351351 0.256757 0.391892"
	  " 0.256757 0.256757 0.297297 0.256757 0.256757 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0.142857 0.857143 1 0 ]);\n"
	  "fprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('inpu"
	  "t',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black'"
	  ");port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black');disp('\\bf{}','texmode','"
	  "on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret_Max"
	  Ports			  [1, 1]
	  Position		  [215, 88, 260, 102]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret_Min"
	  Ports			  [1, 1]
	  Position		  [215, 118, 260, 132]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational_Max"
	  Ports			  [2, 1]
	  Position		  [115, 78, 160, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,1572da41,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.644444 0.511111 0.4 0.555556 0.4 "
	  "0.511111 0.644444 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 "
	  "0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.17241"
	  "4 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('"
	  "input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end "
	  "icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational_Min"
	  Ports			  [2, 1]
	  Position		  [115, 108, 160, 137]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,484889fd,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.333333 0.222222 0.377778 0.222222 0.333333 0.511111 0.555556 0.6 0.777778 0.644444 0.511111 0.4 0.555556 0.4 "
	  "0.511111 0.644444 0.777778 0.6 0.555556 0.511111 0.333333 ],[0.103448 0.275862 0.517241 0.758621 0.931034 0.931034 "
	  "0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.275862 0.103448 0.310345 0.103448 0.103448 0.17241"
	  "4 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('"
	  "input',2,'b');\ncolor('black');disp('\\newline\\bf{a<b}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end "
	  "icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [525, 43, 555, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  Position		  [525, 153, 555, 167]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Relational_Max"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 55]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Reinterpret_Max"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Relational_Min"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Logical"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Reinterpret_Min"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [15, 0; 0, -90]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [20, 0]
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Relational_Min"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Relational_Max"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Convert"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Max"
	  SrcPort		  1
	  DstBlock		  "Relational_Max"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Min"
	  SrcPort		  1
	  DstBlock		  "Relational_Min"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Min1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Max1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret_Min"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret_Max"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Max2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "scale"
      Ports		      [2, 2]
      Position		      [240, 238, 290, 287]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Input bit width:|Input binary point:|Coeff bit width:|Coeff binary point:|Output bit wid"
      "th:|Output binary point:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,"
      MaskVariables	      "in_bit_width=@1;in_bin_point=@2;coeff_bit_width=@3;coeff_bin_point=@4;out_bit_width=@5;out_"
      "bin_point=@6;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|7|16|8|5|4"
      MaskTabNameString	      ",,,,,"
      System {
	Name			"scale"
	Location		[843, 906, 1416, 1061]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [15, 23, 45, 37]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "scale"
	  Position		  [15, 93, 45, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [445, 98, 495, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\ne"
	  "wlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult_imag"
	  Ports			  [2, 1]
	  Position		  [260, 78, 310, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeli"
	  "ne for maximum performance'."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,433"
	  block_type		  "mult"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,42380145,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('"
	  "black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult_real"
	  Ports			  [2, 1]
	  Position		  [260, 13, 310, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mult"
	  SourceType		  "Xilinx Multiplier Block"
	  infoedit		  "Hardware notes: To use the internal pipeline stage of the dedicated multiplier you must select 'Pipeli"
	  "ne for maximum performance'."
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "3"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  opt			  "Speed"
	  use_embedded		  on
	  optimum_pipeline	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  pipeline		  "on"
	  use_rpm		  "on"
	  placement_style	  "Triangular"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,778"
	  block_type		  "mult"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,29,2,1,white,blue,0,42380145,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.24 0.38 0.24 0.34 0.5 0.54 0.58 0.74 0.62 0.5 0.4 0.54 0.4 0.5 0.62 0.74 0.58 0.54 0.5 0.34 ],[0.103448 "
	  "0.275862 0.517241 0.758621 0.931034 0.931034 0.862069 0.931034 0.931034 0.724138 0.931034 0.758621 0.517241 0.27586"
	  "2 0.103448 0.310345 0.103448 0.103448 0.172414 0.103448 0.103448 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');\ncolor('"
	  "black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret0"
	  Ports			  [1, 1]
	  Position		  [75, 23, 125, 37]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [155, 93, 205, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothing.<br>"
	  "<br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigne"
	  "d with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
	  " in binary)."
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "coeff_bin_point"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,489,477"
	  block_type		  "reinterpret"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [75, 93, 125, 107]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "coeff_bit_width"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [155, 13, 205, 42]
	  AttributesFormatString  "_ r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "casper_library/Misc/c_to_ri"
	  SourceType		  "c_to_ri"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_bits		  "in_bit_width"
	  bin_pt		  "in_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [445, 38, 495, 67]
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "casper_library/Misc/ri_to_c"
	  SourceType		  "ri_to_c"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "saturate_imag"
	  Ports			  [1, 2]
	  Position		  [340, 78, 390, 107]
	  SourceBlock		  "isi_correlator_lib/saturate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width + coeff_bit_width"
	  in_bin_point		  "in_bin_point + coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "saturate_real"
	  Ports			  [1, 2]
	  Position		  [340, 13, 390, 42]
	  SourceBlock		  "isi_correlator_lib/saturate"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  in_bit_width		  "in_bit_width + coeff_bit_width"
	  in_bin_point		  "in_bin_point + coeff_bin_point"
	  out_bit_width		  "out_bit_width"
	  out_bin_point		  "out_bin_point"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [525, 48, 555, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "clip"
	  Position		  [525, 108, 555, 122]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  2
	  Points		  [10, 0; 0, 50]
	  DstBlock		  "Mult_imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "clip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Mult_real"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Mult_imag"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "scale"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c_to_ri"
	  SrcPort		  1
	  DstBlock		  "Mult_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ri_to_c"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult_real"
	  SrcPort		  1
	  DstBlock		  "saturate_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult_imag"
	  SrcPort		  1
	  DstBlock		  "saturate_imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "saturate_real"
	  SrcPort		  1
	  Points		  [30, 0; 0, 25]
	  DstBlock		  "ri_to_c"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "saturate_imag"
	  SrcPort		  1
	  Points		  [30, 0; 0, -25]
	  DstBlock		  "ri_to_c"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "saturate_real"
	  SrcPort		  2
	  Points		  [15, 0; 0, 70]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "saturate_imag"
	  SrcPort		  2
	  Points		  [5, 0; 0, 20]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Reinterpret0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret0"
	  SrcPort		  1
	  DstBlock		  "c_to_ri"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "shuffle"
      Ports		      [6, 5]
      Position		      [390, 14, 440, 221]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3"
      System {
	Name			"shuffle"
	Location		[1172, 434, 1537, 932]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "A"
	  Position		  [15, 73, 45, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "B"
	  Position		  [15, 93, 45, 107]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "C"
	  Position		  [15, 113, 45, 127]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid"
	  Position		  [15, 423, 45, 437]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "id"
	  Position		  [15, 463, 45, 477]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant0"
	  Ports			  [0, 1]
	  Position		  [15, 133, 45, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [15, 258, 45, 272]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [15, 383, 45, 397]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "30,14,0,1,white,blue,0,bf4ddd8b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.366667 0.3 0.4 0.3 0.366667 0.5 0.533333 0.566667 0.7 0.6 0.5 0.433333 0.533333 0.433333 0.5 0.6 0.7 0.566667"
	  " 0.533333 0.5 0.366667 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.85"
	  "7143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplo"
	  "t([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
	  "color('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [155, 463, 205, 477]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreter Block"
	  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between s"
	  "igned and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><P>"
	  "Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned wi"
	  "th 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000 in "
	  "binary)."
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,336,312"
	  block_type		  "reinterpret"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6b04d0b0,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('reinterpret'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [75, 463, 125, 477]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "2"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_X"
	  Ports			  [5, 1]
	  Position		  [235, 47, 285, 153]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Y"
	  Ports			  [5, 1]
	  Position		  [235, 172, 285, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "mux_Z"
	  Ports			  [5, 1]
	  Position		  [235, 297, 285, 403]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "4"
	  en			  off
	  latency		  "latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,303"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,106,5,1,white,blue,3,641f70b6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 "
	  "0.22 ],[0.311321 0.386792 0.5 0.613208 0.688679 0.688679 0.650943 0.688679 0.688679 0.584906 0.688679 0.613208 0.5 "
	  "0.386792 0.311321 0.415094 0.311321 0.311321 0.349057 0.311321 0.311321 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 "
	  "0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	  "r('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('inp"
	  "ut',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('black');port_label('input',5,'d3');\ncolor('black'"
	  ");disp('\\bf{  z^{-3}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [235, 13, 285, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "valid_delay"
	  Ports			  [1, 1]
	  Position		  [235, 423, 285, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,83e6bb61,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-3}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [315, 13, 345, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  Position		  [315, 93, 345, 107]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  Position		  [315, 218, 345, 232]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  Position		  [315, 343, 345, 357]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [315, 423, 345, 437]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "mux_Z"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "mux_Y"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Constant0"
	  SrcPort		  1
	  DstBlock		  "mux_X"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "mux_X"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_Y"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 165]
	      DstBlock		      "mux_Y"
	      DstPort		      4
	    }
	  }
	  Branch {
	    Points		    [0, 270]
	    DstBlock		    "mux_Z"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [90, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      3
	    }
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "mux_Y"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 270]
	    DstBlock		    "mux_Z"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "C"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      DstBlock		      "mux_X"
	      DstPort		      4
	    }
	    Branch {
	      Points		      [0, 105]
	      DstBlock		      "mux_Y"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, 210]
	    DstBlock		    "mux_Z"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "id"
	  SrcPort		  1
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mux_Z"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  Points		  [5, 0; 0, -160]
	  Branch {
	    Points		    [0, -125]
	    Branch {
	      Points		      [0, -125]
	      DstBlock		      "mux_X"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "mux_Y"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "mux_Z"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid"
	  SrcPort		  1
	  DstBlock		  "valid_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "valid_delay"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_gen2"
      Ports		      [1, 1]
      Position		      [15, 15, 65, 65]
      AttributesFormatString  "sync_period=8"
      UserDataPersistent      on
      UserData		      "DataTag4"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "sync_gen2"
      MaskDescription	      "This block generates a sync pulse of an appropriate period based on the specified mask pa"
      "rameters."
      MaskPromptString	      "This design uses a PFB FIR.|Number of taps in PFB FIR:|This design uses an FFT.|Size of "
      "FFT: (2^?)|Number of FFT inputs: (2^?)|Order of FFT reorders: (vector)|This design uses a corner turner.|Type of"
      " reorder operation:|This design uses a vector accumulator.|Length of accumulations: (2^?)|Scale the minimum peri"
      "od by an arbitrary amount.|Scale factor:"
      MaskStyleString	      "checkbox,edit,checkbox,edit,edit,edit,checkbox,popup(Double-buffered|In-place),checkbox,e"
      "dit,checkbox,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "thisVariable = 'using_pfb_fir';\naffectedVars = {'pfb_fir_taps'};\n\nthisBlock = gcb();"
      "\nthisVarState = get_param(thisBlock, thisVariable);\nmaskNames = get_param(thisBlock, 'MaskNames');\nmaskEnable"
      "s = get_param(thisBlock, 'MaskEnables');\n\nfor varName = affectedVars\n    varIndex = find(ismember(maskNames, "
      "varName));\n    maskEnables{varIndex} = thisVarState;\nend\n\nset_param(thisBlock, 'MaskEnables', maskEnables);|"
      "|thisVariable = 'using_fft';\naffectedVars = {'fft_size', 'fft_inputs', 'fft_orders'};\n\nthisBlock = gcb();\nth"
      "isVarState = get_param(thisBlock, thisVariable);\nmaskNames = get_param(thisBlock, 'MaskNames');\nmaskEnables = "
      "get_param(thisBlock, 'MaskEnables');\n\nfor varName = affectedVars\n    varIndex = find(ismember(maskNames, varN"
      "ame));\n    maskEnables{varIndex} = thisVarState;\nend\n\nset_param(thisBlock, 'MaskEnables', maskEnables);||||t"
      "hisVariable = 'using_ct';\naffectedVars = {'ct_type'};\n\nthisBlock = gcb();\nthisVarState = get_param(thisBlock"
      ", thisVariable);\nmaskNames = get_param(thisBlock, 'MaskNames');\nmaskEnables = get_param(thisBlock, 'MaskEnable"
      "s');\n\nfor varName = affectedVars\n    varIndex = find(ismember(maskNames, varName));\n    maskEnables{varIndex"
      "} = thisVarState;\nend\n\nset_param(thisBlock, 'MaskEnables', maskEnables);||thisVariable = 'using_vacc';\naffec"
      "tedVars = {'vacc_length'};\n\nthisBlock = gcb();\nthisVarState = get_param(thisBlock, thisVariable);\nmaskNames "
      "= get_param(thisBlock, 'MaskNames');\nmaskEnables = get_param(thisBlock, 'MaskEnables');\n\nfor varName = affect"
      "edVars\n    varIndex = find(ismember(maskNames, varName));\n    maskEnables{varIndex} = thisVarState;\nend\n\nse"
      "t_param(thisBlock, 'MaskEnables', maskEnables);||thisVariable = 'using_scale_factor';\naffectedVars = {'scale_fa"
      "ctor'};\n\nthisBlock = gcb();\nthisVarState = get_param(thisBlock, thisVariable);\nmaskNames = get_param(thisBlo"
      "ck, 'MaskNames');\nmaskEnables = get_param(thisBlock, 'MaskEnables');\n\nfor varName = affectedVars\n    varInde"
      "x = find(ismember(maskNames, varName));\n    maskEnables{varIndex} = thisVarState;\nend\n\nset_param(thisBlock, "
      "'MaskEnables', maskEnables);|"
      MaskEnableString	      "on,off,on,on,on,on,on,off,on,off,on,off"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,"
      MaskVariables	      "using_pfb_fir=@1;pfb_fir_taps=@2;using_fft=@3;fft_size=@4;fft_inputs=@5;fft_orders=@6;using"
      "_ct=@7;ct_type=@8;using_vacc=@9;vacc_length=@10;using_scale_factor=@11;scale_factor=@12;"
      MaskInitialization      "sync_gen2_init(gcb, ...\n    'using_pfb_fir', using_pfb_fir, ...\n    'pfb_fir_taps', p"
      "fb_fir_taps, ...\n    'using_fft', using_fft, ...\n    'fft_size', fft_size, ...\n    'fft_inputs', fft_inputs, "
      "...\n    'fft_orders', fft_orders, ...\n    'using_ct', using_ct, ...\n    'ct_type', ct_type, ...\n    'using_v"
      "acc', using_vacc, ...\n    'vacc_length', vacc_length, ...\n    'using_scale_factor', using_scale_factor, ...\n "
      "   'scale_factor', scale_factor);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "off|1|on|7|4|1|off|Double-buffered|off|0|off|1"
      MaskTabNameString	      ",,,,,,,,,,,"
      System {
	Name			"sync_gen2"
	Location		[1203, 512, 1662, 805]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 253, 45, 267]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [95, 197, 145, 248]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,344"
	  block_type		  "addsub"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,57a258cf,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
	  "l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','t"
	  "exmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From25"
	  Position		  [15, 203, 75, 217]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "period"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [340, 58, 400, 72]
	  ShowName		  off
	  GotoTag		  "period"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [255, 207, 305, 258]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,261"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,fc354646,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [285, 13, 310, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "14"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,104,3,1,white,blue,3,eb98d690,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0.142857 0.857143 1 ],[0.77 0.8"
	  "2 0.91]);\npatch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52"
	  " 0.24 ],[0.403846 0.442308 0.5 0.557692 0.596154 0.596154 0.576923 0.596154 0.596154 0.538462 0.586538 0.548077 0.5"
	  " 0.451923 0.413462 0.461538 0.403846 0.403846 0.423077 0.403846 0.403846 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0"
	  " 0.142857 0.857143 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
	  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('in"
	  "put',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [175, 177, 225, 228]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>=b"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,51,2,1,white,blue,0,e163381b,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1176"
	  "47 0.27451 0.509804 0.745098 0.901961 0.901961 0.823529 0.901961 0.901961 0.686275 0.901961 0.745098 0.509804 0.274"
	  "51 0.117647 0.333333 0.117647 0.117647 0.196078 0.117647 0.117647 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
	  "l('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newlinez^{-"
	  "1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "calculated_period"
	  Ports			  [0, 1]
	  Position		  [205, 58, 255, 72]
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "8"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,7a8c02d8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'8');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "counter"
	  Ports			  [1, 1]
	  Position		  [95, 173, 145, 187]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,619"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,c59595e6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "default_period"
	  Position		  [15, 85, 45, 115]
	  ShowName		  off
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "default_select"
	  Position		  [15, 15, 45, 45]
	  ShowName		  off
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [75, 85, 175, 115]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "isi_correlator_lib_sync_gen2_period_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period_offset"
	  Ports			  [0, 1]
	  Position		  [15, 228, 65, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "3"
	  n_bits		  "32"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,400,346"
	  block_type		  "constant"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,0,1,white,blue,0,279a71c8,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'3');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [335, 228, 385, 242]
	  SourceBlock		  "casper_library/Misc/posedge"
	  SourceType		  "posedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Reference
	  Name			  "select"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [75, 15, 175, 45]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "isi_correlator_lib_sync_gen2_select_user_data_out"
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_select"
	  Ports			  [1, 1]
	  Position		  [205, 23, 255, 37]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware "
	  "notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,449,376"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [415, 228, 445, 242]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [190, 0]
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -80; -235, 0]
	    DstBlock		    "counter"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "posedge"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "counter"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "period_offset"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From25"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "default_select"
	  SrcPort		  1
	  DstBlock		  "select"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "select"
	  SrcPort		  1
	  DstBlock		  "slice_select"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "default_period"
	  SrcPort		  1
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_select"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "calculated_period"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Goto"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "synced_cntr"
      Ports		      [1, 1]
      Position		      [15, 253, 65, 267]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Counter bitwidth:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "bitwidth=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2"
      System {
	Name			"synced_cntr"
	Location		[1144, 584, 1641, 659]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 23, 45, 37]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [1, 1]
	  Position		  [220, 33, 270, 47]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is"
	  " implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "bitwidth"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,936"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,c59595e6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
	  ",1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [70, 38, 120, 52]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,267846e5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfpri"
	  "ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [145, 24, 195, 51]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "11.3"
	  sg_icon_stat		  "50,27,2,1,white,blue,0,0a851f85,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.34 0.26 0.38 0.26 0.34 0.48 0.52 0.56 0.72 0.6 0.48 0.4 0.52 0.4 0.48 0.6 0.72 0.56 0.52 0.48 0.34 ],[0.11111"
	  "1 0.259259 0.481481 0.703704 0.851852 0.851852 0.777778 0.851852 0.851852 0.62963 0.851852 0.703704 0.481481 0.2592"
	  "59 0.111111 0.333333 0.111111 0.111111 0.185185 0.111111 0.111111 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 "
	  "0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\n"
	  "ewlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [295, 33, 345, 47]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type "
	  "is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardwar"
	  "e notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,631,621"
	  block_type		  "slice"
	  block_version		  "10.1.1"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,1fd851a7,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output"
	  "',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "negedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [370, 33, 420, 47]
	  SourceBlock		  "casper_library/Misc/negedge"
	  SourceType		  "negedge"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cnt"
	  Position		  [445, 13, 475, 27]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  Points		  [5, 0; 0, 25; -375, 0]
	  DstBlock		  "Inverter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Counter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "negedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Slice"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "cnt"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "unclump"
      Ports		      [4, 10]
      Position		      [765, 15, 815, 235]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Latency:"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "latency=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1"
      System {
	Name			"unclump"
	Location		[810, 677, 1158, 995]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "X"
	  Position		  [15, 83, 45, 97]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Y"
	  Position		  [15, 173, 45, 187]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Z"
	  Position		  [15, 263, 45, 277]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "decompressX"
	  Ports			  [2, 3]
	  Position		  [220, 44, 270, 106]
	  SourceBlock		  "isi_correlator_lib/decompress"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "decompressY"
	  Ports			  [2, 3]
	  Position		  [220, 134, 270, 196]
	  SourceBlock		  "isi_correlator_lib/decompress"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "decompressZ"
	  Ports			  [2, 3]
	  Position		  [220, 224, 270, 286]
	  SourceBlock		  "isi_correlator_lib/decompress"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  latency		  "latency"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [220, 13, 270, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay1"
	  Ports			  [1, 1]
	  Position		  [70, 13, 120, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "synced_cntr"
	  Ports			  [1, 1]
	  Position		  [145, 28, 195, 42]
	  SourceBlock		  "isi_correlator_lib/synced_cntr"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitwidth		  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [295, 13, 325, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XA"
	  Position		  [295, 48, 325, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XB"
	  Position		  [295, 68, 325, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "XC"
	  Position		  [295, 88, 325, 102]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YA"
	  Position		  [295, 138, 325, 152]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YB"
	  Position		  [295, 158, 325, 172]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "YC"
	  Position		  [295, 178, 325, 192]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZA"
	  Position		  [295, 228, 325, 242]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZB"
	  Position		  [295, 248, 325, 262]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ZC"
	  Position		  [295, 268, 325, 282]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sync_delay1"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "synced_cntr"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Z"
	  SrcPort		  1
	  DstBlock		  "decompressZ"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Y"
	  SrcPort		  1
	  DstBlock		  "decompressY"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "X"
	  SrcPort		  1
	  DstBlock		  "decompressX"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "decompressX"
	  SrcPort		  1
	  DstBlock		  "XA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressX"
	  SrcPort		  2
	  DstBlock		  "XB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressX"
	  SrcPort		  3
	  DstBlock		  "XC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressY"
	  SrcPort		  1
	  DstBlock		  "YA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressY"
	  SrcPort		  2
	  DstBlock		  "YB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressY"
	  SrcPort		  3
	  DstBlock		  "YC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressZ"
	  SrcPort		  1
	  DstBlock		  "ZA"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressZ"
	  SrcPort		  2
	  DstBlock		  "ZB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "decompressZ"
	  SrcPort		  3
	  DstBlock		  "ZC"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  DstBlock		  "sync_delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "synced_cntr"
	  SrcPort		  1
	  Points		  [0, 25]
	  Branch {
	    DstBlock		    "decompressX"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 90]
	    Branch {
	      Points		      [0, 90]
	      DstBlock		      "decompressZ"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "decompressY"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "vacc"
      Ports		      [10, 11]
      Position		      [915, 14, 1015, 236]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Vector length:|Output bit width:|Output binary point:|Logic delay:"
      MaskStyleString	      "edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "vector_length=@1;out_bit_width=@2;out_bin_point=@3;and_delay=@4;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|27|4|2"
      MaskTabNameString	      ",,,"
      System {
	Name			"vacc"
	Location		[210, 214, 563, 903]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XX_r"
	  Position		  [15, 68, 45, 82]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YY_r"
	  Position		  [15, 123, 45, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZZ_r"
	  Position		  [15, 178, 45, 192]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XY_r"
	  Position		  [15, 233, 45, 247]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_XY_i"
	  Position		  [15, 288, 45, 302]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YZ_r"
	  Position		  [15, 343, 45, 357]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_YZ_i"
	  Position		  [15, 398, 45, 412]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZX_r"
	  Position		  [15, 453, 45, 467]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "din_ZX_i"
	  Position		  [15, 508, 45, 522]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [9, 1]
	  Position		  [230, 543, 275, 677]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "9"
	  en			  off
	  latency		  "and_delay"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,134,9,1,white,blue,0,a8bf9689,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.311111 0.0666667 0.222222 0.488889 0.555556 0.622222 0.911111 0.688889 0.466667 0.311111 0"
	  ".555556 0.311111 0.466667 0.688889 0.911111 0.622222 0.555556 0.488889 0.222222 ],[0.365672 0.41791 0.5 0.58209 0.6"
	  "34328 0.634328 0.61194 0.634328 0.634328 0.559701 0.634328 0.58209 0.5 0.41791 0.365672 0.440299 0.365672 0.365672 "
	  "0.38806 0.365672 0.365672 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon gra"
	  "phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-2}','texmode','on'"
	  ");\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay1"
	  Ports			  [1, 1]
	  Position		  [230, 13, 275, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay10"
	  Ports			  [1, 1]
	  Position		  [230, 488, 275, 502]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay2"
	  Ports			  [1, 1]
	  Position		  [230, 48, 275, 62]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay3"
	  Ports			  [1, 1]
	  Position		  [230, 103, 275, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay4"
	  Ports			  [1, 1]
	  Position		  [230, 158, 275, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay5"
	  Ports			  [1, 1]
	  Position		  [230, 213, 275, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay6"
	  Ports			  [1, 1]
	  Position		  [230, 268, 275, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay7"
	  Ports			  [1, 1]
	  Position		  [230, 323, 275, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay8"
	  Ports			  [1, 1]
	  Position		  [230, 378, 275, 392]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay9"
	  Ports			  [1, 1]
	  Position		  [230, 433, 275, 447]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "and_delay"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [100, 13, 145, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,255"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,14,1,1,white,blue,0,85ce9542,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.4 0.355556 0.422222 0.355556 0.4 0.488889 0.511111 0.533333 0.622222 0.555556 0.488889 0.444444 0.511111 0.44"
	  "4444 0.488889 0.555556 0.622222 0.533333 0.511111 0.488889 0.4 ],[0.142857 0.285714 0.5 0.714286 0.857143 0.857143 "
	  "0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.142857 0.357143 0.142857 0.142857 0.214286 0.1"
	  "42857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end ico"
	  "n text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XX_r"
	  Ports			  [2, 2]
	  Position		  [75, 47, 165, 83]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XY_i"
	  Ports			  [2, 2]
	  Position		  [75, 267, 165, 303]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_XY_r"
	  Ports			  [2, 2]
	  Position		  [75, 212, 165, 248]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YY_r"
	  Ports			  [2, 2]
	  Position		  [75, 102, 165, 138]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YZ_i"
	  Ports			  [2, 2]
	  Position		  [75, 377, 165, 413]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_YZ_r"
	  Ports			  [2, 2]
	  Position		  [75, 322, 165, 358]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZX_i"
	  Ports			  [2, 2]
	  Position		  [75, 487, 165, 523]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZX_r"
	  Ports			  [2, 2]
	  Position		  [75, 432, 165, 468]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Reference
	  Name			  "vacc_ZZ_r"
	  Ports			  [2, 2]
	  Position		  [75, 157, 165, 193]
	  SourceBlock		  "casper_library/Accumulators/simple_bram_vacc"
	  SourceType		  "simple_vacc"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  n_chans		  "vector_length"
	  n_bits		  "out_bit_width"
	  bin_pos		  "out_bin_point"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [300, 13, 330, 27]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_XX_r"
	  Position		  [300, 48, 330, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_YY_r"
	  Position		  [300, 103, 330, 117]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_ZZ_r"
	  Position		  [300, 158, 330, 172]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_XY_r"
	  Position		  [300, 213, 330, 227]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_XY_i"
	  Position		  [300, 268, 330, 282]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_YZ_r"
	  Position		  [300, 323, 330, 337]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_YZ_i"
	  Position		  [300, 378, 330, 392]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_ZX_r"
	  Position		  [300, 433, 330, 447]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout_ZX_i"
	  Position		  [300, 488, 330, 502]
	  Port			  "10"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [300, 603, 330, 617]
	  Port			  "11"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 35]
	    Branch {
	      Points		      [0, 55]
	      Branch {
		Points			[0, 55]
		Branch {
		  Points		  [0, 55]
		  Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "vacc_ZX_i"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "vacc_ZX_r"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "vacc_YZ_i"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "vacc_YZ_r"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "vacc_XY_i"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "vacc_XY_r"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "vacc_ZZ_r"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"vacc_YY_r"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "vacc_XX_r"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "sync_delay"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "din_XX_r"
	  SrcPort		  1
	  DstBlock		  "vacc_XX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YY_r"
	  SrcPort		  1
	  DstBlock		  "vacc_YY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_ZZ_r"
	  SrcPort		  1
	  DstBlock		  "vacc_ZZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XY_r"
	  SrcPort		  1
	  DstBlock		  "vacc_XY_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_XY_i"
	  SrcPort		  1
	  DstBlock		  "vacc_XY_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YZ_r"
	  SrcPort		  1
	  DstBlock		  "vacc_YZ_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_YZ_i"
	  SrcPort		  1
	  DstBlock		  "vacc_YZ_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_ZX_r"
	  SrcPort		  1
	  DstBlock		  "vacc_ZX_r"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din_ZX_i"
	  SrcPort		  1
	  DstBlock		  "vacc_ZX_i"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_XX_r"
	  SrcPort		  1
	  DstBlock		  "delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YY_r"
	  SrcPort		  1
	  DstBlock		  "delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZZ_r"
	  SrcPort		  1
	  DstBlock		  "delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XY_r"
	  SrcPort		  1
	  DstBlock		  "delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XY_i"
	  SrcPort		  1
	  DstBlock		  "delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YZ_r"
	  SrcPort		  1
	  DstBlock		  "delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YZ_i"
	  SrcPort		  1
	  DstBlock		  "delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZX_r"
	  SrcPort		  1
	  DstBlock		  "delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_ZX_i"
	  SrcPort		  1
	  DstBlock		  "delay10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_XX_r"
	  SrcPort		  2
	  Points		  [45, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "vacc_YY_r"
	  SrcPort		  2
	  Points		  [40, 0; 0, 435]
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "vacc_ZZ_r"
	  SrcPort		  2
	  Points		  [35, 0; 0, 395]
	  DstBlock		  "Logical"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "vacc_XY_r"
	  SrcPort		  2
	  Points		  [30, 0; 0, 355]
	  DstBlock		  "Logical"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "vacc_XY_i"
	  SrcPort		  2
	  Points		  [25, 0; 0, 315]
	  DstBlock		  "Logical"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "vacc_YZ_r"
	  SrcPort		  2
	  Points		  [20, 0; 0, 275]
	  DstBlock		  "Logical"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "vacc_YZ_i"
	  SrcPort		  2
	  Points		  [15, 0; 0, 235]
	  DstBlock		  "Logical"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "vacc_ZX_r"
	  SrcPort		  2
	  Points		  [10, 0; 0, 195]
	  DstBlock		  "Logical"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "vacc_ZX_i"
	  SrcPort		  2
	  Points		  [5, 0; 0, 155]
	  DstBlock		  "Logical"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_delay"
	  SrcPort		  1
	  DstBlock		  "delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay1"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay2"
	  SrcPort		  1
	  DstBlock		  "dout_XX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay3"
	  SrcPort		  1
	  DstBlock		  "dout_YY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay4"
	  SrcPort		  1
	  DstBlock		  "dout_ZZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay5"
	  SrcPort		  1
	  DstBlock		  "dout_XY_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay6"
	  SrcPort		  1
	  DstBlock		  "dout_XY_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay7"
	  SrcPort		  1
	  DstBlock		  "dout_YZ_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay8"
	  SrcPort		  1
	  DstBlock		  "dout_YZ_i"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay9"
	  SrcPort		  1
	  DstBlock		  "dout_ZX_r"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay10"
	  SrcPort		  1
	  DstBlock		  "dout_ZX_i"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "xaui_resync"
      Ports		      [9, 5]
      Position		      [640, 15, 740, 295]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "link_demux"
      MaskDescription	      "Demuxes three data streams from five links (one loopback and four xaui). Realigns the str"
      "eams, and reconstructs a corresponding sync pulse."
      MaskPromptString	      "Buffer depth: (2^n)|Logic latency:"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "buffer_depth=@1;logic_latency=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "8|1"
      MaskTabNameString	      ","
      System {
	Name			"xaui_resync"
	Location		[562, 441, 1101, 915]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "syncX"
	  Position		  [15, 13, 45, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataX"
	  Position		  [15, 43, 45, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "validX"
	  Position		  [15, 73, 45, 87]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "syncY"
	  Position		  [15, 148, 45, 162]
	  NamePlacement		  "alternate"
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataY"
	  Position		  [15, 168, 45, 182]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "validY"
	  Position		  [15, 208, 45, 222]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "syncZ"
	  Position		  [15, 283, 45, 297]
	  NamePlacement		  "alternate"
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dataZ"
	  Position		  [15, 303, 45, 317]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "validZ"
	  Position		  [15, 343, 45, 357]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay0"
	  Ports			  [1, 1]
	  Position		  [415, 13, 465, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "logic_latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [415, 43, 465, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "logic_latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [415, 133, 465, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "logic_latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [415, 268, 465, 282]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "logic_latency"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,07b98262,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','tex"
	  "mode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [330, 383, 390, 397]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alignedY"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [330, 398, 390, 412]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "alignedZ"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [330, 13, 390, 27]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "syncX"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [330, 413, 390, 427]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "validX"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [330, 428, 390, 442]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "validY"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [330, 443, 390, 457]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "validZ"
	}
	Block {
	  BlockType		  From
	  Name			  "From54"
	  Position		  [330, 43, 390, 57]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dataX"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [330, 133, 390, 147]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dataY"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [330, 268, 390, 282]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dataZ"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [220, 208, 280, 222]
	  ShowName		  off
	  GotoTag		  "validY"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [220, 343, 280, 357]
	  ShowName		  off
	  GotoTag		  "validZ"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto16"
	  Position		  [220, 133, 280, 147]
	  ShowName		  off
	  GotoTag		  "dataY"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto18"
	  Position		  [220, 268, 280, 282]
	  ShowName		  off
	  GotoTag		  "dataZ"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto21"
	  Position		  [220, 43, 280, 57]
	  ShowName		  off
	  GotoTag		  "dataX"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto22"
	  Position		  [220, 163, 280, 177]
	  ShowName		  off
	  GotoTag		  "alignedY"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto23"
	  Position		  [220, 298, 280, 312]
	  ShowName		  off
	  GotoTag		  "alignedZ"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto26"
	  Position		  [220, 73, 280, 87]
	  ShowName		  off
	  GotoTag		  "validX"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [220, 13, 280, 27]
	  ShowName		  off
	  GotoTag		  "syncX"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [5, 1]
	  Position		  [415, 383, 465, 457]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "5"
	  en			  off
	  latency		  "logic_latency"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,357"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,74,5,1,white,blue,0,a1ade2f6,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.2297"
	  "3 0.337838 0.5 0.662162 0.77027 0.77027 0.716216 0.77027 0.77027 0.621622 0.77027 0.662162 0.5 0.337838 0.22973 0.3"
	  "78378 0.22973 0.22973 0.283784 0.22973 0.22973 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez"
	  "^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_data"
	  Ports			  [1, 1]
	  Position		  [120, 43, 170, 57]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6bb11d99,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-256}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_sync"
	  Ports			  [1, 1]
	  Position		  [120, 13, 170, 27]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6bb11d99,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-256}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_validX"
	  Ports			  [1, 1]
	  Position		  [120, 73, 170, 87]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6bb11d99,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-256}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_validY"
	  Ports			  [1, 1]
	  Position		  [120, 208, 170, 222]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6bb11d99,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-256}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_validZ"
	  Ports			  [1, 1]
	  Position		  [120, 343, 170, 357]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "2^buffer_depth"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,543,392"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,14,1,1,white,blue,0,6bb11d99,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.42 0.38 0.44 0.38 0.42 0.5 0.52 0.54 0.62 0.56 0.5 0.46 0.52 0.46 0.5 0.56 0.62 0.54 0.52 0.5 0.42 ],[0.14285"
	  "7 0.285714 0.5 0.714286 0.857143 0.857143 0.785714 0.857143 0.857143 0.642857 0.857143 0.714286 0.5 0.285714 0.1428"
	  "57 0.357143 0.142857 0.142857 0.214286 0.142857 0.142857 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfp"
	  "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-256}','t"
	  "exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "resyncY"
	  Ports			  [3, 2]
	  Position		  [95, 126, 195, 184]
	  SourceBlock		  "isi_correlator_lib/resync"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  depth			  "buffer_depth"
	}
	Block {
	  BlockType		  Reference
	  Name			  "resyncZ"
	  Ports			  [3, 2]
	  Position		  [95, 261, 195, 319]
	  SourceBlock		  "isi_correlator_lib/resync"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  depth			  "buffer_depth"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [490, 13, 520, 27]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "X"
	  Position		  [490, 43, 520, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  Position		  [490, 133, 520, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Z"
	  Position		  [490, 268, 520, 282]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  Position		  [490, 413, 520, 427]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "From54"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "X"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "syncY"
	  SrcPort		  1
	  DstBlock		  "resyncY"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dataY"
	  SrcPort		  1
	  DstBlock		  "resyncY"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "syncZ"
	  SrcPort		  1
	  DstBlock		  "resyncZ"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "dataZ"
	  SrcPort		  1
	  DstBlock		  "resyncZ"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "syncX"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, 115]
	    Branch {
	      DstBlock		      "resyncY"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 135]
	      DstBlock		      "resyncZ"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "delay_sync"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "dataX"
	  SrcPort		  1
	  DstBlock		  "delay_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "validX"
	  SrcPort		  1
	  DstBlock		  "delay_validX"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_data"
	  SrcPort		  1
	  DstBlock		  "Goto21"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_sync"
	  SrcPort		  1
	  DstBlock		  "Goto7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_validX"
	  SrcPort		  1
	  DstBlock		  "Goto26"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Delay0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay0"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncY"
	  SrcPort		  1
	  DstBlock		  "Goto16"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncY"
	  SrcPort		  2
	  DstBlock		  "Goto22"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncZ"
	  SrcPort		  1
	  DstBlock		  "Goto18"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "resyncZ"
	  SrcPort		  2
	  DstBlock		  "Goto23"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_validY"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay_validZ"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "validY"
	  SrcPort		  1
	  DstBlock		  "delay_validY"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "validZ"
	  SrcPort		  1
	  DstBlock		  "delay_validZ"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Z"
	  DstPort		  1
	}
      }
    }
  }
}
MatData {
  NumRecords		  5
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    \\ 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %KVB 0.    8 0  "
    " 8    (     @         %    \"     $    !     0         %  0 $P    $   #W    9&5F875L=',              '5S:6YG7W!F8E"
    "]F:7(       !P9F)?9FER7W1A<',         =7-I;F=?9F9T             &9F=%]S:7IE              !F9G1?:6YP=71S            "
    "9F9T7V]R9&5R<P           '5S:6YG7V-T              !C=%]T>7!E                =7-I;F=?=F%C8P           '9A8V-?;&5N9W"
    "1H          !U<VEN9U]S8V%L95]F86-T;W( <V-A;&5?9F%C=&]R           .    *     8    (     0         %    \"          "
    "      0         .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @           #P/PX    X    !@    @    &          4    "
    "(     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            00 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@        "
    " %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @    !     0    $  "
    "       \"0    @           #P/PX    X    !@    @    &          4    (     0    $    !          D    (              "
    " .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8  "
    "       !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $   "
    " !          D    (            \\#\\"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
}
