// Seed: 2704140192
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input wand id_4
);
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    output wor id_9,
    output wand id_10,
    input supply1 id_11,
    output tri1 id_12,
    input uwire id_13,
    input wand id_14,
    input tri1 id_15,
    input wor id_16,
    input uwire id_17,
    input tri1 id_18,
    input supply1 id_19
);
  wire id_21;
  module_0(
      id_0, id_6, id_7, id_8, id_19
  );
  assign id_12 = id_8;
endmodule
