;redcode
;assert 1
	SPL 0, <74
	ADD <127, @106
	SLT 102, 29
	ADD 30, 9
	SLT @229, 861
	SUB @2, @1
	ADD -7, <-126
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB @2, -1
	DJN 70, @1
	CMP 16, @0
	JMP @172, #200
	MOV -17, <-32
	MOV @-127, 100
	MOV @-127, 100
	MOV @-127, 100
	SUB 12, @-15
	ADD -130, 9
	SUB 12, @-15
	SPL 0, <74
	CMP 16, @0
	SLT 102, 29
	SUB -7, <-126
	SUB 12, @-15
	SUB -7, <-126
	SUB 12, @-15
	SUB 12, @-15
	JMP @172, #200
	JMP @172, #200
	SPL 0, <2
	JMP @172, #320
	MOV -317, <-702
	SUB 12, @-15
	JMP @172, #320
	ADD 30, 9
	SUB 12, @-15
	SUB 12, @-15
	ADD 30, 9
	SUB 12, @-15
	SPL 0, <2
	SPL 0, <2
	SPL 0, <-102
	ADD 30, 9
	SLT @229, 861
	ADD -7, <-126
	SPL 0, <74
	ADD <127, @106
	SLT 102, 29
	ADD 30, 9
	ADD -7, <-126
	SUB @2, @1
	ADD -7, <-126
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
